
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Sun Jul 11 20:16:07 2021
Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "START.tcl" ...
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat deconv_kernel_estimator_top_level
#% Begin load design ... (date=07/11 20:16:48, mem=571.8M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'deconv_kernel_estimator_top_level' saved by 'Innovus' '20.13-s083_1' on 'Sun Jul 11 20:15:54 2021'.
% Begin Load MMMC data ... (date=07/11 20:16:49, mem=574.1M)
% End Load MMMC data ... (date=07/11 20:16:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
typical

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
Set DBUPerIGU to M1 pitch 460.

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Jul 11 20:16:49 2021
viaInitial ends at Sun Jul 11 20:16:49 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/6-sram/outputs/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.04min, real=0.05min, mem=19.9M, fe_cpu=0.67min, fe_real=0.77min, fe_mem=681.6M) ***
% Begin Load netlist data ... (date=07/11 20:16:52, mem=597.3M)
*** Begin netlist parsing (mem=681.6M) ***
Created 428 new cells from 3 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 690.566M, initial mem = 267.605M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=690.6M) ***
% End Load netlist data ... (date=07/11 20:16:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=609.0M, current mem=609.0M)
Set top cell to deconv_kernel_estimator_top_level.
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Hooked 855 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell deconv_kernel_estimator_top_level ...
*** Netlist is unique.
** info: there are 960 modules.
** info: there are 11173 stdCell insts.
** info: there are 16 macros.

*** Memory Usage v#2 (Current mem = 734.539M, initial mem = 267.605M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
setAnalysisMode -usefulSkew already set.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name Macro2All is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Macro2All path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name All2Macro is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for All2Macro path_group
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
Stripe will break at block ring.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Change floorplan default-technical-site to 'unithd'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.gz (mem = 947.2M).
% Begin Load floorplan data ... (date=07/11 20:16:54, mem=862.8M)
*info: reset 14533 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 2568640 2564960)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.spr.gz (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:15:48 2021, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=867.6M, current mem=867.6M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=07/11 20:16:56, total cpu=0:00:00.1, real=0:00:02.0, peak res=869.0M, current mem=868.6M)
% Begin Load SymbolTable ... (date=07/11 20:16:56, mem=868.9M)
Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=07/11 20:16:57, total cpu=0:00:00.2, real=0:00:01.0, peak res=899.2M, current mem=899.1M)
Loading place ...
% Begin Load placement data ... (date=07/11 20:16:57, mem=899.1M)
Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:15:48 2021, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=993.3M) ***
Total net length = 1.004e+06 (4.870e+05 5.165e+05) (ext = 3.156e+04)
% End Load placement data ... (date=07/11 20:16:57, total cpu=0:00:00.3, real=0:00:00.0, peak res=913.5M, current mem=910.3M)
Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Sun Jul 11 20:15:48 2021)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=990.3M) ***
% Begin Load routing data ... (date=07/11 20:16:58, mem=911.4M)
Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:15:48 2021 Format: 20.1) ...
*** Total 13753 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.2 real=0:00:02.0 mem=1006.3M) ***
% End Load routing data ... (date=07/11 20:17:00, total cpu=0:00:00.2, real=0:00:02.0, peak res=928.4M, current mem=927.5M)
Loading Drc markers ...
... 8596 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1013.3M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/16-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/11 20:17:03, mem=942.8M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=07/11 20:17:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=949.3M, current mem=949.3M)
delay_default
% Begin load AAE data ... (date=07/11 20:17:04, mem=986.0M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1087.91 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=07/11 20:17:04, total cpu=0:00:00.7, real=0:00:00.0, peak res=994.3M, current mem=994.3M)
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
Total number of usable buffers: 12
List of unusable buffers: sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of unusable buffers: 3
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 13
List of unusable inverters: sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
Total number of unusable inverters: 3
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2
Total number of identified usable delay cells: 10
List of identified unusable delay cells: sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified unusable delay cells: 5
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=07/11 20:17:04, total cpu=0:00:08.6, real=0:00:16.0, peak res=1022.0M, current mem=992.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           59  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           66  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          7  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
*** Message Summary: 163 warning(s), 0 error(s)

<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setMultiCpuUsage -localCpu 16
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
### Start verbose source output (echo mode) for 'scripts/setup-ccopt.tcl' ...
# set_ccopt_property clone_clock_gates true
<CMD> set_ccopt_property clone_clock_gates true
# set_ccopt_property clone_clock_logic true
<CMD> set_ccopt_property clone_clock_logic true
# set_ccopt_property ccopt_merge_clock_gates true
<CMD> set_ccopt_property ccopt_merge_clock_gates true
# set_ccopt_property ccopt_merge_clock_logic true
<CMD> set_ccopt_property ccopt_merge_clock_logic true
# set_ccopt_property cts_merge_clock_gates true
<CMD> set_ccopt_property cts_merge_clock_gates true
# set_ccopt_property cts_merge_clock_logic true
<CMD> set_ccopt_property cts_merge_clock_logic true
# puts "Info: Useful skew = $::env(useful_skew)"
# puts "Info: Useful skew ccopt effort = $::env(useful_skew_ccopt_effort)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew      true
  setOptMode -usefulSkewCCOpt $::env(useful_skew_ccopt_effort)
} else {
  setOptMode -usefulSkew      false
}
<CMD> setOptMode -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -usefulSkewCCOpt standard
### End verbose source output for 'scripts/setup-ccopt.tcl'.
### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_cts.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_cts.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> cts,restore_design

# <begin tag cts,restore_design,skip>
#
# restoreDesign checkpoints/place.enc.dat deconv_kernel_estimator_top_level
#
# <end tag cts,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) cts
# set vars(cts,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
# setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setAnalysisMode -cppr both
<CMD> setAnalysisMode -cppr both
# setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true
# Puts "<FF> RUNNING CLOCK TREE SYNTHESIS ..."
<FF> RUNNING CLOCK TREE SYNTHESIS ...
# Puts "<FF> UPDATING TIMING ..."
<FF> UPDATING TIMING ...
# if {[lsearch [all_constraint_modes] constraints_default] != -1} {
   set vars(constraints_default,post_cts_sdc_list) [concat ./inputs/design.sdc ]
}
<CMD> all_constraint_modes
constraints_default
# set restore [get_global timing_defer_mmmc_object_updates]
<CMD> get_global timing_defer_mmmc_object_updates
# set_global timing_defer_mmmc_object_updates true
<CMD> set_global timing_defer_mmmc_object_updates true
# foreach mode [all_constraint_modes] {
   if {[info exists vars($mode,post_cts_sdc_list)]} {
      update_constraint_mode -name $mode \
         -sdc_files $vars($mode,post_cts_sdc_list)
   } else {
      foreach view [all_analysis_views] {
         set m [regsub _$view $mode ""]
         if {[info exists vars($m,post_cts_sdc_list)]} {
            update_constraint_mode -name $mode \
               -sdc_files $vars($m,post_cts_sdc_list)
         }
      }
   }
}
<CMD> all_constraint_modes
constraints_default
<CMD> update_constraint_mode -name $mode  -sdc_files $vars($mode,post_cts_sdc_list)
The software is currently configured with the timing global 'timing_defer_mmmc_object_updates' set to 'true'. In this mode, you are required to issue the 'set_analysis_view' command with the '-update_timing' option after you are done with constraint updates to enable the new configuration.
# set_analysis_view -update_timing
<CMD> set_analysis_view -update_timing
Reading timing constraints file './inputs/design.sdc' ...
Current (total cpu=0:00:46.4, real=0:00:59.0, peak res=1022.0M, current mem=973.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./inputs/design.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./inputs/design.sdc, Line 44).

INFO (CTE): Reading of timing constraints file ./inputs/design.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=986.1M, current mem=986.1M)
Current (total cpu=0:00:46.5, real=0:00:59.0, peak res=1022.0M, current mem=986.1M)
Reading latency file '/tmp/innovus_temp_8810_caddy13_nhpoole_V2AbEr/.mmmcNK7cII/views/analysis_default/latency.sdc' ...
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Current (total cpu=0:00:46.6, real=0:00:59.0, peak res=1022.0M, current mem=986.1M)
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1054.9M, current mem=1054.9M)
Current (total cpu=0:00:47.0, real=0:00:59.0, peak res=1054.9M, current mem=1054.9M)
# set_global timing_defer_mmmc_object_updates $restore
<CMD> set_global timing_defer_mmmc_object_updates $restore
# source innovus-foundation-flow/timingderate.sdc
<FF> DERATING DELAY CORNERS ...
# puts "<FF> Plugin -> pre_cts_tcl"
# create_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 1503 sinks and 30 clock gates.
  Extraction for ideal_clock complete.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/constraints_default was created. It contains 1503 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
# ccopt_design -outDir reports -prefix cts
<CMD> ccopt_design -outDir reports -prefix cts
#% Begin ccopt_design (date=07/11 20:17:08, mem=968.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:48.4/0:00:59.1 (0.8), mem = 1081.9M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMultiCutViaEffort   high
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          44
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithLithoDriven         true
setDesignMode -powerEffort                     high
setDesignMode -process                         130
setDesignMode -topRoutingLayer                 met5
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { analysis_default }
setOptMode -activeSetupViews                   { analysis_default }
setOptMode -autoSetupViews                     { analysis_default}
setOptMode -autoTDGRSetupViews                 { analysis_default}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -optimizeFF                         true
setOptMode -powerEffort                        high
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setOptMode -timeDesignCompressReports          false
setOptMode -usefulSkew                         true
setOptMode -usefulSkewCCOpt                    standard
setOptMode -usefulSkewPreCTS                   true
setPlaceMode -place_global_clock_gate_aware    true
setPlaceMode -place_global_cong_effort         medium
setPlaceMode -place_global_place_io_pins       false
setRouteMode -earlyGlobalMaxRouteLayer         6

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
(ccopt_design): Checking analysis view for power/activity...
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1081.9M, init mem=1147.7M)
*info: Placed = 53945          (Fixed = 42772)
*info: Unplaced = 0           
Placement Density:9.30%(118781/1277060)
Placement Density (including fixed std cells):12.95%(172278/1330556)
Finished checkPlace (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:01.6, real=0:00:01.0; mem=1167.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.3 real=0:00:00.8)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:00.8)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...

Power Net Detected:
        Voltage	    Name
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
ideal_clock(50MHz) 
Starting Levelizing
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT)
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 10%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 20%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 30%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 40%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 50%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 60%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 70%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 80%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 90%

Finished Levelizing
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT)

Starting Activity Propagation
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT)
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 10%
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT): 20%

Finished Activity Propagation
2021-Jul-11 20:17:11 (2021-Jul-12 03:17:11 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:06.2 real=0:00:03.2)
Found 0 advancing pin insertion delay (0.000% of 1503 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1503 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1913.93 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 161998
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13359  numIgnoredNets=0
[NR-eGR] There are 31 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13359 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13359 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.37% V. EstWL: 1.092167e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       617( 0.22%)         2( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]    met2  (3)      1503( 0.54%)         0( 0.00%)         0( 0.00%)   ( 0.54%) 
[NR-eGR]    met3  (4)       627( 0.23%)         1( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]    met4  (5)      1115( 0.46%)        45( 0.02%)        17( 0.01%)   ( 0.48%) 
[NR-eGR]    met5  (6)       249( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4111( 0.25%)        48( 0.00%)        17( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.46% V
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.57% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2324.12 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2324.12 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.14 sec, Real: 0.01 sec, Curr Mem: 2324.12 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2324.12 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2324.12 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.02 sec, Curr Mem: 2324.12 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 34978
[NR-eGR]   met1  (2H) length: 3.022482e+05um, number of vias: 55948
[NR-eGR]   met2  (3V) length: 4.441232e+05um, number of vias: 5040
[NR-eGR]   met3  (4H) length: 1.270835e+05um, number of vias: 3356
[NR-eGR]   met4  (5V) length: 1.024726e+05um, number of vias: 1576
[NR-eGR]   met5  (6H) length: 1.309067e+05um, number of vias: 0
[NR-eGR] Total length: 1.106834e+06um, number of vias: 100898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.581919e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.66 sec, Real: 2.38 sec, Curr Mem: 2048.12 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.7 real=0:00:02.4)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
Estimated cell power/ground rail width = 0.340 um
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.3 real=0:00:00.6)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
Legalization setup done. (took cpu=0:00:02.0 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
clone_clock_gates is set for at least one object
clone_clock_logic is set for at least one object
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  clone_clock_gates: true (default: false)
  clone_clock_logic: true (default: false)
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
For power domain auto-default:
  Buffers:     
  Inverters:   sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
  Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 1330556.109um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:both, late and power domain auto-default:
  Slew time target (leaf):    0.109ns
  Slew time target (trunk):   0.109ns
  Slew time target (top):     0.109ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.121ns
  Buffer max distance: 261.886um
Fastest wire driving cells and distances:
  Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=261.886um, saturatedSlew=0.099ns, speed=2217.494um per ns, cellArea=62.109um^2 per 1000um}
  Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=101.986um, saturatedSlew=0.099ns, speed=491.262um per ns, cellArea=220.830um^2 per 1000um}
  Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=93.648um, saturatedSlew=0.100ns, speed=443.199um per ns, cellArea=227.131um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
  Sources:                     pin clk
  Total number of sinks:       1503
  Delay constrained sinks:     1503
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:both.late:
  Skew target:                 0.121ns
Primary reporting skew groups are:
skew_group ideal_clock/constraints_default with 1503 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=30, nicg=0, l=0, total=30
  cell areas       : b=0.000um^2, i=0.000um^2, icg=563.040um^2, nicg=0.000um^2, l=0.000um^2, total=563.040um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4430.000um, total=4430.000um
Clock DAG library cell distribution initial state {count}:
   ICGs: sky130_fd_sc_hd__sdlclkp_1: 30 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-------------------------------------------------------------------------------
   0          0        30      [min=16, max=897, avg=148, sd=209, total=4430]
   0          1         1      [min=4919, max=4919, avg=4919, sd=0, total=4919]
-------------------------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:02.9 real=0:00:02.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:20.6 real=0:00:10.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
  Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
  Original list had 3 cells:
  sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Library trimming was not able to trim any cells:
  sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=30, nicg=0, l=0, total=30
      cell areas       : b=0.000um^2, i=0.000um^2, icg=563.040um^2, nicg=0.000um^2, l=0.000um^2, total=563.040um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4430.000um, total=4430.000um
    Clock DAG library cell distribution before merging {count}:
       ICGs: sky130_fd_sc_hd__sdlclkp_1: 30 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             30
    Globally unique enables                       30
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  30
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=30, nicg=0, l=0, total=30
      cell areas       : b=0.000um^2, i=0.000um^2, icg=675.648um^2, nicg=0.000um^2, l=0.000um^2, total=675.648um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4430.000um, total=4430.000um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 30 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree ideal_clock...
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree ideal_clock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=199, icg=114, nicg=0, l=0, total=313
      cell areas       : b=0.000um^2, i=3131.754um^2, icg=2526.173um^2, nicg=0.000um^2, l=0.000um^2, total=5657.926um^2
      hp wire lengths  : top=0.000um, trunk=21248.920um, leaf=12278.630um, total=33527.550um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 186 sky130_fd_sc_hd__clkinv_4: 11 sky130_fd_sc_hd__clkinv_2: 2 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 99 sky130_fd_sc_hd__sdlclkp_2: 12 sky130_fd_sc_hd__sdlclkp_1: 3 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:13.2 real=0:00:06.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:27 mem=2531.4M) ***
Total net bbox length = 1.035e+06 (5.036e+05 5.311e+05) (ext = 2.630e+04)
Move report: Detail placement moves 573 insts, mean move: 9.80 um, max move: 691.80 um 
	Max move on inst (deconv_kernel_phase_sram_interface_inst/wadr_r_reg_10_): (1727.76, 537.20) --> (1038.68, 534.48)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2626.1MB
Summary Report:
Instances move: 573 (out of 11483 movable)
Instances flipped: 0
Mean displacement: 9.80 um
Max displacement: 691.80 um (Instance: deconv_kernel_phase_sram_interface_inst/wadr_r_reg_10_) (1727.76, 537.2) -> (1038.68, 534.48)
	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
Total net bbox length = 1.043e+06 (5.109e+05 5.317e+05) (ext = 2.630e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2626.1MB
*** Finished refinePlace (0:01:29 mem=2626.1M) ***
    ClockRefiner summary
    All clock instances: Moved 295, flipped 128 and cell swapped 0 (out of a total of 1800).
    The largest move was 692 um for deconv_kernel_phase_sram_interface_inst/wadr_r_reg_10_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.5 real=0:00:02.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.46,1.958)              5
    [1.958,3.456)             5
    [3.456,4.954)             2
    [4.954,6.452)            62
    [6.452,7.95)              1
    [7.95,9.448)              7
    [9.448,10.946)            6
    [10.946,12.444)           1
    [12.444,13.942)           0
    [13.942,15.44)            1
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        15.44        (1424.620,1111.120)    (1426.460,1124.720)    CTS_ccl_a_inv_00857 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1426.460,1124.720), in power domain auto-default
        11.84        (1424.620,1111.120)    (1428.300,1119.280)    CTS_ccl_inv_01065 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1428.300,1119.280), in power domain auto-default
        10.88        (1787.100,1761.200)    (1787.100,1750.320)    CTS_ccl_inv_01133 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1787.100,1750.320), in power domain auto-default
        10.88        (1234.180,1385.840)    (1234.180,1374.960)    CTS_ccl_inv_01130 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1234.180,1374.960), in power domain auto-default
        10.88        (1234.180,1385.840)    (1234.180,1396.720)    CTS_ccl_inv_01214 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1234.180,1396.720), in power domain auto-default
        10.88        (1256.720,1154.640)    (1256.720,1143.760)    CTS_ccl_inv_01290 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1256.720,1143.760), in power domain auto-default
        10.88        (1271.900,1570.800)    (1271.900,1559.920)    CTS_ccl_inv_01344 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1271.900,1559.920), in power domain auto-default
        10.58        (1256.720,1154.640)    (1246.140,1154.640)    CTS_ccl_inv_01258 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1246.140,1154.640), in power domain auto-default
         9.2         (554.300,803.760)      (563.500,803.760)      CTS_ccl_inv_01213 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (563.500,803.760), in power domain auto-default
         8.74        (1040.060,1013.200)    (1048.800,1013.200)    CTS_ccl_inv_01070 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1048.800,1013.200), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.9 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=199, icg=114, nicg=0, l=0, total=313
      cell areas       : b=0.000um^2, i=3131.754um^2, icg=2526.173um^2, nicg=0.000um^2, l=0.000um^2, total=5657.926um^2
      cell capacitance : b=0.000pF, i=4.145pF, icg=0.501pF, nicg=0.000pF, l=0.000pF, total=4.646pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.599pF, leaf=3.198pF, total=6.797pF
      wire lengths     : top=0.000um, trunk=22179.960um, leaf=17135.169um, total=39315.129um
      hp wire lengths  : top=0.000um, trunk=21622.860um, leaf=13417.720um, total=35040.580um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=5, worst=[1.057ns, 0.035ns, 0.007ns, 0.005ns, 0.003ns]} avg=0.221ns sd=0.467ns sum=1.106ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.109ns count=140 avg=0.075ns sd=0.016ns min=0.036ns max=0.144ns {35 <= 0.065ns, 73 <= 0.087ns, 20 <= 0.098ns, 8 <= 0.104ns, 3 <= 0.109ns} {0 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 1 <= 0.164ns, 0 > 0.164ns}
      Leaf  : target=0.109ns count=174 avg=0.096ns sd=0.082ns min=0.051ns max=1.166ns {6 <= 0.065ns, 51 <= 0.087ns, 71 <= 0.098ns, 26 <= 0.104ns, 16 <= 0.109ns} {2 <= 0.114ns, 1 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 1 > 0.164ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 186 sky130_fd_sc_hd__clkinv_4: 11 sky130_fd_sc_hd__clkinv_2: 2 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 99 sky130_fd_sc_hd__sdlclkp_2: 12 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.011, max=2.891, avg=2.149, sd=0.042], skew [0.880 vs 0.121*], 98.7% {2.069, 2.191} (wid=0.062 ws=0.019) (gid=2.829 gs=0.869)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.011, max=2.891, avg=2.149, sd=0.042], skew [0.880 vs 0.121*], 98.7% {2.069, 2.191} (wid=0.062 ws=0.019) (gid=2.829 gs=0.869)
    Legalizer API calls during this step: 9250 succeeded with high effort: 9250 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:18.6 real=0:00:10.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       314 (unrouted=314, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23301 (unrouted=10033, trialRouted=13268, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9973, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 314 nets for routing of which 314 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 314 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 154513 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 208592
[NR-eGR] #PG Blockages       : 154513
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13642  numIgnoredNets=13328
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 314 clock nets ( 314 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 314 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 314 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.938016e+04um
[NR-eGR] Create a new net group with 42 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 42 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.361520e+04um
[NR-eGR] Create a new net group with 38 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 38 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 5.172624e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)        11( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]    met5  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               34( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2928.78 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2928.78 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2928.78 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2928.78 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2928.78 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2928.78 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35266
[NR-eGR]   met1  (2H) length: 2.956461e+05um, number of vias: 55527
[NR-eGR]   met2  (3V) length: 4.513162e+05um, number of vias: 5751
[NR-eGR]   met3  (4H) length: 1.382286e+05um, number of vias: 3411
[NR-eGR]   met4  (5V) length: 9.997563e+04um, number of vias: 1572
[NR-eGR]   met5  (6H) length: 1.308984e+05um, number of vias: 0
[NR-eGR] Total length: 1.116065e+06um, number of vias: 101527
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.957543e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 1998
[NR-eGR]   met1  (2H) length: 4.190845e+03um, number of vias: 2416
[NR-eGR]   met2  (3V) length: 1.878838e+04um, number of vias: 909
[NR-eGR]   met3  (4H) length: 1.632155e+04um, number of vias: 108
[NR-eGR]   met4  (5V) length: 2.636200e+02um, number of vias: 6
[NR-eGR]   met5  (6H) length: 1.104000e+01um, number of vias: 0
[NR-eGR] Total length: 3.957543e+04um, number of vias: 5437
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.957543e+04um, number of vias: 5437
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.03 sec, Real: 3.41 sec, Curr Mem: 2623.78 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:05.2 real=0:00:03.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:       314 (unrouted=0, trialRouted=0, noStatus=0, routed=314, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23301 (unrouted=10033, trialRouted=13268, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9973, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:36.6/0:01:25.5 (1.1), mem = 2623.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 164358
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 314  Num Prerouted Wires = 6224
[NR-eGR] Read numTotalNets=13642  numIgnoredNets=314
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 13328 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13328 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.40% V. EstWL: 1.083188e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       631( 0.23%)         4( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]    met2  (3)      1838( 0.66%)         0( 0.00%)         0( 0.00%)   ( 0.66%) 
[NR-eGR]    met3  (4)       785( 0.28%)         1( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]    met4  (5)      1155( 0.47%)        44( 0.02%)        15( 0.01%)   ( 0.50%) 
[NR-eGR]    met5  (6)       248( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4657( 0.28%)        49( 0.00%)        15( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.47% V
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.60% V
Early Global Route congestion estimation runtime: 2.06 seconds, mem = 2674.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.34, normalized total congestion hotspot area = 18.47 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2935.73 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2935.73 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.18 sec, Real: 0.03 sec, Curr Mem: 2935.73 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2935.73 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.03 sec, Real: 0.00 sec, Curr Mem: 2935.73 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.05 sec, Curr Mem: 2935.73 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35667
[NR-eGR]   met1  (2H) length: 3.156455e+05um, number of vias: 56760
[NR-eGR]   met2  (3V) length: 4.493504e+05um, number of vias: 6213
[NR-eGR]   met3  (4H) length: 1.332738e+05um, number of vias: 3766
[NR-eGR]   met4  (5V) length: 1.085640e+05um, number of vias: 1568
[NR-eGR]   met5  (6H) length: 1.300845e+05um, number of vias: 0
[NR-eGR] Total length: 1.136918e+06um, number of vias: 103974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.52 seconds, mem = 2657.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:06.9, real=0:00:03.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:06.9/0:00:02.7 (2.6), totSession cpu/real = 0:01:43.5/0:01:28.2 (1.2), mem = 2657.7M
    Congestion Repair done. (took cpu=0:00:06.9 real=0:00:02.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:13.3 real=0:00:07.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=54255 and nets=23615 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2657.727M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.4)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=199, icg=114, nicg=0, l=0, total=313
    cell areas       : b=0.000um^2, i=3131.754um^2, icg=2526.173um^2, nicg=0.000um^2, l=0.000um^2, total=5657.926um^2
    cell capacitance : b=0.000pF, i=4.145pF, icg=0.501pF, nicg=0.000pF, l=0.000pF, total=4.646pF
    sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=3.635pF, leaf=3.235pF, total=6.870pF
    wire lengths     : top=0.000um, trunk=22179.960um, leaf=17135.169um, total=39315.129um
    hp wire lengths  : top=0.000um, trunk=21622.860um, leaf=13417.720um, total=35040.580um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=7, worst=[1.067ns, 0.037ns, 0.007ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns]} avg=0.160ns sd=0.400ns sum=1.121ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.109ns count=140 avg=0.076ns sd=0.016ns min=0.036ns max=0.146ns {32 <= 0.065ns, 76 <= 0.087ns, 20 <= 0.098ns, 8 <= 0.104ns, 2 <= 0.109ns} {1 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 1 <= 0.164ns, 0 > 0.164ns}
    Leaf  : target=0.109ns count=174 avg=0.097ns sd=0.083ns min=0.050ns max=1.176ns {6 <= 0.065ns, 51 <= 0.087ns, 69 <= 0.098ns, 27 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 1 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 1 > 0.164ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: sky130_fd_sc_hd__clkinv_8: 186 sky130_fd_sc_hd__clkinv_4: 11 sky130_fd_sc_hd__clkinv_2: 2 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 99 sky130_fd_sc_hd__sdlclkp_2: 12 sky130_fd_sc_hd__sdlclkp_1: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.018, max=2.903, avg=2.159, sd=0.042], skew [0.885 vs 0.121*], 98.4% {2.075, 2.196} (wid=0.062 ws=0.020) (gid=2.841 gs=0.873)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.018, max=2.903, avg=2.159, sd=0.042], skew [0.885 vs 0.121*], 98.4% {2.075, 2.196} (wid=0.062 ws=0.020) (gid=2.841 gs=0.873)
  CongRepair After Initial Clustering done. (took cpu=0:00:14.6 real=0:00:07.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:33.3 real=0:00:18.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=206, icg=114, nicg=0, l=0, total=320
      cell areas       : b=0.000um^2, i=3193.062um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5727.994um^2
      cell capacitance : b=0.000pF, i=4.221pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.724pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.707pF, leaf=3.236pF, total=6.943pF
      wire lengths     : top=0.000um, trunk=22632.762um, leaf=17110.426um, total=39743.188um
      hp wire lengths  : top=0.000um, trunk=22086.320um, leaf=13408.730um, total=35495.050um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.109ns count=146 avg=0.075ns sd=0.016ns min=0.036ns max=0.107ns {35 <= 0.065ns, 77 <= 0.087ns, 21 <= 0.098ns, 8 <= 0.104ns, 5 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 67 <= 0.098ns, 27 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 187 sky130_fd_sc_hd__clkinv_4: 15 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Legalizer API calls during this step: 413 succeeded with high effort: 413 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=206, icg=114, nicg=0, l=0, total=320
      cell areas       : b=0.000um^2, i=3193.062um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5727.994um^2
      cell capacitance : b=0.000pF, i=4.221pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.724pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.707pF, leaf=3.236pF, total=6.943pF
      wire lengths     : top=0.000um, trunk=22632.762um, leaf=17110.426um, total=39743.188um
      hp wire lengths  : top=0.000um, trunk=22086.320um, leaf=13408.730um, total=35495.050um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.109ns count=146 avg=0.075ns sd=0.016ns min=0.036ns max=0.107ns {35 <= 0.065ns, 77 <= 0.087ns, 21 <= 0.098ns, 8 <= 0.104ns, 5 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 67 <= 0.098ns, 27 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 187 sky130_fd_sc_hd__clkinv_4: 15 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413, avg=2.166, sd=0.031], skew [0.389 vs 0.121*], 97.1% {2.082, 2.203} (wid=0.060 ws=0.018) (gid=2.355 gs=0.381)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413, avg=2.166, sd=0.031], skew [0.389 vs 0.121*], 97.1% {2.082, 2.203} (wid=0.060 ws=0.018) (gid=2.355 gs=0.381)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=206, icg=114, nicg=0, l=0, total=320
      cell areas       : b=0.000um^2, i=3193.062um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5727.994um^2
      cell capacitance : b=0.000pF, i=4.221pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.724pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.707pF, leaf=3.236pF, total=6.943pF
      wire lengths     : top=0.000um, trunk=22632.762um, leaf=17110.426um, total=39743.188um
      hp wire lengths  : top=0.000um, trunk=22086.320um, leaf=13408.730um, total=35495.050um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.109ns count=146 avg=0.075ns sd=0.016ns min=0.036ns max=0.107ns {35 <= 0.065ns, 77 <= 0.087ns, 21 <= 0.098ns, 8 <= 0.104ns, 5 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 67 <= 0.098ns, 27 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 187 sky130_fd_sc_hd__clkinv_4: 15 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=206, icg=114, nicg=0, l=0, total=320
      cell areas       : b=0.000um^2, i=3193.062um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5727.994um^2
      cell capacitance : b=0.000pF, i=4.221pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.724pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.707pF, leaf=3.236pF, total=6.943pF
      wire lengths     : top=0.000um, trunk=22632.762um, leaf=17110.426um, total=39743.188um
      hp wire lengths  : top=0.000um, trunk=22086.320um, leaf=13408.730um, total=35495.050um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.109ns count=146 avg=0.075ns sd=0.016ns min=0.036ns max=0.107ns {35 <= 0.065ns, 77 <= 0.087ns, 21 <= 0.098ns, 8 <= 0.104ns, 5 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 67 <= 0.098ns, 27 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 187 sky130_fd_sc_hd__clkinv_4: 15 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=206, icg=114, nicg=0, l=0, total=320
      cell areas       : b=0.000um^2, i=3193.062um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5727.994um^2
      cell capacitance : b=0.000pF, i=4.221pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.724pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.707pF, leaf=3.236pF, total=6.943pF
      wire lengths     : top=0.000um, trunk=22632.762um, leaf=17110.426um, total=39743.188um
      hp wire lengths  : top=0.000um, trunk=22086.320um, leaf=13408.730um, total=35495.050um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.109ns count=146 avg=0.075ns sd=0.016ns min=0.036ns max=0.107ns {35 <= 0.065ns, 77 <= 0.087ns, 21 <= 0.098ns, 8 <= 0.104ns, 5 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 67 <= 0.098ns, 27 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 187 sky130_fd_sc_hd__clkinv_4: 15 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.024, max=2.413], skew [0.389 vs 0.121*]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=3104.227um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5639.158um^2
      cell capacitance : b=0.000pF, i=4.103pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.606pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.691pF, leaf=3.236pF, total=6.927pF
      wire lengths     : top=0.000um, trunk=22633.647um, leaf=17110.426um, total=39744.073um
      hp wire lengths  : top=0.000um, trunk=22086.360um, leaf=13408.730um, total=35495.090um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.109ns count=141 avg=0.077ns sd=0.016ns min=0.038ns max=0.109ns {31 <= 0.065ns, 72 <= 0.087ns, 20 <= 0.098ns, 11 <= 0.104ns, 7 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.043ns max=0.109ns {7 <= 0.065ns, 51 <= 0.087ns, 66 <= 0.098ns, 28 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 181 sky130_fd_sc_hd__clkinv_4: 16 sky130_fd_sc_hd__clkinv_2: 4 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.909, max=2.181], skew [0.272 vs 0.121*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.909, max=2.181], skew [0.272 vs 0.121*]
    Legalizer API calls during this step: 305 succeeded with high effort: 305 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=3115.488um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5650.419um^2
      cell capacitance : b=0.000pF, i=4.119pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.622pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.602pF, leaf=3.280pF, total=6.882pF
      wire lengths     : top=0.000um, trunk=22195.003um, leaf=17395.766um, total=39590.769um
      hp wire lengths  : top=0.000um, trunk=21699.700um, leaf=13691.680um, total=35391.380um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.109ns count=141 avg=0.076ns sd=0.016ns min=0.038ns max=0.109ns {32 <= 0.065ns, 72 <= 0.087ns, 22 <= 0.098ns, 11 <= 0.104ns, 4 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.035ns max=0.109ns {8 <= 0.065ns, 49 <= 0.087ns, 66 <= 0.098ns, 29 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 182 sky130_fd_sc_hd__clkinv_4: 16 sky130_fd_sc_hd__clkinv_2: 3 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.855, max=2.090, avg=1.991, sd=0.028], skew [0.235 vs 0.121*], 95.9% {1.918, 2.040} (wid=0.055 ws=0.014) (gid=2.047 gs=0.239)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.855, max=2.090, avg=1.991, sd=0.028], skew [0.235 vs 0.121*], 95.9% {1.918, 2.040} (wid=0.055 ws=0.014) (gid=2.047 gs=0.239)
    Legalizer API calls during this step: 1591 succeeded with high effort: 1591 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.8 real=0:00:03.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:05.9 real=0:00:05.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:41.1 real=0:00:25.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=3115.488um^2, icg=2534.931um^2, nicg=0.000um^2, l=0.000um^2, total=5650.419um^2
      cell capacitance : b=0.000pF, i=4.119pF, icg=0.503pF, nicg=0.000pF, l=0.000pF, total=4.622pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.589pF, leaf=3.280pF, total=6.869pF
      wire lengths     : top=0.000um, trunk=22145.154um, leaf=17395.766um, total=39540.920um
      hp wire lengths  : top=0.000um, trunk=21658.980um, leaf=13691.680um, total=35350.660um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.109ns count=141 avg=0.076ns sd=0.016ns min=0.038ns max=0.109ns {34 <= 0.065ns, 70 <= 0.087ns, 22 <= 0.098ns, 11 <= 0.104ns, 4 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.013ns min=0.035ns max=0.109ns {8 <= 0.065ns, 49 <= 0.087ns, 66 <= 0.098ns, 29 <= 0.104ns, 23 <= 0.109ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 182 sky130_fd_sc_hd__clkinv_4: 16 sky130_fd_sc_hd__clkinv_2: 3 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 102 sky130_fd_sc_hd__sdlclkp_2: 10 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.855, max=2.090], skew [0.235 vs 0.121*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.855, max=2.090], skew [0.235 vs 0.121*]
    Legalizer API calls during this step: 291 succeeded with high effort: 291 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=2848.982um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5371.402um^2
      cell capacitance : b=0.000pF, i=3.739pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.239pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.594pF, leaf=3.284pF, total=6.878pF
      wire lengths     : top=0.000um, trunk=22181.706um, leaf=17414.466um, total=39596.172um
      hp wire lengths  : top=0.000um, trunk=21658.980um, leaf=13691.680um, total=35350.660um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.109ns count=141 avg=0.080ns sd=0.016ns min=0.036ns max=0.109ns {24 <= 0.065ns, 67 <= 0.087ns, 30 <= 0.098ns, 7 <= 0.104ns, 13 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 149 sky130_fd_sc_hd__clkinv_4: 44 sky130_fd_sc_hd__clkinv_2: 8 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=2785.171um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5307.590um^2
      cell capacitance : b=0.000pF, i=3.648pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.148pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.604pF, leaf=3.284pF, total=6.888pF
      wire lengths     : top=0.000um, trunk=22192.812um, leaf=17414.466um, total=39607.278um
      hp wire lengths  : top=0.000um, trunk=21658.980um, leaf=13691.680um, total=35350.660um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.109ns count=141 avg=0.082ns sd=0.015ns min=0.049ns max=0.109ns {19 <= 0.065ns, 69 <= 0.087ns, 32 <= 0.098ns, 7 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 143 sky130_fd_sc_hd__clkinv_4: 45 sky130_fd_sc_hd__clkinv_2: 13 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    .100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=2770.157um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5292.576um^2
      cell capacitance : b=0.000pF, i=3.627pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.127pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.604pF, leaf=3.284pF, total=6.888pF
      wire lengths     : top=0.000um, trunk=22192.812um, leaf=17414.466um, total=39607.278um
      hp wire lengths  : top=0.000um, trunk=21658.980um, leaf=13691.680um, total=35350.660um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.109ns count=141 avg=0.082ns sd=0.015ns min=0.049ns max=0.109ns {18 <= 0.065ns, 69 <= 0.087ns, 31 <= 0.098ns, 8 <= 0.104ns, 15 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 47 sky130_fd_sc_hd__clkinv_2: 13 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=1.984, max=2.177], skew [0.193 vs 0.121*]
    Legalizer API calls during this step: 1999 succeeded with high effort: 1999 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:06.0 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
      cell areas       : b=0.000um^2, i=2770.157um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5292.576um^2
      cell capacitance : b=0.000pF, i=3.627pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.127pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.612pF, leaf=3.284pF, total=6.896pF
      wire lengths     : top=0.000um, trunk=22209.357um, leaf=17414.466um, total=39623.823um
      hp wire lengths  : top=0.000um, trunk=21661.700um, leaf=13691.680um, total=35353.380um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.109ns count=141 avg=0.082ns sd=0.015ns min=0.049ns max=0.109ns {18 <= 0.065ns, 68 <= 0.087ns, 32 <= 0.098ns, 8 <= 0.104ns, 15 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 47 sky130_fd_sc_hd__clkinv_2: 13 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.003, max=2.176, avg=2.097, sd=0.035], skew [0.173 vs 0.121*], 95.5% {2.033, 2.154} (wid=0.055 ws=0.018) (gid=2.129 gs=0.177)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.003, max=2.176, avg=2.097, sd=0.035], skew [0.173 vs 0.121*], 95.5% {2.033, 2.154} (wid=0.055 ws=0.018) (gid=2.129 gs=0.177)
    Legalizer API calls during this step: 131 succeeded with high effort: 131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:07.1 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.360ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 317 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=201, icg=114, nicg=0, l=0, total=315
          cell areas       : b=0.000um^2, i=2770.157um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5292.576um^2
          cell capacitance : b=0.000pF, i=3.627pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.127pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.612pF, leaf=3.284pF, total=6.896pF
          wire lengths     : top=0.000um, trunk=22209.357um, leaf=17414.466um, total=39623.823um
          hp wire lengths  : top=0.000um, trunk=21661.700um, leaf=13691.680um, total=35353.380um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.109ns count=141 avg=0.082ns sd=0.015ns min=0.049ns max=0.109ns {18 <= 0.065ns, 68 <= 0.087ns, 32 <= 0.098ns, 8 <= 0.104ns, 15 <= 0.109ns}
          Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 47 sky130_fd_sc_hd__clkinv_2: 13 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=207, icg=114, nicg=0, l=0, total=321
          cell areas       : b=0.000um^2, i=2837.722um^2, icg=2522.419um^2, nicg=0.000um^2, l=0.000um^2, total=5360.141um^2
          cell capacitance : b=0.000pF, i=3.714pF, icg=0.500pF, nicg=0.000pF, l=0.000pF, total=4.213pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.641pF, leaf=3.284pF, total=6.925pF
          wire lengths     : top=0.000um, trunk=22365.692um, leaf=17414.466um, total=39780.158um
          hp wire lengths  : top=0.000um, trunk=21816.060um, leaf=13691.680um, total=35507.740um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.109ns count=147 avg=0.081ns sd=0.016ns min=0.039ns max=0.109ns {23 <= 0.065ns, 69 <= 0.087ns, 33 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
          Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {3 <= 0.065ns, 47 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 144 sky130_fd_sc_hd__clkinv_4: 48 sky130_fd_sc_hd__clkinv_2: 15 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 97 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 2 
        Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
          cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
          cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
          wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
          hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
          Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
          cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
          cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
          wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
          hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
          Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
      cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
      cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
      wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
      hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.7 real=0:00:02.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
    cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
    cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
    sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
    wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
    hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
    Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
      cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
      cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
      wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
      hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
          cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
          cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
          wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
          hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
          Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
      cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
      cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
      wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
      hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
      cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
      cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
      wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
      hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176], skew [0.117 vs 0.121]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=231, icg=114, nicg=0, l=0, total=345
      cell areas       : b=0.000um^2, i=3017.894um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5536.560um^2
      cell capacitance : b=0.000pF, i=3.932pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.431pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.018pF
      wire lengths     : top=0.000um, trunk=22796.955um, leaf=17422.326um, total=40219.281um
      hp wire lengths  : top=0.000um, trunk=22216.060um, leaf=13692.980um, total=35909.040um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.109ns count=171 avg=0.076ns sd=0.019ns min=0.030ns max=0.109ns {49 <= 0.065ns, 66 <= 0.087ns, 34 <= 0.098ns, 8 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.050ns max=0.109ns {5 <= 0.065ns, 46 <= 0.087ns, 66 <= 0.098ns, 33 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 145 sky130_fd_sc_hd__clkinv_4: 61 sky130_fd_sc_hd__clkinv_2: 25 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176, avg=2.126, sd=0.029], skew [0.117 vs 0.121], 100% {2.059, 2.176} (wid=0.056 ws=0.018) (gid=2.134 gs=0.121)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.059, max=2.176, avg=2.126, sd=0.029], skew [0.117 vs 0.121], 100% {2.059, 2.176} (wid=0.056 ws=0.018) (gid=2.134 gs=0.121)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:03.9 real=0:00:03.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.4 real=0:00:00.0)
    Tried: 342 Succeeded: 4
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=3007.885um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5526.550um^2
      cell capacitance : b=0.000pF, i=3.926pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.425pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.714pF, leaf=3.285pF, total=6.999pF
      wire lengths     : top=0.000um, trunk=22721.109um, leaf=17422.326um, total=40143.435um
      hp wire lengths  : top=0.000um, trunk=22150.560um, leaf=13692.980um, total=35843.540um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.109ns count=166 avg=0.077ns sd=0.019ns min=0.030ns max=0.109ns {44 <= 0.065ns, 67 <= 0.087ns, 34 <= 0.098ns, 7 <= 0.104ns, 14 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.051ns max=0.109ns {5 <= 0.065ns, 45 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 146 sky130_fd_sc_hd__clkinv_4: 62 sky130_fd_sc_hd__clkinv_2: 18 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.050, max=2.182], skew [0.132 vs 0.121*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.050, max=2.182], skew [0.132 vs 0.121*]
    Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.8 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=3007.885um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5526.550um^2
      cell capacitance : b=0.000pF, i=3.926pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.425pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.732pF, leaf=3.285pF, total=7.017pF
      wire lengths     : top=0.000um, trunk=22880.359um, leaf=17422.326um, total=40302.685um
      hp wire lengths  : top=0.000um, trunk=22312.900um, leaf=13692.980um, total=36005.880um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.109ns count=166 avg=0.077ns sd=0.019ns min=0.030ns max=0.109ns {44 <= 0.065ns, 65 <= 0.087ns, 35 <= 0.098ns, 7 <= 0.104ns, 15 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.011ns min=0.051ns max=0.109ns {5 <= 0.065ns, 45 <= 0.087ns, 66 <= 0.098ns, 34 <= 0.104ns, 25 <= 0.109ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 146 sky130_fd_sc_hd__clkinv_4: 62 sky130_fd_sc_hd__clkinv_2: 18 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.058, max=2.177, avg=2.123, sd=0.030], skew [0.120 vs 0.121], 100% {2.058, 2.177} (wid=0.055 ws=0.017) (gid=2.137 gs=0.125)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.058, max=2.177, avg=2.123, sd=0.030], skew [0.120 vs 0.121], 100% {2.058, 2.177} (wid=0.055 ws=0.017) (gid=2.137 gs=0.125)
    Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 1826 succeeded with high effort: 1826 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:03.4 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 4139 succeeded with high effort: 4139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:10.1 real=0:00:01.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 1681 succeeded with high effort: 1681 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:03.0 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 4150 succeeded with high effort: 4150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:08.6 real=0:00:01.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=3007.885um^2, icg=2518.666um^2, nicg=0.000um^2, l=0.000um^2, total=5526.550um^2
      cell capacitance : b=0.000pF, i=3.926pF, icg=0.499pF, nicg=0.000pF, l=0.000pF, total=4.425pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.521pF, leaf=3.147pF, total=6.668pF
      wire lengths     : top=0.000um, trunk=21997.392um, leaf=16779.968um, total=38777.360um
      hp wire lengths  : top=0.000um, trunk=21793.920um, leaf=13452.140um, total=35246.060um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.109ns count=166 avg=0.075ns sd=0.018ns min=0.030ns max=0.111ns {48 <= 0.065ns, 68 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 3 <= 0.109ns} {1 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.048ns max=0.109ns {8 <= 0.065ns, 49 <= 0.087ns, 70 <= 0.098ns, 35 <= 0.104ns, 13 <= 0.109ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 146 sky130_fd_sc_hd__clkinv_4: 62 sky130_fd_sc_hd__clkinv_2: 18 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 96 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.057, max=2.167, avg=2.114, sd=0.029], skew [0.110 vs 0.121], 100% {2.057, 2.167} (wid=0.051 ws=0.014) (gid=2.126 gs=0.114)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.057, max=2.167, avg=2.114, sd=0.029], skew [0.110 vs 0.121], 100% {2.057, 2.167} (wid=0.051 ws=0.014) (gid=2.126 gs=0.114)
    Legalizer API calls during this step: 11796 succeeded with high effort: 11796 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:25.7 real=0:00:04.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=7.406pF fall=6.621pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Iteration 1: gate capacitance is (rise=7.270pF fall=6.502pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.527pF, leaf=3.146pF, total=6.673pF
      wire lengths     : top=0.000um, trunk=22017.267um, leaf=16778.488um, total=38795.755um
      hp wire lengths  : top=0.000um, trunk=21793.920um, leaf=13452.140um, total=35246.060um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.109ns count=166 avg=0.077ns sd=0.018ns min=0.030ns max=0.111ns {43 <= 0.065ns, 69 <= 0.087ns, 34 <= 0.098ns, 13 <= 0.104ns, 6 <= 0.109ns} {1 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
      Leaf  : target=0.109ns count=175 avg=0.091ns sd=0.011ns min=0.050ns max=0.109ns {4 <= 0.065ns, 50 <= 0.087ns, 71 <= 0.098ns, 35 <= 0.104ns, 15 <= 0.109ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.047, max=2.168, avg=2.116, sd=0.032], skew [0.121 vs 0.121], 100% {2.047, 2.168} (wid=0.050 ws=0.013) (gid=2.126 gs=0.120)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.047, max=2.168, avg=2.116, sd=0.032], skew [0.121 vs 0.121], 100% {2.047, 2.168} (wid=0.050 ws=0.013) (gid=2.126 gs=0.120)
    Legalizer API calls during this step: 1469 succeeded with high effort: 1469 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.5 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.530pF, leaf=3.146pF, total=6.676pF
      wire lengths     : top=0.000um, trunk=22040.147um, leaf=16778.488um, total=38818.635um
      hp wire lengths  : top=0.000um, trunk=21799.360um, leaf=13452.140um, total=35251.500um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.109ns count=166 avg=0.077ns sd=0.018ns min=0.030ns max=0.109ns {43 <= 0.065ns, 69 <= 0.087ns, 34 <= 0.098ns, 13 <= 0.104ns, 7 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.091ns sd=0.011ns min=0.050ns max=0.109ns {4 <= 0.065ns, 50 <= 0.087ns, 71 <= 0.098ns, 35 <= 0.104ns, 15 <= 0.109ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.054, max=2.175, avg=2.123, sd=0.032], skew [0.121 vs 0.121], 100% {2.054, 2.175} (wid=0.050 ws=0.013) (gid=2.133 gs=0.120)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.054, max=2.175, avg=2.123, sd=0.032], skew [0.121 vs 0.121], 100% {2.054, 2.175} (wid=0.050 ws=0.013) (gid=2.133 gs=0.120)
    Legalizer API calls during this step: 424 succeeded with high effort: 424 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 403 succeeded with high effort: 403 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=26, computed=314, moveTooSmall=542, resolved=0, predictFail=77, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=227, ignoredLeafDriver=0, worse=636, accepted=77
        Max accepted move=131.520um, total accepted move=2106.200um, average move=27.353um
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=26, computed=314, moveTooSmall=558, resolved=0, predictFail=83, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=245, ignoredLeafDriver=0, worse=677, accepted=51
        Max accepted move=125.580um, total accepted move=1067.400um, average move=20.929um
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=28, computed=312, moveTooSmall=576, resolved=0, predictFail=90, currentlyIllegal=0, legalizationFail=13, legalizedMoveTooSmall=255, ignoredLeafDriver=0, worse=708, accepted=36
        Max accepted move=42.320um, total accepted move=574.880um, average move=15.968um
        Legalizer API calls during this step: 3196 succeeded with high effort: 3196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.0 real=0:00:04.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 401 succeeded with high effort: 401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=315, computed=25, moveTooSmall=506, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=27, ignoredLeafDriver=0, worse=7, accepted=3
        Max accepted move=6.360um, total accepted move=14.140um, average move=4.713um
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=316, computed=24, moveTooSmall=504, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=28, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 1114 succeeded with high effort: 1114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=0, computed=340, moveTooSmall=0, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=337, accepted=10
        Max accepted move=2.720um, total accepted move=9.160um, average move=0.916um
        Move for wirelength. considered=341, filtered=341, permitted=340, cannotCompute=325, computed=15, moveTooSmall=0, resolved=0, predictFail=508, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 379 succeeded with high effort: 379 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
        cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
        cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
        sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=3.429pF, leaf=3.089pF, total=6.518pF
        wire lengths     : top=0.000um, trunk=21588.751um, leaf=16381.987um, total=37970.738um
        hp wire lengths  : top=0.000um, trunk=21474.800um, leaf=13166.770um, total=34641.570um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.109ns count=166 avg=0.076ns sd=0.019ns min=0.030ns max=0.108ns {49 <= 0.065ns, 66 <= 0.087ns, 31 <= 0.098ns, 9 <= 0.104ns, 11 <= 0.109ns}
        Leaf  : target=0.109ns count=175 avg=0.091ns sd=0.011ns min=0.050ns max=0.109ns {4 <= 0.065ns, 55 <= 0.087ns, 66 <= 0.098ns, 35 <= 0.104ns, 15 <= 0.109ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.054, max=2.174, avg=2.119, sd=0.032], skew [0.120 vs 0.121], 100% {2.054, 2.174} (wid=0.049 ws=0.013) (gid=2.133 gs=0.122)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.054, max=2.174, avg=2.119, sd=0.032], skew [0.120 vs 0.121], 100% {2.054, 2.174} (wid=0.049 ws=0.013) (gid=2.133 gs=0.122)
      Legalizer API calls during this step: 5570 succeeded with high effort: 5570 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:05.5 real=0:00:05.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 342 , Succeeded = 39 , Constraints Broken = 301 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
      cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
      cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.435pF, leaf=3.077pF, total=6.512pF
      wire lengths     : top=0.000um, trunk=21563.996um, leaf=16307.322um, total=37871.318um
      hp wire lengths  : top=0.000um, trunk=21474.800um, leaf=13166.770um, total=34641.570um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.109ns count=166 avg=0.076ns sd=0.019ns min=0.030ns max=0.108ns {50 <= 0.065ns, 65 <= 0.087ns, 30 <= 0.098ns, 10 <= 0.104ns, 11 <= 0.109ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.011ns min=0.050ns max=0.109ns {4 <= 0.065ns, 56 <= 0.087ns, 65 <= 0.098ns, 35 <= 0.104ns, 15 <= 0.109ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.049, max=2.174, avg=2.117, sd=0.032], skew [0.125 vs 0.121*], 99.2% {2.049, 2.171} (wid=0.049 ws=0.013) (gid=2.131 gs=0.123)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=2.049, max=2.174, avg=2.117, sd=0.032], skew [0.125 vs 0.121*], 99.2% {2.049, 2.171} (wid=0.049 ws=0.013) (gid=2.131 gs=0.123)
    Legalizer API calls during this step: 5570 succeeded with high effort: 5570 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:06.7 real=0:00:06.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=13.782pF fall=13.014pF), of which (rise=6.512pF fall=6.512pF) is wire, and (rise=7.270pF fall=6.502pF) is gate.
  Stage::Polishing done. (took cpu=0:00:40.7 real=0:00:14.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:46 mem=2638.2M) ***
Total net bbox length = 1.042e+06 (5.108e+05 5.312e+05) (ext = 2.631e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2638.2MB
Summary Report:
Instances move: 0 (out of 11510 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.042e+06 (5.108e+05 5.312e+05) (ext = 2.631e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2638.2MB
*** Finished refinePlace (0:02:46 mem=2638.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1827).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.7)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:52.9 real=0:00:21.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       341 (unrouted=341, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23293 (unrouted=10025, trialRouted=13268, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9965, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 341 nets for routing of which 341 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 341 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 154513 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 208635
[NR-eGR] #PG Blockages       : 154513
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13669  numIgnoredNets=13328
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 341 clock nets ( 341 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 341 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 341 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.825680e+04um
[NR-eGR] Create a new net group with 42 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 42 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.225248e+04um
[NR-eGR] Create a new net group with 38 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 38 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 5.025472e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)        23( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]    met5  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               44( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2949.75 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2949.75 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2949.75 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2949.75 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2949.75 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2949.75 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35327
[NR-eGR]   met1  (2H) length: 3.098247e+05um, number of vias: 56014
[NR-eGR]   met2  (3V) length: 4.450916e+05um, number of vias: 6102
[NR-eGR]   met3  (4H) length: 1.307272e+05um, number of vias: 3741
[NR-eGR]   met4  (5V) length: 1.070031e+05um, number of vias: 1569
[NR-eGR]   met5  (6H) length: 1.300956e+05um, number of vias: 0
[NR-eGR] Total length: 1.122742e+06um, number of vias: 102753
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.843874e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 2059
[NR-eGR]   met1  (2H) length: 4.116835e+03um, number of vias: 2475
[NR-eGR]   met2  (3V) length: 1.800892e+04um, number of vias: 907
[NR-eGR]   met3  (4H) length: 1.586395e+04um, number of vias: 133
[NR-eGR]   met4  (5V) length: 4.262600e+02um, number of vias: 9
[NR-eGR]   met5  (6H) length: 2.277000e+01um, number of vias: 0
[NR-eGR] Total length: 3.843874e+04um, number of vias: 5583
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.843874e+04um, number of vias: 5583
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 3.43 sec, Curr Mem: 2660.75 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:05.3 real=0:00:03.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:       341 (unrouted=0, trialRouted=0, noStatus=0, routed=341, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23293 (unrouted=10025, trialRouted=13268, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9965, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.5 real=0:00:03.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=54282 and nets=23634 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2660.746M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.4)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.4 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
          cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
          cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.686pF, leaf=3.078pF, total=6.763pF
          wire lengths     : top=0.000um, trunk=21714.360um, leaf=16724.375um, total=38438.735um
          hp wire lengths  : top=0.000um, trunk=21474.800um, leaf=13166.770um, total=34641.570um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=14, worst=[0.014ns, 0.012ns, 0.009ns, 0.007ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.004ns sum=0.073ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.109ns count=166 avg=0.078ns sd=0.020ns min=0.030ns max=0.123ns {48 <= 0.065ns, 55 <= 0.087ns, 36 <= 0.098ns, 10 <= 0.104ns, 8 <= 0.109ns} {5 <= 0.114ns, 2 <= 0.120ns, 2 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
          Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.047ns max=0.118ns {4 <= 0.065ns, 57 <= 0.087ns, 71 <= 0.098ns, 22 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=2.119, max=2.296, avg=2.208, sd=0.033], skew [0.178 vs 0.121*], 97.1% {2.151, 2.272} (wid=0.082 ws=0.030) (gid=2.214 gs=0.148)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=2.119, max=2.296, avg=2.208, sd=0.033], skew [0.178 vs 0.121*], 97.1% {2.151, 2.272} (wid=0.082 ws=0.030) (gid=2.214 gs=0.148)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         12
            Processed:             12
            Moved (slew improved): 0
            Moved (slew fixed):    3
            Not moved:             9
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
            cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
            cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
            sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=3.701pF, leaf=3.064pF, total=6.765pF
            wire lengths     : top=0.000um, trunk=21806.295um, leaf=16632.440um, total=38438.735um
            hp wire lengths  : top=0.000um, trunk=21474.800um, leaf=13070.170um, total=34544.970um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=11, worst=[0.012ns, 0.007ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.004ns sd=0.004ns sum=0.046ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.109ns count=166 avg=0.078ns sd=0.020ns min=0.030ns max=0.121ns {48 <= 0.065ns, 53 <= 0.087ns, 37 <= 0.098ns, 11 <= 0.104ns, 10 <= 0.109ns} {4 <= 0.114ns, 2 <= 0.120ns, 1 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
            Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.047ns max=0.116ns {4 <= 0.065ns, 57 <= 0.087ns, 71 <= 0.098ns, 23 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 1 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: sky130_fd_sc_hd__clkinv_8: 136 sky130_fd_sc_hd__clkinv_4: 67 sky130_fd_sc_hd__clkinv_2: 23 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.119, max=2.296, avg=2.208, sd=0.033], skew [0.178 vs 0.121*], 96.9% {2.151, 2.272} (wid=0.082 ws=0.030) (gid=2.227 gs=0.161)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.119, max=2.296, avg=2.208, sd=0.033], skew [0.178 vs 0.121*], 96.9% {2.151, 2.272} (wid=0.082 ws=0.030) (gid=2.227 gs=0.161)
          Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 21 long paths. The largest offset applied was 0.023ns.
            
            
            Skew Group Offsets:
            
            -------------------------------------------------------------------------------------------------------------
            Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -------------------------------------------------------------------------------------------------------------
            ideal_clock/constraints_default    1503       21         1.397%      0.023ns       2.296ns         2.273ns
            -------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.002        1
              0.002        0.007       16
              0.007        0.012        1
              0.012        0.017        0
              0.017        0.022        2
              0.022      and above      1
            -------------------------------
            
            Mean=0.007ns Median=0.004ns Std.Dev=0.006ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 3, numUnchanged = 81, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 171, numSkippedDueToCloseToSkewTarget = 86
          CCOpt-eGRPC Downsizing: considered: 84, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 84, unsuccessful: 0, sized: 3
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
            cell areas       : b=0.000um^2, i=2899.030um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5403.933um^2
            cell capacitance : b=0.000pF, i=3.771pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.267pF
            sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=3.701pF, leaf=3.064pF, total=6.765pF
            wire lengths     : top=0.000um, trunk=21806.295um, leaf=16632.440um, total=38438.735um
            hp wire lengths  : top=0.000um, trunk=21474.800um, leaf=13070.170um, total=34544.970um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=11, worst=[0.012ns, 0.007ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.004ns sd=0.004ns sum=0.047ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.109ns count=166 avg=0.078ns sd=0.020ns min=0.030ns max=0.121ns {47 <= 0.065ns, 55 <= 0.087ns, 37 <= 0.098ns, 10 <= 0.104ns, 10 <= 0.109ns} {4 <= 0.114ns, 2 <= 0.120ns, 1 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
            Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.047ns max=0.116ns {3 <= 0.065ns, 58 <= 0.087ns, 71 <= 0.098ns, 23 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 1 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: sky130_fd_sc_hd__clkinv_8: 135 sky130_fd_sc_hd__clkinv_4: 66 sky130_fd_sc_hd__clkinv_2: 25 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.133, max=2.296, avg=2.209, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.151, 2.272} (wid=0.082 ws=0.031) (gid=2.220 gs=0.149)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.133, max=2.296, avg=2.209, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.151, 2.272} (wid=0.082 ws=0.031) (gid=2.220 gs=0.149)
          Legalizer API calls during this step: 93 succeeded with high effort: 93 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 341, tested: 341, violation detected: 11, violation ignored (due to small violation): 4, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 2
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              4 [57.1%]            1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
          leaf               3 [42.9%]            1 (33.3%)           0            0                    1 (33.3%)           2 (66.7%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              7 [100.0%]           2 (28.6%)           0            0                    2 (28.6%)           5 (71.4%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 15.014um^2 (0.278%)
          Max. move: 3.875um(phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00231 {Ccopt::ClockTree::ClockDriver at 0x2ac0d744c230, uid:A7f40, a ccl_a sky130_fd_sc_hd__clkinv_4 at (550.620,112.880) in powerdomain auto-default in usermodule module phase_vec_sram_interface_inst/ram_sync_1rw1r_inst in clock tree ideal_clock} and 5 others), Min. move: 0.000um, Avg. move: 0.553um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
            cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
            cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
            sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=3.701pF, leaf=3.064pF, total=6.765pF
            wire lengths     : top=0.000um, trunk=21806.295um, leaf=16632.440um, total=38438.735um
            hp wire lengths  : top=0.000um, trunk=21480.280um, leaf=13067.450um, total=34547.730um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=9, worst=[0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.027ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.109ns count=166 avg=0.078ns sd=0.019ns min=0.030ns max=0.115ns {45 <= 0.065ns, 57 <= 0.087ns, 38 <= 0.098ns, 10 <= 0.104ns, 10 <= 0.109ns} {4 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
            Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.011ns min=0.047ns max=0.114ns {3 <= 0.065ns, 59 <= 0.087ns, 71 <= 0.098ns, 23 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: sky130_fd_sc_hd__clkinv_8: 137 sky130_fd_sc_hd__clkinv_4: 64 sky130_fd_sc_hd__clkinv_2: 25 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.123, max=2.286, avg=2.199, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.141, 2.262} (wid=0.082 ws=0.031) (gid=2.210 gs=0.149)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=2.123, max=2.286, avg=2.199, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.141, 2.262} (wid=0.082 ws=0.031) (gid=2.210 gs=0.149)
          Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving clock insts towards fanout
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 9 instances, 18 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
          cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
          cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
          sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=3.701pF, leaf=3.065pF, total=6.766pF
          wire lengths     : top=0.000um, trunk=21813.675um, leaf=16632.540um, total=38446.215um
          hp wire lengths  : top=0.000um, trunk=21474.420um, leaf=13067.450um, total=34541.870um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=9, worst=[0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.027ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.109ns count=166 avg=0.078ns sd=0.019ns min=0.030ns max=0.115ns {45 <= 0.065ns, 57 <= 0.087ns, 38 <= 0.098ns, 10 <= 0.104ns, 10 <= 0.109ns} {4 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
          Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.011ns min=0.047ns max=0.114ns {3 <= 0.065ns, 59 <= 0.087ns, 71 <= 0.098ns, 23 <= 0.104ns, 16 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: sky130_fd_sc_hd__clkinv_8: 137 sky130_fd_sc_hd__clkinv_4: 64 sky130_fd_sc_hd__clkinv_2: 25 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=2.123, max=2.286, avg=2.199, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.141, 2.262} (wid=0.082 ws=0.031) (gid=2.211 gs=0.151)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=2.123, max=2.286, avg=2.199, sd=0.033], skew [0.163 vs 0.121*], 96.4% {2.141, 2.262} (wid=0.082 ws=0.031) (gid=2.211 gs=0.151)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:56 mem=2536.1M) ***
Total net bbox length = 1.042e+06 (5.107e+05 5.312e+05) (ext = 2.631e+04)
Move report: Detail placement moves 250 insts, mean move: 16.18 um, max move: 450.80 um 
	Max move on inst (deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC2800_FE_OFN2161_FE_OFN1931_n): (2038.26, 1747.60) --> (2489.06, 1747.60)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2536.1MB
Summary Report:
Instances move: 250 (out of 11510 movable)
Instances flipped: 0
Mean displacement: 16.18 um
Max displacement: 450.80 um (Instance: deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC2800_FE_OFN2161_FE_OFN1931_n) (2038.26, 1747.6) -> (2489.06, 1747.6)
	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
Total net bbox length = 1.046e+06 (5.149e+05 5.314e+05) (ext = 2.631e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 2536.1MB
*** Finished refinePlace (0:02:58 mem=2536.1M) ***
  ClockRefiner summary
  All clock instances: Moved 22, flipped 3 and cell swapped 0 (out of a total of 1827).
  The largest move was 449 um for deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_6_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.0 real=0:00:01.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.2 real=0:00:08.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       341 (unrouted=0, trialRouted=0, noStatus=0, routed=341, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23293 (unrouted=10025, trialRouted=13268, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9965, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 341 nets for routing of which 341 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 341 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 154513 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 208627
[NR-eGR] #PG Blockages       : 154513
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13669  numIgnoredNets=13328
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 341 clock nets ( 341 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 341 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 341 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.865392e+04um
[NR-eGR] Create a new net group with 41 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 41 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.263328e+04um
[NR-eGR] Create a new net group with 36 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 36 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 5.052128e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)        23( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]    met5  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               42( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2773.70 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2773.70 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2773.70 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2773.70 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2773.70 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2773.70 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35327
[NR-eGR]   met1  (2H) length: 3.098823e+05um, number of vias: 56010
[NR-eGR]   met2  (3V) length: 4.450830e+05um, number of vias: 6095
[NR-eGR]   met3  (4H) length: 1.310880e+05um, number of vias: 3736
[NR-eGR]   met4  (5V) length: 1.069860e+05um, number of vias: 1569
[NR-eGR]   met5  (6H) length: 1.300956e+05um, number of vias: 0
[NR-eGR] Total length: 1.123135e+06um, number of vias: 102737
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.883156e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 2059
[NR-eGR]   met1  (2H) length: 4.174465e+03um, number of vias: 2471
[NR-eGR]   met2  (3V) length: 1.800031e+04um, number of vias: 900
[NR-eGR]   met3  (4H) length: 1.622483e+04um, number of vias: 128
[NR-eGR]   met4  (5V) length: 4.091800e+02um, number of vias: 9
[NR-eGR]   met5  (6H) length: 2.277000e+01um, number of vias: 0
[NR-eGR] Total length: 3.883156e+04um, number of vias: 5567
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.883156e+04um, number of vias: 5567
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.15 sec, Real: 3.48 sec, Curr Mem: 2526.70 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.3 real=0:00:03.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 341 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-drouteUseMultiCutViaEffort low
-routeWithLithoDriven false
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=07/11 20:18:20, mem=2215.4M)

globalDetailRoute

#Start globalDetailRoute on Sun Jul 11 20:18:20 2021
#
#create default rule from bind_ndr_rule rule=0x2ac07e8b83d0 0x2ac101eccfc0
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
#num needed restored net=0
#need_extraction net=0 (total=23634)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Wire/Via statistics before Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 341
#Total wire length = 38832 um.
#Total half perimeter of net bounding box = 36150 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 4174 um.
#Total wire length on LAYER met2 = 18000 um.
#Total wire length on LAYER met3 = 16225 um.
#Total wire length on LAYER met4 = 409 um.
#Total wire length on LAYER met5 = 23 um.
#Total number of vias = 5567
#Up-Via Summary (total 5567):
#           
#-----------------------
# li1              2059
# met1             2471
# met2              900
# met3              128
# met4                9
#-----------------------
#                  5567 
#
#Start routing data preparation on Sun Jul 11 20:18:22 2021
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 23624 nets.
#Voltage range [1.800 - 1.800] has 6 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2286.05 (MB), peak = 2818.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:12, elapsed time = 00:00:02, memory = 2290.43 (MB), peak = 2818.95 (MB)
#Data initialization: cpu:00:00:12, real:00:00:02, mem:2.2 GB, peak:2.8 GB --6.08 [16]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     9554 ( 0         pin),    411 ( 1         pin),  10314 ( 2         pin),
#     1280 ( 3         pin),    729 ( 4         pin),    390 ( 5         pin),
#      269 ( 6         pin),    130 ( 7         pin),     77 ( 8         pin),
#      119 ( 9         pin),    261 (10-19      pin),     68 (20-29      pin),
#       20 (30-39      pin),      7 (40-49      pin),      1 (50-59      pin),
#        3 (60-69      pin),      1 (70-79      pin),      0 (>=2000     pin).
#Total: 23634 nets, 341 fully global routed, 341 clocks,
#       341 nets have extra space, 341 nets have layer range,
#       341 nets have weight, 341 nets have avoid detour,
#       341 nets have priority.
#
#Nets in 1 layer range:
#   (3 met2, 4 met3) :      341 ( 1.4%)
#
#Nets in 1 priority group:
#  clock:      341 ( 1.4%)
#
#341 nets selected.
#
#End build data: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.8 GB --2.35 [16]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#1 li1        0       0       0(  0%)    2059( 35%)
#2 met1    4164       0    4164( 11%)    2716( 46%)
#3 met2       0   18010   18010( 46%)     922( 16%)
#4 met3   16225       0   16225( 42%)     136(  2%)
#5 met4       0     406     406(  1%)       9(  0%)
#6 met5      22       0      22(  0%)       0(  0%)
#--------------------------------------------------
#         20413   18417   38830          5842      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#1 li1        0     184     184(  0%)    2058( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
#2 met1    4512       0    4512( 12%)    2212( 44%)       0(  0%)      0(  0.0%)      0(  0.0%)
#3 met2       0   18021   18021( 46%)     700( 14%)       0(  0%)      0(  0.0%)      7(  0.0%)
#4 met3   16102       0   16102( 41%)      48(  1%)       1(100%)      2(100.0%)      2(  0.0%)
#5 met4       0     257     257(  1%)       8(  0%)       0(  0%)      0(  0.0%)      8(  3.3%)
#6 met5      22       0      22(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#         20638   18463   39102          5026             1            2             17        
#Line Assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 2.80 (MB)
#Total memory = 2344.98 (MB)
#Peak memory = 2818.95 (MB)
#End Line Assignment: cpu:00:00:06, real:00:00:04, mem:2.3 GB, peak:2.8 GB --1.40 [16]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 1384
#  Total number of overlap segments     =   13 (  0.9%)
#  Total number of assigned segments    = 1371 ( 99.1%)
#  Total number of shifted segments     =   36 (  2.6%)
#  Average movement of shifted segments =    5.28 tracks
#
#  Total number of overlaps             =    1
#  Total length of overlaps             =    2 um
#
#End assignment summary.
#Wire/Via statistics after Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 341
#Total wire length = 39102 um.
#Total half perimeter of net bounding box = 36150 um.
#Total wire length on LAYER li1 = 184 um.
#Total wire length on LAYER met1 = 4513 um.
#Total wire length on LAYER met2 = 18022 um.
#Total wire length on LAYER met3 = 16103 um.
#Total wire length on LAYER met4 = 258 um.
#Total wire length on LAYER met5 = 23 um.
#Total number of vias = 5026
#Up-Via Summary (total 5026):
#           
#-----------------------
# li1              2058
# met1             2212
# met2              700
# met3               48
# met4                8
#-----------------------
#                  5026 
#
#Routing data preparation, pin analysis, Line Assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:07
#Increased memory = 26.39 (MB)
#Total memory = 2293.21 (MB)
#Peak memory = 2818.95 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#    completing 10% with 1 violations
#    elapsed time = 00:00:00, memory = 2712.61 (MB)
#    completing 20% with 3 violations
#    elapsed time = 00:00:01, memory = 2876.39 (MB)
#    completing 30% with 4 violations
#    elapsed time = 00:00:01, memory = 2877.98 (MB)
#    completing 40% with 2 violations
#    elapsed time = 00:00:02, memory = 2969.20 (MB)
#    completing 50% with 4 violations
#    elapsed time = 00:00:02, memory = 2971.85 (MB)
#    completing 60% with 5 violations
#    elapsed time = 00:00:02, memory = 2971.55 (MB)
#    completing 70% with 10 violations
#    elapsed time = 00:00:03, memory = 3006.98 (MB)
#    completing 80% with 9 violations
#    elapsed time = 00:00:03, memory = 3002.98 (MB)
#    completing 90% with 4 violations
#    elapsed time = 00:00:04, memory = 3002.79 (MB)
#    completing 100% with 4 violations
#    elapsed time = 00:00:04, memory = 3003.93 (MB)
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           0        0        0
#	met1          0        0        0
#	met2          1        1        2
#	met3          0        2        2
#	Totals        1        3        4
#cpu time = 00:01:03, elapsed time = 00:00:04, memory = 2331.10 (MB), peak = 3007.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2328.08 (MB), peak = 3007.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 341
#Total wire length = 39208 um.
#Total half perimeter of net bounding box = 36150 um.
#Total wire length on LAYER li1 = 49 um.
#Total wire length on LAYER met1 = 3345 um.
#Total wire length on LAYER met2 = 18536 um.
#Total wire length on LAYER met3 = 17015 um.
#Total wire length on LAYER met4 = 256 um.
#Total wire length on LAYER met5 = 8 um.
#Total number of vias = 5105
#Up-Via Summary (total 5105):
#           
#-----------------------
# li1              2050
# met1             2104
# met2              911
# met3               38
# met4                2
#-----------------------
#                  5105 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:00:05
#Increased memory = 32.21 (MB)
#Total memory = 2325.43 (MB)
#Peak memory = 3007.66 (MB)
#
#Start Post Route via swapping..
#9.27% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2319.02 (MB), peak = 3007.66 (MB)
#CELL_VIEW deconv_kernel_estimator_top_level,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2 
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 341
#Total wire length = 39208 um.
#Total half perimeter of net bounding box = 36150 um.
#Total wire length on LAYER li1 = 49 um.
#Total wire length on LAYER met1 = 3345 um.
#Total wire length on LAYER met2 = 18536 um.
#Total wire length on LAYER met3 = 17015 um.
#Total wire length on LAYER met4 = 256 um.
#Total wire length on LAYER met5 = 8 um.
#Total number of vias = 5105
#Up-Via Summary (total 5105):
#           
#-----------------------
# li1              2050
# met1             2104
# met2              911
# met3               38
# met4                2
#-----------------------
#                  5105 
#
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:00:05
#Increased memory = 25.82 (MB)
#Total memory = 2319.03 (MB)
#Peak memory = 3007.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:30
#Elapsed time = 00:00:14
#Increased memory = 76.46 (MB)
#Total memory = 2291.86 (MB)
#Peak memory = 3007.66 (MB)
#Number of warnings = 9
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jul 11 20:18:34 2021
#
% End globalDetailRoute (date=07/11 20:18:34, total cpu=0:01:30, real=0:00:14.0, peak res=3007.7M, current mem=2258.0M)
        NanoRoute done. (took cpu=0:01:30 real=0:00:14.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 341 net(s)
Set FIXED placed status on 340 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2625.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 164377
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 341  Num Prerouted Wires = 5794
[NR-eGR] Read numTotalNets=13669  numIgnoredNets=341
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 13328 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13328 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.46% V. EstWL: 1.086281e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       496( 0.18%)        10( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]    met2  (3)      1750( 0.63%)         0( 0.00%)         0( 0.00%)   ( 0.63%) 
[NR-eGR]    met3  (4)       832( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]    met4  (5)      1237( 0.51%)        47( 0.02%)        15( 0.01%)   ( 0.53%) 
[NR-eGR]    met5  (6)       249( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4564( 0.28%)        57( 0.00%)        15( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.50% V
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.65% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2839.12 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2839.12 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.17 sec, Real: 0.04 sec, Curr Mem: 2839.12 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2839.12 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.04 sec, Real: 0.00 sec, Curr Mem: 2839.12 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.21 sec, Real: 0.05 sec, Curr Mem: 2839.12 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 4.883000e+01um, number of vias: 35719
[NR-eGR]   met1  (2H) length: 3.174701e+05um, number of vias: 56399
[NR-eGR]   met2  (3V) length: 4.478156e+05um, number of vias: 6246
[NR-eGR]   met3  (4H) length: 1.336093e+05um, number of vias: 3758
[NR-eGR]   met4  (5V) length: 1.093784e+05um, number of vias: 1581
[NR-eGR]   met5  (6H) length: 1.313362e+05um, number of vias: 0
[NR-eGR] Total length: 1.139658e+06um, number of vias: 103703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.94 sec, Real: 2.60 sec, Curr Mem: 2659.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:07.0 real=0:00:02.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       341 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=341, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23293 (unrouted=9965, trialRouted=13328, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9965, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:43 real=0:00:20.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=54282 and nets=23634 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2636.121M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.4)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:01.5 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
    cell areas       : b=0.000um^2, i=2914.045um^2, icg=2504.902um^2, nicg=0.000um^2, l=0.000um^2, total=5418.947um^2
    cell capacitance : b=0.000pF, i=3.792pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.288pF
    sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=3.668pF, leaf=3.194pF, total=6.862pF
    wire lengths     : top=0.000um, trunk=21661.955um, leaf=17546.500um, total=39208.455um
    hp wire lengths  : top=0.000um, trunk=21474.420um, leaf=13559.950um, total=35034.370um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=10, worst=[0.317ns, 0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.034ns sd=0.100ns sum=0.343ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.109ns count=166 avg=0.078ns sd=0.019ns min=0.029ns max=0.115ns {46 <= 0.065ns, 61 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
    Leaf  : target=0.109ns count=175 avg=0.092ns sd=0.028ns min=0.046ns max=0.426ns {4 <= 0.065ns, 55 <= 0.087ns, 70 <= 0.098ns, 22 <= 0.104ns, 17 <= 0.109ns} {6 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 1 > 0.164ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: sky130_fd_sc_hd__clkinv_8: 137 sky130_fd_sc_hd__clkinv_4: 64 sky130_fd_sc_hd__clkinv_2: 25 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.401, avg=2.195, sd=0.035], skew [0.280 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.345 gs=0.287)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.401, avg=2.195, sd=0.035], skew [0.280 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.345 gs=0.287)
  CCOpt::Phase::Routing done. (took cpu=0:01:45 real=0:00:21.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 341, tested: 341, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 1
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              3 [30.0%]            0                   0            0                    0 (0.0%)            3 (100.0%)
      leaf               7 [70.0%]            1 (14.3%)           0            0                    1 (14.3%)           6 (85.7%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           1 (10.0%)           0            0                    1 (10.0%)           9 (90.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 2.502um^2 (0.046%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
        cell areas       : b=0.000um^2, i=2914.045um^2, icg=2507.405um^2, nicg=0.000um^2, l=0.000um^2, total=5421.450um^2
        cell capacitance : b=0.000pF, i=3.792pF, icg=0.497pF, nicg=0.000pF, l=0.000pF, total=4.289pF
        sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=3.668pF, leaf=3.194pF, total=6.862pF
        wire lengths     : top=0.000um, trunk=21661.955um, leaf=17546.500um, total=39208.455um
        hp wire lengths  : top=0.000um, trunk=21474.420um, leaf=13559.950um, total=35034.370um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=10, worst=[0.142ns, 0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.017ns sd=0.044ns sum=0.168ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.109ns count=166 avg=0.078ns sd=0.019ns min=0.029ns max=0.115ns {46 <= 0.065ns, 61 <= 0.087ns, 31 <= 0.098ns, 15 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
        Leaf  : target=0.109ns count=175 avg=0.091ns sd=0.017ns min=0.046ns max=0.252ns {4 <= 0.065ns, 55 <= 0.087ns, 70 <= 0.098ns, 22 <= 0.104ns, 17 <= 0.109ns} {6 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 1 > 0.164ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_8: 137 sky130_fd_sc_hd__clkinv_4: 64 sky130_fd_sc_hd__clkinv_2: 25 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 93 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.286, avg=2.195, sd=0.033], skew [0.166 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.231 gs=0.172)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.286, avg=2.195, sd=0.033], skew [0.166 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.231 gs=0.172)
      Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 341, tested: 341, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              3 [30.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      leaf               7 [70.0%]            0           0            0                    0 (0.0%)           7 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=226, icg=114, nicg=0, l=0, total=340
        cell areas       : b=0.000um^2, i=2914.045um^2, icg=2507.405um^2, nicg=0.000um^2, l=0.000um^2, total=5421.450um^2
        cell capacitance : b=0.000pF, i=3.792pF, icg=0.497pF, nicg=0.000pF, l=0.000pF, total=4.289pF
        sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=3.668pF, leaf=3.194pF, total=6.862pF
        wire lengths     : top=0.000um, trunk=21661.955um, leaf=17546.500um, total=39208.455um
        hp wire lengths  : top=0.000um, trunk=21474.420um, leaf=13559.950um, total=35034.370um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=10, worst=[0.142ns, 0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.017ns sd=0.044ns sum=0.168ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.109ns count=166 avg=0.078ns sd=0.019ns min=0.029ns max=0.115ns {46 <= 0.065ns, 61 <= 0.087ns, 31 <= 0.098ns, 15 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
        Leaf  : target=0.109ns count=175 avg=0.091ns sd=0.017ns min=0.046ns max=0.252ns {4 <= 0.065ns, 55 <= 0.087ns, 70 <= 0.098ns, 22 <= 0.104ns, 17 <= 0.109ns} {6 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 1 > 0.164ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_8: 137 sky130_fd_sc_hd__clkinv_4: 64 sky130_fd_sc_hd__clkinv_2: 25 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 93 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.286, avg=2.195, sd=0.033], skew [0.166 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.231 gs=0.172)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.286, avg=2.195, sd=0.033], skew [0.166 vs 0.121*], 96.8% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.231 gs=0.172)
      Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 8 buffers and inverters.
    success count. Default: 0, QS: 4, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 341, nets tested: 341, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 6, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
      cell areas       : b=0.000um^2, i=2984.112um^2, icg=2501.149um^2, nicg=0.000um^2, l=0.000um^2, total=5485.261um^2
      cell capacitance : b=0.000pF, i=3.879pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.375pF
      sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=3.680pF, leaf=3.202pF, total=6.881pF
      wire lengths     : top=0.000um, trunk=21662.645um, leaf=17545.810um, total=39208.455um
      hp wire lengths  : top=0.000um, trunk=21543.900um, leaf=13571.600um, total=35115.500um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=6, worst=[0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.022ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.109ns count=174 avg=0.077ns sd=0.020ns min=0.029ns max=0.115ns {53 <= 0.065ns, 61 <= 0.087ns, 32 <= 0.098ns, 15 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
      Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.046ns max=0.113ns {4 <= 0.065ns, 58 <= 0.087ns, 70 <= 0.098ns, 22 <= 0.104ns, 18 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: sky130_fd_sc_hd__clkinv_8: 138 sky130_fd_sc_hd__clkinv_4: 69 sky130_fd_sc_hd__clkinv_2: 27 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 91 sky130_fd_sc_hd__sdlclkp_2: 16 sky130_fd_sc_hd__sdlclkp_1: 7 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.308, avg=2.196, sd=0.035], skew [0.188 vs 0.121*], 94.9% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.249 gs=0.191)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=2.120, max=2.308, avg=2.196, sd=0.035], skew [0.188 vs 0.121*], 94.9% {2.132, 2.254} (wid=0.082 ws=0.031) (gid=2.249 gs=0.191)
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 8 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk             34 [82.9%]            8 (23.5%)           0            0                    8 (23.5%)          26 (76.5%)
      leaf               7 [17.1%]            0                   0            0                    0 (0.0%)            7 (100.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total             41 [100.0%]           8 (19.5%)           0            0                    8 (19.5%)          33 (80.5%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 40.038um^2 (0.730%)
      Max. move: 3.875um(phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_inv_00630 {Ccopt::ClockTree::ClockDriver at 0x2ac0979ed0d0, uid:A80a3, a ccl sky130_fd_sc_hd__clkinv_4 at (550.620,216.240) in powerdomain auto-default in usermodule module phase_vec_sram_interface_inst/ram_sync_1rw1r_inst in clock tree ideal_clock} and 31 others), Min. move: 0.000um, Avg. move: 0.094um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
        cell areas       : b=0.000um^2, i=3021.648um^2, icg=2503.651um^2, nicg=0.000um^2, l=0.000um^2, total=5525.299um^2
        cell capacitance : b=0.000pF, i=3.933pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.429pF
        sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=3.680pF, leaf=3.202pF, total=6.881pF
        wire lengths     : top=0.000um, trunk=21662.645um, leaf=17545.810um, total=39208.455um
        hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13571.600um, total=35109.980um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=6, worst=[0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.022ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.109ns count=174 avg=0.076ns sd=0.020ns min=0.029ns max=0.115ns {58 <= 0.065ns, 57 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
        Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.046ns max=0.113ns {4 <= 0.065ns, 58 <= 0.087ns, 70 <= 0.098ns, 22 <= 0.104ns, 18 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 7 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.267, avg=2.186, sd=0.042], skew [0.162 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.207 gs=0.154)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.267, avg=2.186, sd=0.042], skew [0.162 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.207 gs=0.154)
      Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:47 mem=2631.6M) ***
Total net bbox length = 1.046e+06 (5.150e+05 5.314e+05) (ext = 2.631e+04)
Move report: Detail placement moves 11 insts, mean move: 3.27 um, max move: 5.44 um 
	Max move on inst (phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC3208_FE_OFN2549_n): (546.48, 213.52) --> (546.48, 208.08)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2655.4MB
Summary Report:
Instances move: 11 (out of 11518 movable)
Instances flipped: 0
Mean displacement: 3.27 um
Max displacement: 5.44 um (Instance: phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC3208_FE_OFN2549_n) (546.48, 213.52) -> (546.48, 208.08)
	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.046e+06 (5.150e+05 5.314e+05) (ext = 2.631e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2655.4MB
*** Finished refinePlace (0:04:49 mem=2655.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1835).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.4 real=0:00:01.7)
    Set dirty flag on 27 instances, 32 nets
  PostConditioning done.
Net route status summary:
  Clock:       349 (unrouted=0, trialRouted=0, noStatus=7, routed=0, fixed=342, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 23293 (unrouted=9965, trialRouted=13328, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9965, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:01.5 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
    cell areas       : b=0.000um^2, i=3021.648um^2, icg=2503.651um^2, nicg=0.000um^2, l=0.000um^2, total=5525.299um^2
    cell capacitance : b=0.000pF, i=3.933pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.429pF
    sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=3.680pF, leaf=3.202pF, total=6.882pF
    wire lengths     : top=0.000um, trunk=21732.315um, leaf=17596.405um, total=39328.720um
    hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13571.600um, total=35109.980um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=6, worst=[0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.022ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.109ns count=174 avg=0.076ns sd=0.020ns min=0.029ns max=0.115ns {58 <= 0.065ns, 57 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
    Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.046ns max=0.113ns {4 <= 0.065ns, 58 <= 0.087ns, 70 <= 0.098ns, 23 <= 0.104ns, 17 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 7 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.268, avg=2.186, sd=0.042], skew [0.163 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.208 gs=0.155)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.268, avg=2.186, sd=0.042], skew [0.163 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.208 gs=0.155)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.3 real=0:00:04.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  Clock gate cloning added 84 clock gates.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000       0.000
  Inverters                      234     3021.648       3.933
  Integrated Clock Gates         114     2503.651       0.496
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            348     5525.299       4.429
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     21732.315
  Leaf      17596.405
  Total     39328.720
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      21538.380
  Leaf       13571.600
  Total      35109.980
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    4.429    3.680     8.109
  Leaf     2.982    3.202     6.183
  Total    7.411    6.882    14.293
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1503     2.982     0.002       0.001      0.002    0.007
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ---------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         6       0.004       0.002      0.022    [0.006, 0.006, 0.004, 0.003, 0.001, 0.001]
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.109      174      0.076       0.020      0.029    0.115    {58 <= 0.065ns, 57 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 10 <= 0.109ns}    {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
  Leaf        0.109      175      0.090       0.012      0.046    0.113    {4 <= 0.065ns, 58 <= 0.087ns, 70 <= 0.098ns, 23 <= 0.104ns, 17 <= 0.109ns}     {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------------------
  Name                          Type        Inst     Inst Area 
                                            Count    (um^2)
  -------------------------------------------------------------
  sky130_fd_sc_hd__clkinv_8     inverter     141      2293.450
  sky130_fd_sc_hd__clkinv_4     inverter      70       613.088
  sky130_fd_sc_hd__clkinv_2     inverter      23       115.110
  sky130_fd_sc_hd__sdlclkp_4    icg           92      2071.987
  sky130_fd_sc_hd__sdlclkp_2    icg           15       300.288
  sky130_fd_sc_hd__sdlclkp_1    icg            7       131.376
  -------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    2.105     2.268     0.163    0.121*           0.031           0.003           2.186        0.042     94.4% {2.130, 2.251}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    2.105     2.268     0.163    0.121*           0.031           0.003           2.186        0.042     94.4% {2.130, 2.251}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    Min        2.105    deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_7_/CLK
  delay_default:both.late    ideal_clock/constraints_default    Max        2.268    a_coeffs_reg_0__1_/CLK
  -----------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 48 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                           amount     target  achieved  touch  net?   source         
                                                        net?                         
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    0.006    0.109    0.115    N      N      auto computed  CTS_ccl_inv_01294/A
  delay_default:both.late    0.006    0.109    0.115    N      N      auto computed  CTS_ccl_inv_01324/A
  delay_default:both.late    0.005    0.109    0.114    N      N      auto computed  CTS_ccl_inv_01332/Y
  delay_default:both.late    0.005    0.109    0.114    N      N      auto computed  CTS_ccl_inv_01309/Y
  delay_default:both.late    0.004    0.109    0.113    N      N      auto computed  deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0
  delay_default:both.late    0.003    0.109    0.112    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00227/A
  delay_default:both.late    0.003    0.109    0.112    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00229/A
  delay_default:both.late    0.003    0.109    0.112    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_inv_00629/Y
  delay_default:both.late    0.001    0.109    0.110    N      N      auto computed  iir_notch_filter_inst/cordic_rect_to_polar_inst_den/xv_reg_16_/CLK
  delay_default:both.late    0.001    0.109    0.110    N      N      auto computed  iir_notch_filter_inst/cordic_rect_to_polar_inst_den/xv_reg_15_/CLK
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=3632.56)
Total number of fetched objects 14213
Total number of fetched objects 14213
End delay calculation. (MEM=4553.05 CPU=0:00:02.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4280.43 CPU=0:00:04.6 REAL=0:00:01.0)
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.94464
	 Executing: set_clock_latency -source -early -min -rise -1.94464 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.94464
	 Executing: set_clock_latency -source -late -min -rise -1.94464 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.92412
	 Executing: set_clock_latency -source -early -min -fall -1.92412 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.92412
	 Executing: set_clock_latency -source -late -min -fall -1.92412 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.94464
	 Executing: set_clock_latency -source -early -max -rise -1.94464 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.94464
	 Executing: set_clock_latency -source -late -max -rise -1.94464 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.92412
	 Executing: set_clock_latency -source -early -max -fall -1.92412 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 1.92412
	 Executing: set_clock_latency -source -late -max -fall -1.92412 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:12.0 real=0:00:03.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
  cell areas       : b=0.000um^2, i=3021.648um^2, icg=2503.651um^2, nicg=0.000um^2, l=0.000um^2, total=5525.299um^2
  cell capacitance : b=0.000pF, i=3.933pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.429pF
  sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
  wire capacitance : top=0.000pF, trunk=3.680pF, leaf=3.202pF, total=6.882pF
  wire lengths     : top=0.000um, trunk=21732.315um, leaf=17596.405um, total=39328.720um
  hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13571.600um, total=35109.980um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=6, worst=[0.006ns, 0.006ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.022ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.109ns count=174 avg=0.076ns sd=0.020ns min=0.029ns max=0.115ns {58 <= 0.065ns, 57 <= 0.087ns, 32 <= 0.098ns, 14 <= 0.104ns, 10 <= 0.109ns} {1 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
  Leaf  : target=0.109ns count=175 avg=0.090ns sd=0.012ns min=0.046ns max=0.113ns {4 <= 0.065ns, 58 <= 0.087ns, 70 <= 0.098ns, 23 <= 0.104ns, 17 <= 0.109ns} {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
   ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 7 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.268, avg=2.186, sd=0.042], skew [0.163 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.208 gs=0.155)
Skew group summary after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=2.105, max=2.268, avg=2.186, sd=0.042], skew [0.163 vs 0.121*], 94.4% {2.130, 2.251} (wid=0.083 ws=0.031) (gid=2.208 gs=0.155)
Logging CTS constraint violations...
  Clock tree ideal_clock has 6 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_inv_01309 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1529.500,1777.520), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin CTS_ccl_inv_01294/A with a slew time target of 0.109ns. Achieved a slew time of 0.115ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_inv_01332 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1329.860,1497.360), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin CTS_ccl_inv_01324/A with a slew time target of 0.109ns. Achieved a slew time of 0.115ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below cell CTS_ccl_a_inv_00265 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (2021.240,1043.120), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0 with a slew time target of 0.109ns. Achieved a slew time of 0.113ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 3 slew violations below cell phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_inv_00629 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (89.700,928.880), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00227/A with a slew time target of 0.109ns. Achieved a slew time of 0.112ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell iir_notch_filter_inst/cordic_rect_to_polar_inst_den/CTS_ccl_a_inv_00257 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (1359.300,1279.760), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin iir_notch_filter_inst/cordic_rect_to_polar_inst_den/CTS_ccl_a_inv_00257/Y with a slew time target of 0.109ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 11 slew violations below cell clk_gate_coeff_table_base_addr_bypass_reg/latch (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (1007.860,1497.360), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin clk_gate_coeff_table_base_addr_bypass_reg/latch/GCLK with a slew time target of 0.109ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.121ns for skew group ideal_clock/constraints_default in half corner delay_default:both.late. Achieved skew of 0.163ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:12.5 real=0:00:03.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:04:15 real=0:01:39)
Runtime Summary
===============
Clock Runtime:  (58%) Core CTS          57.29 (Init 5.49, Construction 16.09, Implementation 20.87, eGRPC 6.54, PostConditioning 3.12, Other 5.17)
Clock Runtime:  (26%) CTS services      26.05 (RefinePlace 6.48, EarlyGlobalClock 4.39, NanoRoute 14.04, ExtractRC 1.14, TimingAnalysis 0.00)
Clock Runtime:  (15%) Other CTS         15.21 (Init 6.43, CongRepair/EGR-DP 5.36, TimingUpdate 3.42, Other 0.00)
Clock Runtime: (100%) Total             98.55

Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2255.4M, totSessionCpu=0:05:05 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:05:06.3/0:02:39.1 (1.9), mem = 2614.0M
GigaOpt running with 16 threads.
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2263.6M, totSessionCpu=0:05:10 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=2616.0M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 163934
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 342  Num Prerouted Wires = 5834
[NR-eGR] Read numTotalNets=13677  numIgnoredNets=342
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7 
[NR-eGR] Rule id: 1  Nets: 13328 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 5.984000e+01um
[NR-eGR] Layer group 2: route 13328 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.49% V. EstWL: 1.085990e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       525( 0.19%)         8( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]    met2  (3)      1800( 0.65%)         1( 0.00%)         0( 0.00%)   ( 0.65%) 
[NR-eGR]    met3  (4)       804( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]    met4  (5)      1215( 0.50%)        46( 0.02%)        16( 0.01%)   ( 0.52%) 
[NR-eGR]    met5  (6)       275( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4619( 0.28%)        55( 0.00%)        16( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.52% V
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.67% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2832.61 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2832.61 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.18 sec, Real: 0.04 sec, Curr Mem: 2832.61 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2832.61 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2832.61 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.05 sec, Curr Mem: 2832.61 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 6.908000e+01um, number of vias: 35688
[NR-eGR]   met1  (2H) length: 3.166716e+05um, number of vias: 56305
[NR-eGR]   met2  (3V) length: 4.482858e+05um, number of vias: 6276
[NR-eGR]   met3  (4H) length: 1.334555e+05um, number of vias: 3741
[NR-eGR]   met4  (5V) length: 1.085707e+05um, number of vias: 1587
[NR-eGR]   met5  (6H) length: 1.322274e+05um, number of vias: 0
[NR-eGR] Total length: 1.139280e+06um, number of vias: 103597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.838000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.86 sec, Real: 2.67 sec, Curr Mem: 2663.61 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=54263 and nets=14851 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2636.605M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2636.32)
Total number of fetched objects 14213
Total number of fetched objects 14213
End delay calculation. (MEM=3348.93 CPU=0:00:10.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3348.93 CPU=0:00:12.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.6 real=0:00:03.0 totSessionCpu=0:05:39 mem=3316.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.263  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.242   |      8 (8)       |
|   max_tran     |    354 (404)     |   -4.800   |    354 (404)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.690%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:13, mem = 2369.8M, totSessionCpu=0:05:41 **
*** InitOpt #1 [finish] : cpu/real = 0:00:34.7/0:00:11.8 (2.9), totSession cpu/real = 0:05:40.9/0:02:50.9 (2.0), mem = 2689.5M
** INFO : this run is activating low effort ccoptDesign flow

Power view               = analysis_default
Number of VT partitions  = 3
Standard cells in design = 427
Instances in design      = 11507

Instance distribution across the VT partitions:

 LVT : inst = 794 (6.9%), cells = 17 (3.98%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 794 (6.9%)

 SVT : inst = 5654 (49.1%), cells = 151 (35.36%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 5654 (49.1%)

 HVT : inst = 4968 (43.2%), cells = 229 (53.63%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 4968 (43.2%)

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
*** Starting optimizing excluded clock nets MEM= 2692.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2692.0M) ***
*** Starting optimizing excluded clock nets MEM= 2692.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2692.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:05:42.9/0:02:52.0 (2.0), mem = 2692.0M
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 4.46748e-05, 4.46748e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06

Footprint cell information for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 13 candidate Inverter cells

(I,S,L,T): analysis_default: NA, NA, 4.46748e-05, 4.46748e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** DrvOpt #1 [finish] : cpu/real = 0:00:07.2/0:00:04.6 (1.6), totSession cpu/real = 0:05:50.1/0:02:56.6 (2.0), mem = 2771.8M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:05:50.5/0:02:56.9 (2.0), mem = 2771.8M
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 4.46748e-05, 4.46748e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   371|   505|    -5.10|    19|    19|    -0.26|     0|     0|     0|     0|     1.26|     0.00|       0|       0|       0|  9.69%|          |         |
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|     129|       2|     104|  9.81%| 0:00:02.0|  3910.7M|
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|      27|       0|      45|  9.85%| 0:00:02.0|  3918.7M|
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|       3|       0|      13|  9.86%| 0:00:01.0|  3918.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 346 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   346 net(s): Could not be fixed because the gain is not enough.

*info: Total 6 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:54.4 real=0:00:05.0 mem=3918.7M) ***

*** Starting refinePlace (0:06:55 mem=3915.7M) ***
Total net bbox length = 1.047e+06 (5.157e+05 5.317e+05) (ext = 2.572e+04)
Move report: Detail placement moves 285 insts, mean move: 25.80 um, max move: 639.82 um 
	Max move on inst (deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC118_FE_OFN2530_n): (1669.34, 545.36) --> (1032.24, 548.08)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 4038.8MB
Summary Report:
Instances move: 285 (out of 11304 movable)
Instances flipped: 0
Mean displacement: 25.80 um
Max displacement: 639.82 um (Instance: deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC118_FE_OFN2530_n) (1669.34, 545.36) -> (1032.24, 548.08)
	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
Total net bbox length = 1.057e+06 (5.250e+05 5.322e+05) (ext = 2.572e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4038.8MB
*** Finished refinePlace (0:06:57 mem=4038.8M) ***
*** maximum move = 639.82 um ***
*** Finished re-routing un-routed nets (3952.8M) ***

*** Finish Physical Update (cpu=0:00:05.3 real=0:00:03.0 mem=3952.8M) ***
(I,S,L,T): analysis_default: NA, NA, 4.57391e-05, 4.57391e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** DrvOpt #2 [finish] : cpu/real = 0:01:09.3/0:00:14.4 (4.8), totSession cpu/real = 0:06:59.8/0:03:11.3 (2.2), mem = 2889.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:55, real = 0:00:33, mem = 2506.3M, totSessionCpu=0:07:00 **
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:06:59.9/0:03:11.4 (2.2), mem = 2889.4M
(I,S,L,T): analysis_default: NA, NA, 4.57391e-05, 4.57391e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*info: 349 clock nets excluded
*info: 10 special nets excluded.
*info: 790 no-driver nets excluded.
*info: 342 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                     End Point                      |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
|   0.000|   0.000|    9.86%|   0:00:00.0| 3295.8M|analysis_default|         NA| NA                                                 |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3295.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3295.8M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): analysis_default: NA, NA, 4.57391e-05, 4.57391e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** GlobalOpt #1 [finish] : cpu/real = 0:00:09.9/0:00:07.6 (1.3), totSession cpu/real = 0:07:09.8/0:03:19.0 (2.2), mem = 2887.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:07:10.9/0:03:19.9 (2.2), mem = 2885.4M
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 4.57391e-05, 4.57391e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   354|   358|    -0.31|     1|     1|    -0.02|     0|     0|     0|     0|     1.26|     0.00|       0|       0|       0|  9.86%|          |         |
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|      22|       0|      14|  9.87%| 0:00:01.0|  3969.2M|
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|       7|       0|      13|  9.88%| 0:00:01.0|  3969.2M|
|   352|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.26|     0.00|       0|       0|       0|  9.88%| 0:00:00.0|  3969.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 341 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   341 net(s): Could not be fixed because the gain is not enough.

*info: Total 11 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:36.4 real=0:00:03.0 mem=3969.3M) ***

*** Starting refinePlace (0:07:57 mem=3964.3M) ***
Total net bbox length = 1.057e+06 (5.250e+05 5.323e+05) (ext = 2.572e+04)
Move report: Detail placement moves 45 insts, mean move: 5.27 um, max move: 11.42 um 
	Max move on inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC2768_FE_OFN2412_n): (937.02, 2019.60) --> (931.04, 2014.16)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4037.2MB
Summary Report:
Instances move: 45 (out of 11333 movable)
Instances flipped: 0
Mean displacement: 5.27 um
Max displacement: 11.42 um (Instance: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC2768_FE_OFN2412_n) (937.02, 2019.6) -> (931.04, 2014.16)
	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
Total net bbox length = 1.057e+06 (5.251e+05 5.324e+05) (ext = 2.572e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4037.2MB
*** Finished refinePlace (0:07:59 mem=4037.2M) ***
*** maximum move = 11.42 um ***
*** Finished re-routing un-routed nets (3967.3M) ***

*** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=3967.3M) ***
(I,S,L,T): analysis_default: NA, NA, 4.59337e-05, 4.59337e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** DrvOpt #3 [finish] : cpu/real = 0:00:50.5/0:00:12.5 (4.0), totSession cpu/real = 0:08:01.4/0:03:32.5 (2.3), mem = 2899.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection

------------------------------------------------------------------
     Summary (cpu=0.84min real=0.20min mem=2899.8M)
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.255  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    352 (352)     |   -0.075   |    352 (352)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.885%
Routing Overflow: 0.07% H and 0.67% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:58, real = 0:00:55, mem = 2512.9M, totSessionCpu=0:08:03 **
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
Begin: GigaOpt Optimization in WNS mode
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:08:03.5/0:03:33.3 (2.3), mem = 2899.8M
(I,S,L,T): analysis_default: NA, NA, 4.59337e-05, 4.59337e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*info: 349 clock nets excluded
*info: 10 special nets excluded.
*info: 790 no-driver nets excluded.
*info: 342 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 9.88
OptDebug: End of Setup Fixing:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.255|0.000|
|All2Macro                       |13.414|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.263|0.000|
|HEPG                            | 1.263|0.000|
|All Paths                       | 1.255|0.000|
+--------------------------------+------+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:02.0 mem=3307.7M) ***

(I,S,L,T): analysis_default: NA, NA, 4.59337e-05, 4.59337e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** WnsOpt #1 [finish] : cpu/real = 0:00:16.7/0:00:09.0 (1.8), totSession cpu/real = 0:08:20.2/0:03:42.3 (2.2), mem = 2899.2M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 13, Num usable cells 520
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 13, Num usable cells 520
GigaOpt: target slack met, skip TNS optimization
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:08:22.1/0:03:43.2 (2.2), mem = 3305.2M
(I,S,L,T): analysis_default: NA, NA, 4.59337e-05, 4.59337e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 12
Reclaim Optimization WNS Slack 0.088  TNS Slack 0.000 Density 9.88
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    9.88%|        -|   0.088|   0.000|   0:00:00.0| 3309.2M|
|    9.88%|        0|   0.088|   0.000|   0:00:00.0| 3614.4M|
|    9.88%|        0|   0.088|   0.000|   0:00:00.0| 3614.4M|
|    9.25%|      525|   0.088|   0.000|   0:00:06.0| 3919.7M|
|    9.17%|      138|   0.088|   0.000|   0:00:01.0| 3919.7M|
|    9.17%|        1|   0.088|   0.000|   0:00:01.0| 3919.7M|
|    9.17%|        0|   0.088|   0.000|   0:00:00.0| 3919.7M|
|    9.17%|        0|   0.088|   0.000|   0:00:00.0| 3919.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.088  TNS Slack 0.000 Density 9.17
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:33.6) (real = 0:00:13.0) **
*** Starting refinePlace (0:08:56 mem=3919.7M) ***
Total net bbox length = 1.029e+06 (4.995e+05 5.292e+05) (ext = 2.666e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3919.6MB
Summary Report:
Instances move: 0 (out of 10654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.029e+06 (4.995e+05 5.292e+05) (ext = 2.666e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3919.6MB
*** Finished refinePlace (0:08:58 mem=3919.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3919.7M) ***

*** Finish Physical Update (cpu=0:00:03.9 real=0:00:02.0 mem=3919.7M) ***
(I,S,L,T): analysis_default: NA, NA, 4.1342e-05, 4.1342e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** AreaOpt #1 [finish] : cpu/real = 0:00:37.8/0:00:15.3 (2.5), totSession cpu/real = 0:08:59.8/0:03:58.5 (2.3), mem = 3919.6M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=2901.80M, totSessionCpu=0:09:00).
**optDesign ... cpu = 0:03:55, real = 0:01:21, mem = 2536.6M, totSessionCpu=0:09:00 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.263  |  0.000  | 13.651  |   N/A   |  1.492  |   N/A   | 16.235  | 17.695  |  1.263  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    322 (352)     |   -1.191   |    322 (352)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.172%
Routing Overflow: 0.07% H and 0.67% V
------------------------------------------------------------------
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2570.61MB/4252.77MB/2774.79MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2570.78MB/4252.77MB/2774.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2570.79MB/4252.77MB/2774.79MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT)
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 10%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 20%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 30%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 40%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 50%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 60%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 70%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 80%
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT): 90%

Finished Levelizing
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT)

Starting Activity Propagation
2021-Jul-11 20:20:09 (2021-Jul-12 03:20:09 GMT)
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 10%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 20%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 30%

Finished Activity Propagation
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2570.98MB/4252.77MB/2774.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT)
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 10%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 20%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 30%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 40%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 50%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 60%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 70%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 80%
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT): 90%

Finished Calculating power
2021-Jul-11 20:20:10 (2021-Jul-12 03:20:10 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2579.81MB/4254.30MB/2774.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.81MB/4254.30MB/2774.79MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2579.89MB/4254.30MB/2774.79MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2579.90MB/4254.30MB/2774.79MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-11 20:20:11 (2021-Jul-12 03:20:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: deconv_kernel_estimator_top_level
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.28366048
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     1.232e-05    0.004342
Macro                             0.2836       99.98
IO                                     0           0
Combinational                  2.943e-05     0.01037
Clock (Combinational)          1.347e-06    0.000475
Clock (Sequential)             1.369e-06   0.0004825
-----------------------------------------------------------------------------------------
Total                             0.2837         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8     0.2837         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    2.716e-06   0.0009575
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0 (sky130_sram_2kbyte_1rw1r_32x512_8):          0.01773
*              Highest Leakage Power: phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0 (sky130_sram_2kbyte_1rw1r_32x512_8):          0.01773
*                Total Cap:      3.08762e-10 F
*                Total instances in design: 11018
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2583.00MB/4254.39MB/2774.79MB)

OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.492|0.000|
|All2Macro                       |13.651|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.263|0.000|
|HEPG                            | 1.263|0.000|
|All Paths                       | 1.263|0.000|
+--------------------------------+------+-----+

|    9.17%|        0|  -0.100|   0.000|   0:00:00.0| 3670.7M|

Phase 1 finished in (cpu = 0:00:04.6) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:08.9) (real = 0:00:03.0) **
OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.492|0.000|
|All2Macro                       |13.651|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.263|0.000|
|HEPG                            | 1.263|0.000|
|All Paths                       | 1.263|0.000|
+--------------------------------+------+-----+

End: Leakage Power Optimization (cpu=0:00:09, real=0:00:04, mem=2903.33M, totSessionCpu=0:09:18).
**optDesign ... cpu = 0:04:13, real = 0:01:29, mem = 2543.2M, totSessionCpu=0:09:18 **
Starting local wire reclaim
*** Starting refinePlace (0:09:18 mem=2903.3M) ***
Move report: Detail placement moves 2354 insts, mean move: 10.67 um, max move: 54.72 um 
	Max move on inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC1429_radr_mux_3): (812.82, 2049.52) --> (834.90, 2016.88)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:07.0 MEM: 2923.3MB
Summary Report:
Instances move: 2354 (out of 10654 movable)
Instances flipped: 618
Mean displacement: 10.67 um
Max displacement: 54.72 um (Instance: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC1429_radr_mux_3) (812.82, 2049.52) -> (834.9, 2016.88)
	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_2
Runtime: CPU: 0:00:09.6 REAL: 0:00:07.0 MEM: 2923.3MB
*** Finished refinePlace (0:09:28 mem=2923.3M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 162956
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 342  Num Prerouted Wires = 5834
[NR-eGR] Read numTotalNets=13188  numIgnoredNets=342
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12839 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 5.984000e+01um
[NR-eGR] Layer group 2: route 12839 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.38% V. EstWL: 1.062750e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       526( 0.19%)        18( 0.01%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]    met2  (3)      1508( 0.54%)         5( 0.00%)         0( 0.00%)   ( 0.54%) 
[NR-eGR]    met3  (4)       876( 0.32%)         2( 0.00%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]    met4  (5)      1100( 0.45%)        52( 0.02%)        10( 0.00%)   ( 0.48%) 
[NR-eGR]    met5  (6)       261( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4271( 0.26%)        77( 0.00%)        10( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.45% V
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.58% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3155.91 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3155.91 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.18 sec, Real: 0.04 sec, Curr Mem: 3155.91 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3155.91 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.03 sec, Real: 0.00 sec, Curr Mem: 3155.91 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.06 sec, Curr Mem: 3155.91 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 6.908000e+01um, number of vias: 34710
[NR-eGR]   met1  (2H) length: 3.057084e+05um, number of vias: 54860
[NR-eGR]   met2  (3V) length: 4.435773e+05um, number of vias: 6137
[NR-eGR]   met3  (4H) length: 1.270444e+05um, number of vias: 3575
[NR-eGR]   met4  (5V) length: 1.102315e+05um, number of vias: 1554
[NR-eGR]   met5  (6H) length: 1.293281e+05um, number of vias: 0
[NR-eGR] Total length: 1.115959e+06um, number of vias: 100836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.930000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.44 sec, Real: 3.00 sec, Curr Mem: 2831.18 MB )
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=53774 and nets=14362 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2812.184M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.78 |         14.74 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.78, normalized total congestion hotspot area = 14.74 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   958.76   915.28  1045.80  1002.32 |        2.08   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   480.04  1002.32   567.08  1089.36 |        1.91   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |  1481.00  1437.52  1568.04  1524.56 |        1.39   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   480.04   915.28   567.08  1002.32 |        1.04   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   480.04   784.72   567.08   871.76 |        0.87   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2849.73)
Total number of fetched objects 13724
Total number of fetched objects 13724
End delay calculation. (MEM=3551.27 CPU=0:00:10.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3551.27 CPU=0:00:12.4 REAL=0:00:01.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.617|0.000|
|All2Macro                       |13.768|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.298|0.000|
|HEPG                            | 1.298|0.000|
|All Paths                       | 1.298|0.000|
+--------------------------------+------+-----+

OptDebug: End of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.617|0.000|
|All2Macro                       |13.768|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.298|0.000|
|HEPG                            | 1.298|0.000|
|All Paths                       | 1.298|0.000|
+--------------------------------+------+-----+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:10:03.3/0:04:25.0 (2.3), mem = 2899.8M
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 4.1342e-05, 4.1342e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   349|   452|    -1.15|     9|     9|    -0.02|     0|     0|     0|     0|     1.30|     0.00|       0|       0|       0|  9.17%|          |         |
|   351|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.30|     0.00|     350|      45|     239|  9.48%| 0:00:02.0|  4038.6M|
|   351|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.20|     0.00|     147|       4|     209|  9.68%| 0:00:01.0|  4045.6M|
|   351|   352|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|     1.20|     0.00|      21|       0|      91|  9.73%| 0:00:01.0|  4046.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 317 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   317 net(s): Could not be fixed because the gain is not enough.

*info: Total 34 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:50.3 real=0:00:05.0 mem=4046.7M) ***

(I,S,L,T): analysis_default: NA, NA, 4.49683e-05, 4.49683e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** DrvOpt #4 [finish] : cpu/real = 0:00:56.9/0:00:08.9 (6.4), totSession cpu/real = 0:11:00.2/0:04:33.9 (2.4), mem = 2978.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:01 mem=2978.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 64.313%
Iteration 11: Total net bbox = 2.248e+03 (1.43e+03 8.17e+02)
              Est.  stn bbox = 2.248e+03 (1.43e+03 8.17e+02)
              cpu = 0:00:03.8 real = 0:00:01.0 mem = 3585.4M
Iteration 12: Total net bbox = 2.259e+03 (1.43e+03 8.27e+02)
              Est.  stn bbox = 2.259e+03 (1.43e+03 8.27e+02)
              cpu = 0:00:04.1 real = 0:00:00.0 mem = 3585.4M
Iteration 13: Total net bbox = 2.273e+03 (1.44e+03 8.35e+02)
              Est.  stn bbox = 2.273e+03 (1.44e+03 8.35e+02)
              cpu = 0:00:23.7 real = 0:00:03.0 mem = 3585.4M

Density distribution unevenness ratio = 64.206%
Move report: incrNP moves 17 insts, mean move: 12.04 um, max move: 22.50 um 
	Max move on inst (deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC51_FE_OFN3107_FE_OFN2156_FE_OFN1930_n): (2114.16, 2473.84) --> (2094.38, 2476.56)
Finished incrNP (cpu=0:00:33.7, real=0:00:06.0, mem=3361.4M)
End of Small incrNP (cpu=0:00:33.7, real=0:00:06.0)
Move report: Detail placement moves 654 insts, mean move: 21.88 um, max move: 623.72 um 
	Max move on inst (deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC599_FE_OFN3233_FE_OFN2246_FE_OFN1820_n): (1880.94, 537.20) --> (2501.94, 534.48)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:03.0 MEM: 3361.3MB
Summary Report:
Instances move: 664 (out of 11221 movable)
Instances flipped: 536
Mean displacement: 21.82 um
Max displacement: 623.72 um (Instance: deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC599_FE_OFN3233_FE_OFN2246_FE_OFN1820_n) (1880.94, 537.2) -> (2501.94, 534.48)
	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
Runtime: CPU: 0:00:38.3 REAL: 0:00:09.0 MEM: 3361.3MB
*** Finished refinePlace (0:11:39 mem=3361.3M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin checking placement ... (start mem=3268.4M, init mem=3268.4M)
*info: Placed = 54341          (Fixed = 43120)
*info: Unplaced = 0           
Placement Density:9.73%(124220/1277060)
Placement Density (including fixed std cells):13.36%(177717/1330556)
Finished checkPlace (total: cpu=0:00:01.9, real=0:00:01.0; vio checks: cpu=0:00:01.5, real=0:00:01.0; mem=3268.3M)
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:06:36, real = 0:02:06, mem = 2652.7M, totSessionCpu=0:11:41 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.200  |  0.000  | 13.352  |   N/A   |  1.200  |  3.735  | 16.189  | 17.914  |  1.298  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |    4    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    321 (322)     |   -0.069   |    334 (335)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.727%
Routing Overflow: 0.08% H and 0.58% V
------------------------------------------------------------------
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 1.200|0.000|
|All2Macro                       |13.352|0.000|
|Macro2All                       | 3.735|0.000|
|Reg2Reg                         | 1.298|0.000|
|HEPG                            | 1.298|0.000|
|All Paths                       | 1.200|0.000|
+--------------------------------+------+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:11:46.7/0:04:46.3 (2.5), mem = 3764.2M
(I,S,L,T): analysis_default: NA, NA, 4.49683e-05, 4.49683e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 12
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 9.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    9.73%|        -|   0.000|   0.000|   0:00:00.0| 3764.1M|
|    9.73%|        0|   0.000|   0.000|   0:00:01.0| 4050.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 9.73
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:08.3) (real = 0:00:03.0) **
(I,S,L,T): analysis_default: NA, NA, 4.49683e-05, 4.49683e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** PowerOpt #2 [finish] : cpu/real = 0:00:08.6/0:00:03.4 (2.5), totSession cpu/real = 0:11:55.3/0:04:49.7 (2.5), mem = 4050.3M
*** Starting refinePlace (0:11:56 mem=3977.4M) ***
Total net bbox length = 1.041e+06 (5.121e+05 5.287e+05) (ext = 2.502e+04)
Move report: Detail placement moves 3 insts, mean move: 1.37 um, max move: 3.18 um 
	Max move on inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC543_n): (93.38, 1829.20) --> (92.92, 1826.48)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3980.4MB
Summary Report:
Instances move: 3 (out of 11221 movable)
Instances flipped: 0
Mean displacement: 1.37 um
Max displacement: 3.18 um (Instance: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC543_n) (93.38, 1829.2) -> (92.92, 1826.48)
	Length: 6 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.041e+06 (5.121e+05 5.287e+05) (ext = 2.502e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3980.4MB
*** Finished refinePlace (0:11:57 mem=3980.4M) ***
*** maximum move = 3.18 um ***
*** Finished re-routing un-routed nets (3977.4M) ***

*** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4282.7M) ***
Running DRV recovery as an increase was found in the number of tran violations from 351 to 352.
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:12:00.4/0:04:52.3 (2.5), mem = 4282.6M
Info: 342 nets with fixed/cover wires excluded.
Info: 349 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 4.49683e-05, 4.49683e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   352|   354|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.87|     0.00|       0|       0|       0|  9.73%|          |         |
|   352|   354|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.87|     0.00|       0|       0|       0|  9.73%| 0:00:00.0|  4984.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |        349 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 352 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=4984.8M) ***

(I,S,L,T): analysis_default: NA, NA, 4.49683e-05, 4.49683e-05
(I,S,L) ClockInsts: analysis_default: NA, NA, 2.53464e-06
*** DrvOpt #5 [finish] : cpu/real = 0:00:07.2/0:00:04.4 (1.6), totSession cpu/real = 0:12:07.7/0:04:56.7 (2.5), mem = 4587.9M
End: GigaOpt DRV Optimization
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.871|0.000|
|All2Macro                       |13.023|0.000|
|Macro2All                       | 3.735|0.000|
|Reg2Reg                         | 1.298|0.000|
|HEPG                            | 1.298|0.000|
|All Paths                       | 0.871|0.000|
+--------------------------------+------+-----+

End: Leakage Power Optimization (cpu=0:00:22, real=0:00:11, mem=3268.51M, totSessionCpu=0:12:08).
**optDesign ... cpu = 0:07:03, real = 0:02:19, mem = 2679.1M, totSessionCpu=0:12:08 **

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'deconv_kernel_estimator_top_level' of instances=54341 and nets=14929 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3169.781M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=3195.98)
Total number of fetched objects 14291
Total number of fetched objects 14291
End delay calculation. (MEM=3871.39 CPU=0:00:10.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3871.39 CPU=0:00:12.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:03.0 totSessionCpu=0:12:30 mem=3839.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 80927 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 164090
[NR-eGR] #PG Blockages       : 80927
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 342  Num Prerouted Wires = 5834
[NR-eGR] Read numTotalNets=13755  numIgnoredNets=342
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13406 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 5.984000e+01um
[NR-eGR] Layer group 2: route 13406 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.08% H + 0.43% V. EstWL: 1.081276e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)       506( 0.18%)         6( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]    met2  (3)      1621( 0.58%)         4( 0.00%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]    met3  (4)       866( 0.31%)         1( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]    met4  (5)      1155( 0.47%)        58( 0.02%)         7( 0.00%)   ( 0.50%) 
[NR-eGR]    met5  (6)       416( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             4564( 0.28%)        69( 0.00%)         7( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.48% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.61% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.37 sec, Real: 2.40 sec, Curr Mem: 3871.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.86 |         15.35 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.86, normalized total congestion hotspot area = 15.35 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   480.04   697.68   567.08   784.72 |        2.69   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   480.04   871.76   567.08   958.80 |        1.99   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   958.76   915.28  1045.80  1002.32 |        1.21   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  1481.00  1437.52  1568.04  1524.56 |        1.21   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   784.68  2003.28   871.72  2090.32 |        1.04   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir reports
**optDesign ... cpu = 0:07:30, real = 0:02:26, mem = 2692.4M, totSessionCpu=0:12:35 **
Using report_power -leakage to report leakage power.
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2686.96MB/4508.13MB/2774.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2686.96MB/4508.13MB/2774.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2686.96MB/4508.13MB/2774.79MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT)
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 10%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 20%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 30%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 40%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 50%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 60%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 70%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 80%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 90%

Finished Levelizing
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT)

Starting Activity Propagation
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT)
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 10%
2021-Jul-11 20:21:15 (2021-Jul-12 03:21:15 GMT): 20%
2021-Jul-11 20:21:16 (2021-Jul-12 03:21:16 GMT): 30%

Finished Activity Propagation
2021-Jul-11 20:21:16 (2021-Jul-12 03:21:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2687.53MB/4508.13MB/2774.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-11 20:21:16 (2021-Jul-12 03:21:16 GMT)
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 10%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 20%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 30%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 40%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 50%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 60%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 70%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 80%
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT): 90%

Finished Calculating power
2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3288.18MB/5092.18MB/3288.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3288.18MB/5092.18MB/3288.18MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=3288.18MB/5092.18MB/3288.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3288.18MB/5092.18MB/3288.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-11 20:21:17 (2021-Jul-12 03:21:17 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: deconv_kernel_estimator_top_level

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        1.8 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile reports/deconv_kernel_estimator_top_level_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.28366412
-----------------------------------------------------------------------------------------
Sequential                     1.232e-05    0.004342
Macro                             0.2836       99.98
IO                                     0           0
Combinational                  3.307e-05     0.01166
Clock (Combinational)          1.347e-06    0.000475
Clock (Sequential)             1.369e-06   0.0004825
-----------------------------------------------------------------------------------------
Total                             0.2837         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8     0.2837         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    2.716e-06   0.0009575
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3291.52MB/5092.18MB/3291.76MB)


Output file is reports/deconv_kernel_estimator_top_level_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.872  |  0.000  | 13.024  |   N/A   |  0.872  |   N/A   | 16.189  | 17.914  |  1.298  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    336 (338)     |   -0.168   |    344 (346)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.727%
Routing Overflow: 0.09% H and 0.61% V
------------------------------------------------------------------
**optDesign ... cpu = 0:07:38, real = 0:02:31, mem = 3279.6M, totSessionCpu=0:12:43 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.872 ns  final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :         1471
Multi-Bit FF Count   :            0
Total Bit Count      :         1471
Total FF Count       :         1471
Bits Per Flop        :        1.000
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         461.32            154                                      opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:02.0 real=0:00:00.3)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.2 real=0:00:00.0)
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :         1471
Multi-Bit FF Count   :            0
Total Bit Count      :         1471
Total FF Count       :         1471
Bits Per Flop        :        1.000
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         721.83            256                                      ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
*** Message Summary: 27 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:12:04.7/0:04:17.8 (2.8), totSession cpu/real = 0:12:53.2/0:05:16.9 (2.4), mem = 4424.2M
#% End ccopt_design (date=07/11 20:21:26, total cpu=0:12:05, real=0:04:18, peak res=3352.9M, current mem=3194.9M)
# puts "<FF> Plugin -> post_cts_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
# create_snapshot -name cts -categories design
<CMD> reportMultiBitFFs -statistics
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :         1471
Multi-Bit FF Count   :            0
Total Bit Count      :         1471
Total FF Count       :         1471
Bits Per Flop        :        1.000
------------------------------------------------------------
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.PostConditioning.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Routing.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Implementation.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.eGRPC.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Construction.area.total
<CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Implementation.area.total
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         735.76            276                                      cts
# report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
<CMD> um::get_metric_definition -name *.drc.layer:*
<CMD> um::get_metric_definition -name *.drc.layer:*.type:*
<CMD> um::get_metric_definition -name *.drc.type:*
<CMD> um::get_metric_definition -name check.drc
<CMD> um::get_metric_definition -name check.drc.antenna
<CMD> um::get_metric_definition -name check.place.*
<CMD> um::get_metric_definition -name clock.area.buffer
<CMD> um::get_metric_definition -name clock.area.clkgate
<CMD> um::get_metric_definition -name clock.area.inverter
<CMD> um::get_metric_definition -name clock.area.logic
<CMD> um::get_metric_definition -name clock.area.nonicg
<CMD> um::get_metric_definition -name clock.area.total
<CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
<CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
<CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
<CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
<CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
<CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
<CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
<CMD> um::get_metric_definition -name clock.capacitance.gate.top
<CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
<CMD> um::get_metric_definition -name clock.capacitance.sink.*
<CMD> um::get_metric_definition -name clock.capacitance.total.leaf
<CMD> um::get_metric_definition -name clock.capacitance.total.top
<CMD> um::get_metric_definition -name clock.capacitance.total.trunk
<CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
<CMD> um::get_metric_definition -name clock.capacitance.wire.top
<CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
<CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
<CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
<CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
<CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
<CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
<CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
<CMD> um::get_metric_definition -name clock.drv.nets.length.*
<CMD> um::get_metric_definition -name clock.drv.nets.length.count
<CMD> um::get_metric_definition -name clock.drv.nets.length.max
<CMD> um::get_metric_definition -name clock.drv.nets.remaining
<CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
<CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
<CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
<CMD> um::get_metric_definition -name clock.drv.nets.unfixable
<CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
<CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
<CMD> um::get_metric_definition -name clock.instances.buffer
<CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
<CMD> um::get_metric_definition -name clock.instances.clkgate
<CMD> um::get_metric_definition -name clock.instances.inverter
<CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
<CMD> um::get_metric_definition -name clock.instances.logic
<CMD> um::get_metric_definition -name clock.instances.nonicg
<CMD> um::get_metric_definition -name clock.instances.total
<CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
<CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
<CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
<CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
<CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
<CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
<CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
<CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
<CMD> um::get_metric_definition -name clock.nets.length.leaf
<CMD> um::get_metric_definition -name clock.nets.length.top
<CMD> um::get_metric_definition -name clock.nets.length.total
<CMD> um::get_metric_definition -name clock.nets.length.trunk
<CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
<CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
<CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
<CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
<CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
<CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
<CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
<CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
<CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
<CMD> um::get_metric_definition -name design.area
<CMD> um::get_metric_definition -name design.area.always_on
<CMD> um::get_metric_definition -name design.area.blackbox
<CMD> um::get_metric_definition -name design.area.buffer
<CMD> um::get_metric_definition -name design.area.combinatorial
<CMD> um::get_metric_definition -name design.area.hinst:*
<CMD> um::get_metric_definition -name design.area.icg
<CMD> um::get_metric_definition -name design.area.inverter
<CMD> um::get_metric_definition -name design.area.io
<CMD> um::get_metric_definition -name design.area.isolation
<CMD> um::get_metric_definition -name design.area.latch
<CMD> um::get_metric_definition -name design.area.level_shifter
<CMD> um::get_metric_definition -name design.area.logical
<CMD> um::get_metric_definition -name design.area.macro
<CMD> um::get_metric_definition -name design.area.physical
<CMD> um::get_metric_definition -name design.area.power_switch
<CMD> um::get_metric_definition -name design.area.register
<CMD> um::get_metric_definition -name design.area.std_cell
<CMD> um::get_metric_definition -name design.area.vth:*
<CMD> um::get_metric_definition -name design.area.vth:*.ratio
<CMD> um::get_metric_definition -name design.blockages.place.area
<CMD> um::get_metric_definition -name design.blockages.route.area
<CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
<CMD> um::get_metric_definition -name design.congestion.hotspot.max
<CMD> um::get_metric_definition -name design.congestion.hotspot.total
<CMD> um::get_metric_definition -name design.density
<CMD> um::get_metric_definition -name design.floorplan.image
<CMD> um::get_metric_definition -name design.instances
<CMD> um::get_metric_definition -name design.instances.always_on
<CMD> um::get_metric_definition -name design.instances.blackbox
<CMD> um::get_metric_definition -name design.instances.buffer
<CMD> um::get_metric_definition -name design.instances.combinatorial
<CMD> um::get_metric_definition -name design.instances.hinst:*
<CMD> um::get_metric_definition -name design.instances.icg
<CMD> um::get_metric_definition -name design.instances.inverter
<CMD> um::get_metric_definition -name design.instances.io
<CMD> um::get_metric_definition -name design.instances.isolation
<CMD> um::get_metric_definition -name design.instances.latch
<CMD> um::get_metric_definition -name design.instances.level_shifter
<CMD> um::get_metric_definition -name design.instances.logical
<CMD> um::get_metric_definition -name design.instances.macro
<CMD> um::get_metric_definition -name design.instances.physical
<CMD> um::get_metric_definition -name design.instances.power_switch
<CMD> um::get_metric_definition -name design.instances.register
<CMD> um::get_metric_definition -name design.instances.std_cell
<CMD> um::get_metric_definition -name design.instances.vth:*
<CMD> um::get_metric_definition -name design.instances.vth:*.ratio
<CMD> um::get_metric_definition -name design.multibit.*
<CMD> um::get_metric_definition -name design.name
<CMD> um::get_metric_definition -name design.route.drc.image
<CMD> um::get_metric_definition -name flow.cputime
<CMD> um::get_metric_definition -name flow.cputime.total
<CMD> um::get_metric_definition -name flow.last_child_snapshot
<CMD> um::get_metric_definition -name flow.log
<CMD> um::get_metric_definition -name flow.machine
<CMD> um::get_metric_definition -name flow.machine.cpu.frequency
<CMD> um::get_metric_definition -name flow.machine.cpu.model
<CMD> um::get_metric_definition -name flow.machine.cpu.number
<CMD> um::get_metric_definition -name flow.machine.hostname
<CMD> um::get_metric_definition -name flow.machine.load
<CMD> um::get_metric_definition -name flow.machine.memory.free
<CMD> um::get_metric_definition -name flow.machine.memory.total
<CMD> um::get_metric_definition -name flow.machine.os
<CMD> um::get_metric_definition -name flow.machine.swap.free
<CMD> um::get_metric_definition -name flow.machine.swap.total
<CMD> um::get_metric_definition -name flow.memory
<CMD> um::get_metric_definition -name flow.memory.resident
<CMD> um::get_metric_definition -name flow.memory.resident.peak
<CMD> um::get_metric_definition -name flow.realtime
<CMD> um::get_metric_definition -name flow.realtime.total
<CMD> um::get_metric_definition -name flow.root_config
<CMD> um::get_metric_definition -name flow.run_directory
<CMD> um::get_metric_definition -name flow.run_tag
<CMD> um::get_metric_definition -name flow.step.tcl
<CMD> um::get_metric_definition -name flow.template.feature_enabled
<CMD> um::get_metric_definition -name flow.template.type
<CMD> um::get_metric_definition -name flow.tool_list
<CMD> um::get_metric_definition -name flow.user
<CMD> um::get_metric_definition -name flowtool.status
<CMD> um::get_metric_definition -name messages
<CMD> um::get_metric_definition -name name
<CMD> um::get_metric_definition -name power
<CMD> um::get_metric_definition -name power.clock
<CMD> um::get_metric_definition -name power.hinst:*
<CMD> um::get_metric_definition -name power.internal
<CMD> um::get_metric_definition -name power.internal.hinst:*
<CMD> um::get_metric_definition -name power.internal.type:*
<CMD> um::get_metric_definition -name power.leakage
<CMD> um::get_metric_definition -name power.leakage.hinst:*
<CMD> um::get_metric_definition -name power.leakage.type:*
<CMD> um::get_metric_definition -name power.switching
<CMD> um::get_metric_definition -name power.switching.hinst:*
<CMD> um::get_metric_definition -name power.switching.type:*
<CMD> um::get_metric_definition -name route.drc
<CMD> um::get_metric_definition -name route.drc.antenna
<CMD> um::get_metric_definition -name route.drc.layer:*
<CMD> um::get_metric_definition -name route.map.*
<CMD> um::get_metric_definition -name route.overflow
<CMD> um::get_metric_definition -name route.overflow.horizontal
<CMD> um::get_metric_definition -name route.overflow.layer:*
<CMD> um::get_metric_definition -name route.overflow.vertical
<CMD> um::get_metric_definition -name route.shielding.*
<CMD> um::get_metric_definition -name route.via
<CMD> um::get_metric_definition -name route.via.layer:*
<CMD> um::get_metric_definition -name route.via.multicut
<CMD> um::get_metric_definition -name route.via.multicut.layer:*
<CMD> um::get_metric_definition -name route.via.multicut.percentage
<CMD> um::get_metric_definition -name route.via.singlecut
<CMD> um::get_metric_definition -name route.via.singlecut.layer:*
<CMD> um::get_metric_definition -name route.via.singlecut.percentage
<CMD> um::get_metric_definition -name route.via.total
<CMD> um::get_metric_definition -name route.wirelength
<CMD> um::get_metric_definition -name timing.drv.max_cap.total
<CMD> um::get_metric_definition -name timing.drv.max_cap.worst
<CMD> um::get_metric_definition -name timing.drv.max_fanout.total
<CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
<CMD> um::get_metric_definition -name timing.drv.max_length.total
<CMD> um::get_metric_definition -name timing.drv.max_length.worst
<CMD> um::get_metric_definition -name timing.drv.max_tran.total
<CMD> um::get_metric_definition -name timing.drv.max_tran.worst
<CMD> um::get_metric_definition -name timing.hold.feps
<CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
<CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.hold.histogram
<CMD> um::get_metric_definition -name timing.hold.histogram.views
<CMD> um::get_metric_definition -name timing.hold.tns
<CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
<CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.hold.type
<CMD> um::get_metric_definition -name timing.hold.wns
<CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
<CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
<CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
<CMD> um::get_metric_definition -name timing.setup.feps
<CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
<CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.setup.histogram
<CMD> um::get_metric_definition -name timing.setup.histogram.views
<CMD> um::get_metric_definition -name timing.setup.tns
<CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
<CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.setup.type
<CMD> um::get_metric_definition -name timing.setup.wns
<CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
<CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
<CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
<CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
<CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
<CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
<CMD> um::get_metric_definition -name timing.si.glitches
<CMD> um::get_metric_definition -name timing.si.noise
<CMD> um::get_metric_definition -name transition.*
<CMD> um::get_metric_definition -name transition.count
<CMD> um::get_metric_definition -name transition.max
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_cts.tcl'.
### End verbose source output for 'scripts/main.tcl'.
### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
# report_ccopt_clock_trees -filename $vars(rpt_dir)/$vars(step).clock_trees.rpt
<CMD> report_ccopt_clock_trees -filename reports/cts.clock_trees.rpt
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:01.5 real=0:00:00.1)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.2 real=0:00:00.0)
# report_ccopt_skew_groups -filename $vars(rpt_dir)/$vars(step).skew_groups.rpt
<CMD> report_ccopt_skew_groups -filename reports/cts.skew_groups.rpt
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:01.5 real=0:00:00.2)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.2 real=0:00:00.0)
### End verbose source output for 'scripts/reporting.tcl'.
<CMD> getVersion
<CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
#% Begin save design ... (date=07/11 20:21:31, mem=3197.6M)
% Begin Save ccopt configuration ... (date=07/11 20:21:31, mem=3199.6M)
% End Save ccopt configuration ... (date=07/11 20:21:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3200.7M, current mem=3200.7M)
% Begin Save netlist data ... (date=07/11 20:21:31, mem=3200.7M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin in multi-threaded mode...
% End Save netlist data ... (date=07/11 20:21:31, total cpu=0:00:00.2, real=0:00:01.0, peak res=3204.5M, current mem=3204.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
% Begin Save AAE data ... (date=07/11 20:21:32, mem=3205.2M)
Saving AAE Data ...
% End Save AAE data ... (date=07/11 20:21:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=3205.2M, current mem=3205.2M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:21:34 2021)
Saving property file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=3817.4M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:02.0 mem=3817.4M) ***
TAT_INFO: ::savePGFile REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:02.0 mem=3813.4M) ***
TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.apa ...
#
Saving rc congestion map checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=07/11 20:21:40, mem=3237.8M)
% End Save power constraints data ... (date=07/11 20:21:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=3237.9M, current mem=3237.9M)
typical
Generated self-contained design save.enc.dat
#% End save design ... (date=07/11 20:21:42, total cpu=0:00:03.4, real=0:00:12.0, peak res=3281.7M, current mem=3239.7M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 3804.691M, initial mem = 267.605M) ***
*** Message Summary: 193 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:13:05, real=0:05:36, mem=3804.7M) ---
