# BareBones

BareBones is a repo to get started with HDL coding. This repo consists of simple issues to make it simple for beginners to contribute. 

### Langauges
- SystemVerilog 
- Verilog
- VHDL

### Rules to contribute
Check out these [Contributing Guidelines](https://github.com/suhaskv1/BareBones/blob/main/CONTRIBUTION.md) to learn more!

This repo is for the Hacktoberfest 2021. If you require any help or have any queries, contact the maintainers.
