/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/branchTest.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/easyTest.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/finalTest2.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/firstTest.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/loadStoreTest.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/complex_demo1/shiftTest.asm
