aag 2451 180 327 1 1944
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1036
366 1135
368 1136
370 1138
372 1140
374 1142
376 1144
378 1187
380 1197
382 1207
384 1217
386 1227
388 1237
390 1247
392 1257
394 1287
396 1301
398 1307
400 1313
402 1319
404 1325
406 1331
408 1337
410 1343
412 1349
414 1375
416 1385
418 1395
420 1405
422 1415
424 1425
426 1435
428 1445
430 1446
432 1448
434 1450
436 1452
438 1454
440 1456
442 1458
444 1460
446 346
448 1473
450 1481
452 1489
454 1497
456 1505
458 1513
460 1521
462 1529
464 1537
466 1545
468 1553
470 1561
472 1569
474 1577
476 1585
478 1593
480 2797
482 2817
484 2827
486 2835
488 2857
490 2865
492 2873
494 2881
496 2889
498 2895
500 2901
502 2907
504 2913
506 2919
508 2925
510 2931
512 2937
514 2938
516 2940
518 2942
520 2949
522 2955
524 2961
526 2967
528 2973
530 2979
532 2985
534 2991
536 2997
538 3003
540 3009
542 3015
544 3021
546 3027
548 3033
550 3039
552 3045
554 3051
556 3057
558 3063
560 3069
562 3075
564 3081
566 3087
568 3093
570 3099
572 3105
574 3111
576 3117
578 3123
580 3129
582 3135
584 3141
586 3147
588 3153
590 3159
592 3165
594 3171
596 3177
598 3183
600 3191
602 3199
604 3207
606 3215
608 3223
610 3231
612 3239
614 3247
616 3253
618 3259
620 3265
622 3271
624 3277
626 3283
628 3289
630 3295
632 3317
634 3325
636 3333
638 3341
640 3349
642 3357
644 3365
646 3373
648 3381
650 3387
652 3393
654 3399
656 3405
658 3411
660 3417
662 3423
664 3446
666 360
668 3453
670 3459
672 3465
674 3471
676 3477
678 3483
680 3489
682 3495
684 358
686 3496
688 3502
690 3510
692 3518
694 358
696 3520
698 3527
700 3533
702 3539
704 3545
706 3551
708 3557
710 3563
712 3569
714 3575
716 3581
718 3587
720 3593
722 3599
724 3605
726 3611
728 3617
730 3618
732 3625
734 3631
736 3637
738 3643
740 3649
742 3655
744 3661
746 3667
748 3676
750 3907
752 3919
754 3925
756 3931
758 3937
760 3943
762 3949
764 3955
766 3961
768 3967
770 3987
772 3993
774 3999
776 4005
778 4011
780 4017
782 4023
784 4029
786 0
788 352
790 4039
792 4045
794 4051
796 4057
798 4063
800 4069
802 4075
804 4081
806 4087
808 4093
810 4099
812 4105
814 4111
816 4117
818 4123
820 4129
822 4135
824 4141
826 4147
828 4153
830 4159
832 4165
834 4171
836 4177
838 4183
840 4189
842 4195
844 4201
846 4207
848 4213
850 4219
852 4225
854 356
856 4231
858 4237
860 4243
862 4249
864 4255
866 4261
868 4267
870 4273
872 4279
874 4285
876 4291
878 4297
880 4303
882 4309
884 4315
886 4321
888 4327
890 4333
892 4339
894 4345
896 4351
898 4357
900 4363
902 4369
904 348
906 4370
908 4372
910 4387
912 4397
914 4407
916 4417
918 4425
920 4433
922 4441
924 4449
926 4457
928 4465
930 4473
932 4481
934 4489
936 4497
938 4505
940 4513
942 4521
944 4529
946 4537
948 4545
950 4553
952 4561
954 4569
956 4577
958 4585
960 4593
962 4601
964 4609
966 4617
968 4625
970 4633
972 4641
974 4649
976 4657
978 4665
980 4673
982 4718
984 4725
986 4754
988 4756
990 4821
992 4833
994 4839
996 4840
998 4855
1000 4861
1002 4867
1004 4873
1006 4879
1008 4885
1010 4891
1012 4897
1014 4903
1035
1016 688 362
1018 686 362
1020 1019 1017
1022 690 362
1024 1023 1020
1026 692 362
1028 1026 1025
1030 193 191
1032 1031 194
1034 1033 1029
1036 364 362
1038 191 189
1040 1038 193
1042 1040 195
1044 7 4
1046 1044 9
1048 1046 11
1050 1048 13
1052 1050 15
1054 1052 17
1056 1054 19
1058 1056 1042
1060 60 59
1062 1060 63
1064 1062 65
1066 1064 67
1068 1066 69
1070 1068 71
1072 1070 73
1074 1072 1058
1076 366 362
1078 786 362
1080 1079 350
1082 1078 351
1084 1083 1081
1086 394 362
1088 396 362
1090 1088 1086
1092 1091 351
1094 1093 1085
1096 1095 1076
1098 1096 1074
1100 191 188
1102 1100 193
1104 1102 194
1106 994 362
1108 990 362
1110 992 362
1112 1110 1108
1114 1112 1107
1116 1114 1104
1118 1116 278
1120 1111 1109
1122 1120 1106
1124 1122 278
1126 1124 1104
1128 1127 1076
1130 1129 1119
1132 1131 1075
1134 1133 1099
1136 368 362
1138 370 362
1140 372 362
1142 374 362
1144 376 362
1146 7 5
1148 1146 9
1150 1148 10
1152 1150 13
1154 1152 15
1156 1154 17
1158 1156 19
1160 1158 1042
1162 61 59
1164 1162 62
1166 1164 65
1168 1166 67
1170 1168 69
1172 1170 71
1174 1172 73
1176 1174 1160
1178 398 362
1180 1178 1176
1182 378 362
1184 1182 1177
1186 1185 1181
1188 400 362
1190 1188 1176
1192 380 362
1194 1192 1177
1196 1195 1191
1198 402 362
1200 1198 1176
1202 382 362
1204 1202 1177
1206 1205 1201
1208 404 362
1210 1208 1176
1212 384 362
1214 1212 1177
1216 1215 1211
1218 406 362
1220 1218 1176
1222 386 362
1224 1222 1177
1226 1225 1221
1228 408 362
1230 1228 1176
1232 388 362
1234 1232 1177
1236 1235 1231
1238 410 362
1240 1238 1176
1242 390 362
1244 1242 1177
1246 1245 1241
1248 412 362
1250 1248 1176
1252 392 362
1254 1252 1177
1256 1255 1251
1258 60 58
1260 1258 62
1262 1260 65
1264 1262 67
1266 1264 69
1268 1266 71
1270 1268 73
1272 1270 1160
1274 1273 1087
1276 1275 1075
1278 1088 1085
1280 1279 1086
1282 1281 1081
1284 1283 1074
1286 1285 1277
1288 1273 1088
1290 1288 1075
1292 1086 1085
1294 1293 1088
1296 1295 1081
1298 1297 1074
1300 1299 1291
1302 1176 346
1304 1178 1177
1306 1305 1303
1308 1176 348
1310 1188 1177
1312 1311 1309
1314 1176 350
1316 1198 1177
1318 1317 1315
1320 1176 352
1322 1208 1177
1324 1323 1321
1326 1176 354
1328 1218 1177
1330 1329 1327
1332 1176 356
1334 1228 1177
1336 1335 1333
1338 1176 358
1340 1238 1177
1342 1341 1339
1344 1176 360
1346 1248 1177
1348 1347 1345
1350 61 58
1352 1350 62
1354 1352 65
1356 1354 67
1358 1356 69
1360 1358 71
1362 1360 73
1364 1362 1160
1366 1000 362
1368 1366 1364
1370 414 362
1372 1370 1365
1374 1373 1369
1376 1002 362
1378 1376 1364
1380 416 362
1382 1380 1365
1384 1383 1379
1386 1004 362
1388 1386 1364
1390 418 362
1392 1390 1365
1394 1393 1389
1396 1006 362
1398 1396 1364
1400 420 362
1402 1400 1365
1404 1403 1399
1406 1008 362
1408 1406 1364
1410 422 362
1412 1410 1365
1414 1413 1409
1416 1010 362
1418 1416 1364
1420 424 362
1422 1420 1365
1424 1423 1419
1426 1012 362
1428 1426 1364
1430 426 362
1432 1430 1365
1434 1433 1429
1436 1014 362
1438 1436 1364
1440 428 362
1442 1440 1365
1444 1443 1439
1446 430 362
1448 432 362
1450 434 362
1452 436 362
1454 438 362
1456 440 362
1458 442 362
1460 444 362
1462 1038 192
1464 1462 195
1466 1464 212
1468 448 362
1470 1468 1465
1472 1471 1467
1474 1464 214
1476 450 362
1478 1476 1465
1480 1479 1475
1482 1464 216
1484 452 362
1486 1484 1465
1488 1487 1483
1490 1464 218
1492 454 362
1494 1492 1465
1496 1495 1491
1498 1464 220
1500 456 362
1502 1500 1465
1504 1503 1499
1506 1464 222
1508 458 362
1510 1508 1465
1512 1511 1507
1514 1464 224
1516 460 362
1518 1516 1465
1520 1519 1515
1522 1464 226
1524 462 362
1526 1524 1465
1528 1527 1523
1530 1464 92
1532 464 362
1534 1532 1465
1536 1535 1531
1538 1464 94
1540 466 362
1542 1540 1465
1544 1543 1539
1546 1464 96
1548 468 362
1550 1548 1465
1552 1551 1547
1554 1464 98
1556 470 362
1558 1556 1465
1560 1559 1555
1562 1464 100
1564 472 362
1566 1564 1465
1568 1567 1563
1570 1464 102
1572 474 362
1574 1572 1465
1576 1575 1571
1578 1464 104
1580 476 362
1582 1580 1465
1584 1583 1579
1586 1464 106
1588 478 362
1590 1588 1465
1592 1591 1587
1594 486 362
1596 484 362
1598 480 362
1600 482 362
1602 1601 1599
1604 1602 1597
1606 1604 1595
1608 190 188
1610 1608 193
1612 1610 195
1614 1612 1606
1616 1600 1598
1618 1616 1597
1620 1618 1595
1622 1620 1464
1624 1622 245
1626 1602 1596
1628 1626 1595
1630 750 362
1632 752 362
1634 1632 1630
1636 1634 54
1638 1636 1628
1640 902 362
1642 1640 1525
1644 1641 1524
1646 1645 1643
1648 900 362
1650 1648 1517
1652 1649 1516
1654 1653 1651
1656 898 362
1658 1656 1509
1660 1657 1508
1662 1661 1659
1664 896 362
1666 1664 1501
1668 1665 1500
1670 1669 1667
1672 894 362
1674 1672 1493
1676 1673 1492
1678 1677 1675
1680 892 362
1682 1680 1485
1684 1681 1484
1686 1685 1683
1688 888 362
1690 1688 1469
1692 1689 1468
1694 1693 1691
1696 890 362
1698 1696 1477
1700 1697 1476
1702 1701 1699
1704 1702 1694
1706 1704 1686
1708 1706 1678
1710 1708 1670
1712 1710 1662
1714 1712 1654
1716 1714 1646
1718 784 362
1720 1718 1589
1722 1719 1588
1724 1723 1721
1726 782 362
1728 1726 1581
1730 1727 1580
1732 1731 1729
1734 780 362
1736 1734 1573
1738 1735 1572
1740 1739 1737
1742 778 362
1744 1742 1565
1746 1743 1564
1748 1747 1745
1750 776 362
1752 1750 1557
1754 1751 1556
1756 1755 1753
1758 774 362
1760 1758 1549
1762 1759 1548
1764 1763 1761
1766 770 362
1768 1766 1533
1770 1767 1532
1772 1771 1769
1774 772 362
1776 1774 1541
1778 1775 1540
1780 1779 1777
1782 1780 1772
1784 1782 1764
1786 1784 1756
1788 1786 1748
1790 1788 1740
1792 1790 1732
1794 1792 1724
1796 1794 1716
1798 534 362
1800 1799 1248
1802 1798 1249
1804 1803 1801
1806 532 362
1808 1807 1238
1810 1806 1239
1812 1811 1809
1814 530 362
1816 1815 1228
1818 1814 1229
1820 1819 1817
1822 528 362
1824 1823 1218
1826 1822 1219
1828 1827 1825
1830 526 362
1832 1831 1208
1834 1830 1209
1836 1835 1833
1838 524 362
1840 1839 1198
1842 1838 1199
1844 1843 1841
1846 520 362
1848 1847 1178
1850 1846 1179
1852 1851 1849
1854 522 362
1856 1855 1188
1858 1854 1189
1860 1859 1857
1862 1860 1852
1864 1862 1844
1866 1864 1836
1868 1866 1828
1870 1868 1820
1872 1870 1812
1874 1872 1804
1876 1874 1796
1878 682 362
1880 1879 1252
1882 1878 1253
1884 1883 1881
1886 680 362
1888 1887 1242
1890 1886 1243
1892 1891 1889
1894 678 362
1896 1895 1232
1898 1894 1233
1900 1899 1897
1902 676 362
1904 1903 1222
1906 1902 1223
1908 1907 1905
1910 674 362
1912 1911 1212
1914 1910 1213
1916 1915 1913
1918 672 362
1920 1919 1202
1922 1918 1203
1924 1923 1921
1926 668 362
1928 1927 1182
1930 1926 1183
1932 1931 1929
1934 670 362
1936 1935 1192
1938 1934 1193
1940 1939 1937
1942 1940 1932
1944 1942 1924
1946 1944 1916
1948 1946 1908
1950 1948 1900
1952 1950 1892
1954 1952 1884
1956 1954 1876
1958 712 362
1960 1959 1436
1962 1958 1437
1964 1963 1961
1966 710 362
1968 1967 1426
1970 1966 1427
1972 1971 1969
1974 708 362
1976 1975 1416
1978 1974 1417
1980 1979 1977
1982 706 362
1984 1983 1406
1986 1982 1407
1988 1987 1985
1990 704 362
1992 1991 1396
1994 1990 1397
1996 1995 1993
1998 702 362
2000 1999 1386
2002 1998 1387
2004 2003 2001
2006 698 362
2008 2007 1366
2010 2006 1367
2012 2011 2009
2014 700 362
2016 2015 1376
2018 2014 1377
2020 2019 2017
2022 2020 2012
2024 2022 2004
2026 2024 1996
2028 2026 1988
2030 2028 1980
2032 2030 1972
2034 2032 1964
2036 2034 1956
2038 768 362
2040 2039 1440
2042 2038 1441
2044 2043 2041
2046 766 362
2048 2047 1430
2050 2046 1431
2052 2051 2049
2054 764 362
2056 2055 1420
2058 2054 1421
2060 2059 2057
2062 762 362
2064 2063 1410
2066 2062 1411
2068 2067 2065
2070 760 362
2072 2071 1400
2074 2070 1401
2076 2075 2073
2078 758 362
2080 2079 1390
2082 2078 1391
2084 2083 2081
2086 754 362
2088 2087 1370
2090 2086 1371
2092 2091 2089
2094 756 362
2096 2095 1380
2098 2094 1381
2100 2099 2097
2102 2100 2092
2104 2102 2084
2106 2104 2076
2108 2106 2068
2110 2108 2060
2112 2110 2052
2114 2112 2044
2116 2114 2036
2118 746 362
2120 630 362
2122 2121 2118
2124 2120 2119
2126 2125 2123
2128 744 362
2130 628 362
2132 2131 2128
2134 2130 2129
2136 2135 2133
2138 742 362
2140 626 362
2142 2141 2138
2144 2140 2139
2146 2145 2143
2148 740 362
2150 624 362
2152 2151 2148
2154 2150 2149
2156 2155 2153
2158 738 362
2160 622 362
2162 2161 2158
2164 2160 2159
2166 2165 2163
2168 736 362
2170 620 362
2172 2171 2168
2174 2170 2169
2176 2175 2173
2178 732 362
2180 616 362
2182 2181 2178
2184 2180 2179
2186 2185 2183
2188 734 362
2190 618 362
2192 2191 2188
2194 2190 2189
2196 2195 2193
2198 2196 2186
2200 2198 2176
2202 2200 2166
2204 2202 2156
2206 2204 2146
2208 2206 2136
2210 2208 2126
2212 2210 2116
2214 662 362
2216 512 362
2218 2217 2214
2220 2216 2215
2222 2221 2219
2224 660 362
2226 510 362
2228 2227 2224
2230 2226 2225
2232 2231 2229
2234 658 362
2236 508 362
2238 2237 2234
2240 2236 2235
2242 2241 2239
2244 656 362
2246 506 362
2248 2247 2244
2250 2246 2245
2252 2251 2249
2254 654 362
2256 504 362
2258 2257 2254
2260 2256 2255
2262 2261 2259
2264 652 362
2266 502 362
2268 2267 2264
2270 2266 2265
2272 2271 2269
2274 648 362
2276 498 362
2278 2277 2274
2280 2276 2275
2282 2281 2279
2284 650 362
2286 500 362
2288 2287 2284
2290 2286 2285
2292 2291 2289
2294 2292 2282
2296 2294 2272
2298 2296 2262
2300 2298 2252
2302 2300 2242
2304 2302 2232
2306 2304 2222
2308 2306 2212
2310 852 362
2312 598 362
2314 2313 2310
2316 2312 2311
2318 2317 2315
2320 850 362
2322 596 362
2324 2323 2320
2326 2322 2321
2328 2327 2325
2330 848 362
2332 594 362
2334 2333 2330
2336 2332 2331
2338 2337 2335
2340 846 362
2342 592 362
2344 2343 2340
2346 2342 2341
2348 2347 2345
2350 844 362
2352 590 362
2354 2353 2350
2356 2352 2351
2358 2357 2355
2360 842 362
2362 588 362
2364 2363 2360
2366 2362 2361
2368 2367 2365
2370 840 362
2372 586 362
2374 2373 2370
2376 2372 2371
2378 2377 2375
2380 838 362
2382 584 362
2384 2383 2380
2386 2382 2381
2388 2387 2385
2390 836 362
2392 582 362
2394 2393 2390
2396 2392 2391
2398 2397 2395
2400 834 362
2402 580 362
2404 2403 2400
2406 2402 2401
2408 2407 2405
2410 832 362
2412 578 362
2414 2413 2410
2416 2412 2411
2418 2417 2415
2420 830 362
2422 576 362
2424 2423 2420
2426 2422 2421
2428 2427 2425
2430 828 362
2432 574 362
2434 2433 2430
2436 2432 2431
2438 2437 2435
2440 826 362
2442 572 362
2444 2443 2440
2446 2442 2441
2448 2447 2445
2450 824 362
2452 570 362
2454 2453 2450
2456 2452 2451
2458 2457 2455
2460 822 362
2462 568 362
2464 2463 2460
2466 2462 2461
2468 2467 2465
2470 820 362
2472 566 362
2474 2473 2470
2476 2472 2471
2478 2477 2475
2480 818 362
2482 564 362
2484 2483 2480
2486 2482 2481
2488 2487 2485
2490 816 362
2492 562 362
2494 2493 2490
2496 2492 2491
2498 2497 2495
2500 814 362
2502 560 362
2504 2503 2500
2506 2502 2501
2508 2507 2505
2510 812 362
2512 558 362
2514 2513 2510
2516 2512 2511
2518 2517 2515
2520 810 362
2522 556 362
2524 2523 2520
2526 2522 2521
2528 2527 2525
2530 808 362
2532 554 362
2534 2533 2530
2536 2532 2531
2538 2537 2535
2540 806 362
2542 552 362
2544 2543 2540
2546 2542 2541
2548 2547 2545
2550 804 362
2552 550 362
2554 2553 2550
2556 2552 2551
2558 2557 2555
2560 802 362
2562 548 362
2564 2563 2560
2566 2562 2561
2568 2567 2565
2570 800 362
2572 546 362
2574 2573 2570
2576 2572 2571
2578 2577 2575
2580 798 362
2582 544 362
2584 2583 2580
2586 2582 2581
2588 2587 2585
2590 796 362
2592 542 362
2594 2593 2590
2596 2592 2591
2598 2597 2595
2600 794 362
2602 540 362
2604 2603 2600
2606 2602 2601
2608 2607 2605
2610 790 362
2612 536 362
2614 2613 2610
2616 2612 2611
2618 2617 2615
2620 792 362
2622 538 362
2624 2623 2620
2626 2622 2621
2628 2627 2625
2630 2628 2618
2632 2630 2608
2634 2632 2598
2636 2634 2588
2638 2636 2578
2640 2638 2568
2642 2640 2558
2644 2642 2548
2646 2644 2538
2648 2646 2528
2650 2648 2518
2652 2650 2508
2654 2652 2498
2656 2654 2488
2658 2656 2478
2660 2658 2468
2662 2660 2458
2664 2662 2448
2666 2664 2438
2668 2666 2428
2670 2668 2418
2672 2670 2408
2674 2672 2398
2676 2674 2388
2678 2676 2378
2680 2678 2368
2682 2680 2358
2684 2682 2348
2686 2684 2338
2688 2686 2328
2690 2688 2318
2692 2690 2308
2694 788 362
2696 2695 2692
2698 2697 1638
2700 2698 1104
2702 1638 57
2704 2702 1104
2706 1601 1598
2708 2706 1596
2710 2708 1595
2712 2710 1636
2714 2694 2692
2716 2715 2712
2718 2716 1104
2720 2712 56
2722 2720 1104
2724 1600 1599
2726 2724 1596
2728 2726 1595
2730 1100 192
2732 2730 195
2734 2732 2728
2736 1616 1596
2738 2736 1595
2740 190 189
2742 2740 192
2744 2742 195
2746 2744 2738
2748 1604 1594
2750 1608 192
2752 2750 195
2754 2752 2748
2756 2755 2747
2758 2756 2735
2760 2758 1599
2762 2761 2723
2764 2762 2719
2766 2765 2705
2768 2767 2701
2770 2768 1625
2772 2724 1597
2774 2772 1595
2776 2774 1126
2778 2777 2771
2780 2706 1597
2782 2780 1595
2784 1110 1109
2786 2784 1107
2788 2786 1104
2790 2788 2
2792 2790 2782
2794 2793 2779
2796 2795 1615
2798 2780 1594
2800 1040 194
2802 2800 2798
2804 2803 1601
2806 2804 2758
2808 2806 2719
2810 1638 1104
2812 2811 2808
2814 2813 1623
2816 2815 2793
2818 2758 1596
2820 2712 1104
2822 2821 2818
2824 2822 2701
2826 2825 1623
2828 2803 1594
2830 2828 2758
2832 2831 2821
2834 2832 2701
2836 1060 62
2838 2836 65
2840 2838 67
2842 2840 69
2844 2842 71
2846 2844 73
2848 2846 1160
2850 2848 346
2852 488 362
2854 2852 2849
2856 2855 2851
2858 2848 348
2860 490 362
2862 2860 2849
2864 2863 2859
2866 2848 350
2868 492 362
2870 2868 2849
2872 2871 2867
2874 2848 352
2876 494 362
2878 2876 2849
2880 2879 2875
2882 2848 354
2884 496 362
2886 2884 2849
2888 2887 2883
2890 1464 108
2892 2276 1465
2894 2893 2891
2896 1464 110
2898 2286 1465
2900 2899 2897
2902 1464 112
2904 2266 1465
2906 2905 2903
2908 1464 114
2910 2256 1465
2912 2911 2909
2914 1464 116
2916 2246 1465
2918 2917 2915
2920 1464 118
2922 2236 1465
2924 2923 2921
2926 1464 120
2928 2226 1465
2930 2929 2927
2932 1464 122
2934 2216 1465
2936 2935 2933
2938 514 362
2940 516 362
2942 518 362
2944 1464 38
2946 1846 1465
2948 2947 2945
2950 1464 40
2952 1854 1465
2954 2953 2951
2956 1464 42
2958 1838 1465
2960 2959 2957
2962 1464 44
2964 1830 1465
2966 2965 2963
2968 1464 46
2970 1822 1465
2972 2971 2969
2974 1464 48
2976 1814 1465
2978 2977 2975
2980 1464 50
2982 1806 1465
2984 2983 2981
2986 1464 52
2988 1798 1465
2990 2989 2987
2992 1464 124
2994 2612 1465
2996 2995 2993
2998 1464 126
3000 2622 1465
3002 3001 2999
3004 1464 128
3006 2602 1465
3008 3007 3005
3010 1464 130
3012 2592 1465
3014 3013 3011
3016 1464 132
3018 2582 1465
3020 3019 3017
3022 1464 134
3024 2572 1465
3026 3025 3023
3028 1464 136
3030 2562 1465
3032 3031 3029
3034 1464 138
3036 2552 1465
3038 3037 3035
3040 1464 140
3042 2542 1465
3044 3043 3041
3046 1464 142
3048 2532 1465
3050 3049 3047
3052 1464 144
3054 2522 1465
3056 3055 3053
3058 1464 146
3060 2512 1465
3062 3061 3059
3064 1464 148
3066 2502 1465
3068 3067 3065
3070 1464 150
3072 2492 1465
3074 3073 3071
3076 1464 152
3078 2482 1465
3080 3079 3077
3082 1464 154
3084 2472 1465
3086 3085 3083
3088 1464 156
3090 2462 1465
3092 3091 3089
3094 1464 158
3096 2452 1465
3098 3097 3095
3100 1464 160
3102 2442 1465
3104 3103 3101
3106 1464 162
3108 2432 1465
3110 3109 3107
3112 1464 164
3114 2422 1465
3116 3115 3113
3118 1464 166
3120 2412 1465
3122 3121 3119
3124 1464 168
3126 2402 1465
3128 3127 3125
3130 1464 170
3132 2392 1465
3134 3133 3131
3136 1464 172
3138 2382 1465
3140 3139 3137
3142 1464 174
3144 2372 1465
3146 3145 3143
3148 1464 176
3150 2362 1465
3152 3151 3149
3154 1464 178
3156 2352 1465
3158 3157 3155
3160 1464 180
3162 2342 1465
3164 3163 3161
3166 1464 182
3168 2332 1465
3170 3169 3167
3172 1464 184
3174 2322 1465
3176 3175 3173
3178 1464 186
3180 2312 1465
3182 3181 3179
3184 1272 346
3186 600 362
3188 3186 1273
3190 3189 3185
3192 1272 348
3194 602 362
3196 3194 1273
3198 3197 3193
3200 1272 350
3202 604 362
3204 3202 1273
3206 3205 3201
3208 1272 352
3210 606 362
3212 3210 1273
3214 3213 3209
3216 1272 354
3218 608 362
3220 3218 1273
3222 3221 3217
3224 1272 356
3226 610 362
3228 3226 1273
3230 3229 3225
3232 1272 358
3234 612 362
3236 3234 1273
3238 3237 3233
3240 1272 360
3242 614 362
3244 3242 1273
3246 3245 3241
3248 1464 228
3250 2180 1465
3252 3251 3249
3254 1464 230
3256 2190 1465
3258 3257 3255
3260 1464 232
3262 2170 1465
3264 3263 3261
3266 1464 234
3268 2160 1465
3270 3269 3267
3272 1464 236
3274 2150 1465
3276 3275 3273
3278 1464 238
3280 2140 1465
3282 3281 3279
3284 1464 240
3286 2130 1465
3288 3287 3285
3290 1464 242
3292 2120 1465
3294 3293 3291
3296 1350 63
3298 3296 65
3300 3298 67
3302 3300 69
3304 3302 71
3306 3304 73
3308 3306 1160
3310 3308 346
3312 632 362
3314 3312 3309
3316 3315 3311
3318 3308 348
3320 634 362
3322 3320 3309
3324 3323 3319
3326 3308 350
3328 636 362
3330 3328 3309
3332 3331 3327
3334 3308 352
3336 638 362
3338 3336 3309
3340 3339 3335
3342 3308 354
3344 640 362
3346 3344 3309
3348 3347 3343
3350 3308 356
3352 642 362
3354 3352 3309
3356 3355 3351
3358 3308 358
3360 644 362
3362 3360 3309
3364 3363 3359
3366 3308 360
3368 646 362
3370 3368 3309
3372 3371 3367
3374 1160 1072
3376 3374 2178
3378 3375 2274
3380 3379 3377
3382 3374 2188
3384 3375 2284
3386 3385 3383
3388 3374 2168
3390 3375 2264
3392 3391 3389
3394 3374 2158
3396 3375 2254
3398 3397 3395
3400 3374 2148
3402 3375 2244
3404 3403 3401
3406 3374 2138
3408 3375 2234
3410 3409 3407
3412 3374 2128
3414 3375 2224
3416 3415 3413
3418 3374 2118
3420 3375 2214
3422 3421 3419
3424 6 5
3426 3424 9
3428 3426 11
3430 3428 13
3432 3430 15
3434 3432 17
3436 3434 19
3438 3436 1042
3440 3438 1072
3442 3440 350
3444 664 362
3446 3444 3443
3448 1464 22
3450 1926 1465
3452 3451 3449
3454 1464 24
3456 1934 1465
3458 3457 3455
3460 1464 26
3462 1918 1465
3464 3463 3461
3466 1464 28
3468 1910 1465
3470 3469 3467
3472 1464 30
3474 1902 1465
3476 3475 3473
3478 1464 32
3480 1894 1465
3482 3481 3479
3484 1464 34
3486 1886 1465
3488 3487 3485
3490 1464 36
3492 1878 1465
3494 3493 3491
3496 1621 1019
3498 1018 1016
3500 3499 1021
3502 3500 1621
3504 3498 1022
3506 3499 1023
3508 3507 3505
3510 3508 1621
3512 3504 1027
3514 3505 1026
3516 3515 3513
3518 3517 1621
3520 696 362
3522 1464 74
3524 2006 1465
3526 3525 3523
3528 1464 76
3530 2014 1465
3532 3531 3529
3534 1464 78
3536 1998 1465
3538 3537 3535
3540 1464 80
3542 1990 1465
3544 3543 3541
3546 1464 82
3548 1982 1465
3550 3549 3547
3552 1464 84
3554 1974 1465
3556 3555 3553
3558 1464 86
3560 1966 1465
3562 3561 3559
3564 1464 88
3566 1958 1465
3568 3567 3565
3570 714 362
3572 3570 3309
3574 3573 3311
3576 716 362
3578 3576 3309
3580 3579 3319
3582 718 362
3584 3582 3309
3586 3585 3327
3588 720 362
3590 3588 3309
3592 3591 3335
3594 722 362
3596 3594 3309
3598 3597 3343
3600 724 362
3602 3600 3309
3604 3603 3351
3606 726 362
3608 3606 3309
3610 3609 3359
3612 728 362
3614 3612 3309
3616 3615 3367
3618 730 362
3620 3374 346
3622 3375 2178
3624 3623 3621
3626 3374 348
3628 3375 2188
3630 3629 3627
3632 3374 350
3634 3375 2168
3636 3635 3633
3638 3374 352
3640 3375 2158
3642 3641 3639
3644 3374 354
3646 3375 2148
3648 3647 3645
3650 3374 356
3652 3375 2138
3654 3653 3651
3656 3374 358
3658 3375 2128
3660 3659 3657
3662 3374 360
3664 3375 2118
3666 3665 3663
3668 904 748
3670 905 664
3672 3670 1074
3674 3673 3669
3676 3675 362
3678 1162 63
3680 3678 65
3682 3680 67
3684 3682 69
3686 3684 71
3688 3686 73
3690 3688 3438
3692 446 362
3694 3693 346
3696 3695 1630
3698 3696 3690
3700 1637 1630
3702 1632 1631
3704 870 362
3706 3704 2119
3708 3705 2118
3710 3709 3707
3712 868 362
3714 3712 2129
3716 3713 2128
3718 3717 3715
3720 866 362
3722 3720 2139
3724 3721 2138
3726 3725 3723
3728 864 362
3730 3728 2149
3732 3729 2148
3734 3733 3731
3736 862 362
3738 3736 2159
3740 3737 2158
3742 3741 3739
3744 860 362
3746 3744 2169
3748 3745 2168
3750 3749 3747
3752 856 362
3754 3752 2179
3756 3753 2178
3758 3757 3755
3760 858 362
3762 3760 2189
3764 3761 2188
3766 3765 3763
3768 3766 3758
3770 3768 3750
3772 3770 3742
3774 3772 3734
3776 3774 3726
3778 3776 3718
3780 3778 3710
3782 3243 3235
3784 3782 2695
3786 3226 3211
3788 3202 3186
3790 3788 3786
3792 3790 3784
3794 3242 3234
3796 3794 2694
3798 3227 3210
3800 3203 3187
3802 3800 3798
3804 3802 3796
3806 3805 3793
3808 3807 3195
3810 3808 3219
3812 3810 3780
3814 886 362
3816 3814 2215
3818 3815 2214
3820 3819 3817
3822 884 362
3824 3822 2225
3826 3823 2224
3828 3827 3825
3830 882 362
3832 3830 2235
3834 3831 2234
3836 3835 3833
3838 880 362
3840 3838 2245
3842 3839 2244
3844 3843 3841
3846 878 362
3848 3846 2255
3850 3847 2254
3852 3851 3849
3854 876 362
3856 3854 2265
3858 3855 2264
3860 3859 3857
3862 872 362
3864 3862 2275
3866 3863 2274
3868 3867 3865
3870 874 362
3872 3870 2285
3874 3871 2284
3876 3875 3873
3878 3876 3868
3880 3878 3860
3882 3880 3852
3884 3882 3844
3886 3884 3836
3888 3886 3828
3890 3888 3820
3892 3890 3812
3894 694 362
3896 3894 3892
3898 3896 344
3900 3898 3702
3902 3901 3701
3904 3903 3691
3906 3905 3699
3908 3695 1633
3910 3909 3690
3912 1637 1634
3914 3913 3703
3916 3915 3691
3918 3917 3911
3920 1464 196
3922 2086 1465
3924 3923 3921
3926 1464 198
3928 2094 1465
3930 3929 3927
3932 1464 200
3934 2078 1465
3936 3935 3933
3938 1464 202
3940 2070 1465
3942 3941 3939
3944 1464 204
3946 2062 1465
3948 3947 3945
3950 1464 206
3952 2054 1465
3954 3953 3951
3956 1464 208
3958 2046 1465
3960 3959 3957
3962 1464 210
3964 2038 1465
3966 3965 3963
3968 1258 63
3970 3968 65
3972 3970 67
3974 3972 69
3976 3974 71
3978 3976 73
3980 3978 1160
3982 3980 1688
3984 3981 1766
3986 3985 3983
3988 3980 1696
3990 3981 1774
3992 3991 3989
3994 3980 1680
3996 3981 1758
3998 3997 3995
4000 3980 1672
4002 3981 1750
4004 4003 4001
4006 3980 1664
4008 3981 1742
4010 4009 4007
4012 3980 1656
4014 3981 1734
4016 4015 4013
4018 3980 1648
4020 3981 1726
4022 4021 4019
4024 3980 1640
4026 3981 1718
4028 4027 4025
4030 2740 193
4032 4030 195
4034 4032 280
4036 4033 2610
4038 4037 4035
4040 4032 282
4042 4033 2620
4044 4043 4041
4046 4032 284
4048 4033 2600
4050 4049 4047
4052 4032 286
4054 4033 2590
4056 4055 4053
4058 4032 288
4060 4033 2580
4062 4061 4059
4064 4032 290
4066 4033 2570
4068 4067 4065
4070 4032 292
4072 4033 2560
4074 4073 4071
4076 4032 294
4078 4033 2550
4080 4079 4077
4082 4032 296
4084 4033 2540
4086 4085 4083
4088 4032 298
4090 4033 2530
4092 4091 4089
4094 4032 300
4096 4033 2520
4098 4097 4095
4100 4032 302
4102 4033 2510
4104 4103 4101
4106 4032 304
4108 4033 2500
4110 4109 4107
4112 4032 306
4114 4033 2490
4116 4115 4113
4118 4032 308
4120 4033 2480
4122 4121 4119
4124 4032 310
4126 4033 2470
4128 4127 4125
4130 4032 312
4132 4033 2460
4134 4133 4131
4136 4032 314
4138 4033 2450
4140 4139 4137
4142 4032 316
4144 4033 2440
4146 4145 4143
4148 4032 318
4150 4033 2430
4152 4151 4149
4154 4032 320
4156 4033 2420
4158 4157 4155
4160 4032 322
4162 4033 2410
4164 4163 4161
4166 4032 324
4168 4033 2400
4170 4169 4167
4172 4032 326
4174 4033 2390
4176 4175 4173
4178 4032 328
4180 4033 2380
4182 4181 4179
4184 4032 330
4186 4033 2370
4188 4187 4185
4190 4032 332
4192 4033 2360
4194 4193 4191
4196 4032 334
4198 4033 2350
4200 4199 4197
4202 4032 336
4204 4033 2340
4206 4205 4203
4208 4032 338
4210 4033 2330
4212 4211 4209
4214 4032 340
4216 4033 2320
4218 4217 4215
4220 4032 342
4222 4033 2310
4224 4223 4221
4226 4032 246
4228 4033 3752
4230 4229 4227
4232 4032 248
4234 4033 3760
4236 4235 4233
4238 4032 250
4240 4033 3744
4242 4241 4239
4244 4032 252
4246 4033 3736
4248 4247 4245
4250 4032 254
4252 4033 3728
4254 4253 4251
4256 4032 256
4258 4033 3720
4260 4259 4257
4262 4032 258
4264 4033 3712
4266 4265 4263
4268 4032 260
4270 4033 3704
4272 4271 4269
4274 4032 262
4276 4033 3862
4278 4277 4275
4280 4032 264
4282 4033 3870
4284 4283 4281
4286 4032 266
4288 4033 3854
4290 4289 4287
4292 4032 268
4294 4033 3846
4296 4295 4293
4298 4032 270
4300 4033 3838
4302 4301 4299
4304 4032 272
4306 4033 3830
4308 4307 4305
4310 4032 274
4312 4033 3822
4314 4313 4311
4316 4032 276
4318 4033 3814
4320 4319 4317
4322 3980 346
4324 3981 1688
4326 4325 4323
4328 3980 348
4330 3981 1696
4332 4331 4329
4334 3980 350
4336 3981 1680
4338 4337 4335
4340 3980 352
4342 3981 1672
4344 4343 4341
4346 3980 354
4348 3981 1664
4350 4349 4347
4352 3980 356
4354 3981 1656
4356 4355 4353
4358 3980 358
4360 3981 1648
4362 4361 4359
4364 3980 360
4366 3981 1640
4368 4367 4365
4370 906 362
4372 908 362
4374 910 362
4376 1102 195
4378 4376 3436
4380 4378 1174
4382 1633 1631
4384 4382 4380
4386 4385 4375
4388 2178 1114
4390 912 362
4392 4391 1123
4394 4393 1115
4396 4395 4389
4398 2188 1114
4400 914 362
4402 4401 1123
4404 4403 1115
4406 4405 4399
4408 2168 1114
4410 916 362
4412 4410 1123
4414 4412 1115
4416 4415 4409
4418 4385 918
4420 4418 362
4422 4384 280
4424 4423 4421
4426 4385 920
4428 4426 362
4430 4384 282
4432 4431 4429
4434 4385 922
4436 4434 362
4438 4384 284
4440 4439 4437
4442 4385 924
4444 4442 362
4446 4384 286
4448 4447 4445
4450 4385 926
4452 4450 362
4454 4384 288
4456 4455 4453
4458 4385 928
4460 4458 362
4462 4384 290
4464 4463 4461
4466 4385 930
4468 4466 362
4470 4384 292
4472 4471 4469
4474 4385 932
4476 4474 362
4478 4384 294
4480 4479 4477
4482 4385 934
4484 4482 362
4486 4384 296
4488 4487 4485
4490 4385 936
4492 4490 362
4494 4384 298
4496 4495 4493
4498 4385 938
4500 4498 362
4502 4384 300
4504 4503 4501
4506 4385 940
4508 4506 362
4510 4384 302
4512 4511 4509
4514 4385 942
4516 4514 362
4518 4384 304
4520 4519 4517
4522 4385 944
4524 4522 362
4526 4384 306
4528 4527 4525
4530 4385 946
4532 4530 362
4534 4384 308
4536 4535 4533
4538 4385 948
4540 4538 362
4542 4384 310
4544 4543 4541
4546 4385 950
4548 4546 362
4550 4384 312
4552 4551 4549
4554 4385 952
4556 4554 362
4558 4384 314
4560 4559 4557
4562 4385 954
4564 4562 362
4566 4384 316
4568 4567 4565
4570 4385 956
4572 4570 362
4574 4384 318
4576 4575 4573
4578 4385 958
4580 4578 362
4582 4384 320
4584 4583 4581
4586 4385 960
4588 4586 362
4590 4384 322
4592 4591 4589
4594 4385 962
4596 4594 362
4598 4384 324
4600 4599 4597
4602 4385 964
4604 4602 362
4606 4384 326
4608 4607 4605
4610 4385 966
4612 4610 362
4614 4384 328
4616 4615 4613
4618 4385 968
4620 4618 362
4622 4384 330
4624 4623 4621
4626 4385 970
4628 4626 362
4630 4384 332
4632 4631 4629
4634 4385 972
4636 4634 362
4638 4384 334
4640 4639 4637
4642 4385 974
4644 4642 362
4646 4384 336
4648 4647 4645
4650 4385 976
4652 4650 362
4654 4384 338
4656 4655 4653
4658 4385 978
4660 4658 362
4662 4384 340
4664 4663 4661
4666 4385 980
4668 4666 362
4670 4384 342
4672 4671 4669
4674 982 362
4676 359 356
4678 4676 361
4680 350 346
4682 4680 353
4684 4682 4678
4686 358 357
4688 4686 360
4690 351 347
4692 4690 352
4694 4692 4688
4696 4695 4685
4698 4697 349
4700 4698 355
4702 4700 1272
4704 4703 4675
4706 352 348
4708 4706 4680
4710 4708 355
4712 4710 356
4714 4712 358
4716 4714 3240
4718 4717 4705
4720 984 362
4722 4720 4703
4724 4723 4717
4726 3440 348
4728 1148 11
4730 4728 13
4732 4730 15
4734 4732 17
4736 4734 1042
4738 4376 3434
4740 4738 4383
4742 4741 4737
4744 4743 19
4746 986 362
4748 1082 1074
4750 4749 4746
4752 4751 4745
4754 4753 4727
4756 988 362
4758 1120 1107
4760 4758 1104
4762 3576 3571
4764 4762 3583
4766 4764 3589
4768 4766 3595
4770 4768 3601
4772 4770 3607
4774 4772 3613
4776 4774 4760
4778 3576 3570
4780 4778 3583
4782 4780 3589
4784 4782 3595
4786 4784 3601
4788 4786 3607
4790 4788 3613
4792 4790 4760
4794 1111 1108
4796 4794 1107
4798 4796 1104
4800 4798 90
4802 4801 1119
4804 4802 4793
4806 4804 1108
4808 2159 2149
4810 4808 2139
4812 4810 2128
4814 4812 2119
4816 4814 4792
4818 4817 4807
4820 4818 4777
4822 4772 3612
4824 4822 4760
4826 2791 1110
4828 4826 4804
4830 4829 4817
4832 4830 4825
4834 4815 4792
4836 1127 1106
4838 4837 4835
4840 996 362
4842 998 362
4844 4843 1095
4846 4845 1074
4848 4842 2791
4850 4849 4801
4852 4851 1075
4854 4853 4847
4856 1364 346
4858 1366 1365
4860 4859 4857
4862 1364 348
4864 1376 1365
4866 4865 4863
4868 1364 350
4870 1386 1365
4872 4871 4869
4874 1364 352
4876 1396 1365
4878 4877 4875
4880 1364 354
4882 1406 1365
4884 4883 4881
4886 1364 356
4888 1416 1365
4890 4889 4887
4892 1364 358
4894 1426 1365
4896 4895 4893
4898 1364 360
4900 1436 1365
4902 4901 4899
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 fair_cnt<3>_out
l166 state_regDev_LBA_abs_out
l167 state_regBMStatus_SMPLX_conc_out
l168 state_os_lba4_abs<0>_out
l169 state_os_lba4_abs<1>_out
l170 state_os_lba4_abs<2>_out
l171 state_os_lba4_abs<3>_out
l172 state_os_lba4_abs<4>_out
l173 state_os_lba4_abs<5>_out
l174 state_os_lba4_abs<6>_out
l175 state_os_lba4_abs<7>_out
l176 state_regFeature0_abs<0>_out
l177 state_regFeature0_abs<1>_out
l178 state_regFeature0_abs<2>_out
l179 state_regFeature0_abs<3>_out
l180 state_regFeature0_abs<4>_out
l181 state_regFeature0_abs<5>_out
l182 state_regFeature0_abs<6>_out
l183 state_regFeature0_abs<7>_out
l184 state_regStatus_DRQ_conc_out
l185 state_regSectors0_abs<0>_out
l186 state_regSectors0_abs<1>_out
l187 state_regSectors0_abs<2>_out
l188 state_regSectors0_abs<3>_out
l189 state_regSectors0_abs<4>_out
l190 state_regSectors0_abs<5>_out
l191 state_regSectors0_abs<6>_out
l192 state_regSectors0_abs<7>_out
l193 state_irqAsserted_conc_out
l194 state_stDMACmd_conc<0>_out
l195 state_stDMACmd_conc<1>_out
l196 state_os_lba5_abs<0>_out
l197 state_os_lba5_abs<1>_out
l198 state_os_lba5_abs<2>_out
l199 state_os_lba5_abs<3>_out
l200 state_os_lba5_abs<4>_out
l201 state_os_lba5_abs<5>_out
l202 state_os_lba5_abs<6>_out
l203 state_os_lba5_abs<7>_out
l204 state_regLBALow1_abs<0>_out
l205 state_regLBALow1_abs<1>_out
l206 state_regLBALow1_abs<2>_out
l207 state_regLBALow1_abs<3>_out
l208 state_regLBALow1_abs<4>_out
l209 state_regLBALow1_abs<5>_out
l210 state_regLBALow1_abs<6>_out
l211 state_regLBALow1_abs<7>_out
l212 state_regControl_SRST_conc_out
l213 state_regBMCommand_RW_abs_out
l214 state_bufAddr_abs<0>_out
l215 state_bufAddr_abs<1>_out
l216 state_bufAddr_abs<2>_out
l217 state_bufAddr_abs<3>_out
l218 state_bufAddr_abs<4>_out
l219 state_bufAddr_abs<5>_out
l220 state_bufAddr_abs<6>_out
l221 state_bufAddr_abs<7>_out
l222 state_bufAddr_abs<8>_out
l223 state_bufAddr_abs<9>_out
l224 state_bufAddr_abs<10>_out
l225 state_bufAddr_abs<11>_out
l226 state_bufAddr_abs<12>_out
l227 state_bufAddr_abs<13>_out
l228 state_bufAddr_abs<14>_out
l229 state_bufAddr_abs<15>_out
l230 state_bufAddr_abs<16>_out
l231 state_bufAddr_abs<17>_out
l232 state_bufAddr_abs<18>_out
l233 state_bufAddr_abs<19>_out
l234 state_bufAddr_abs<20>_out
l235 state_bufAddr_abs<21>_out
l236 state_bufAddr_abs<22>_out
l237 state_bufAddr_abs<23>_out
l238 state_bufAddr_abs<24>_out
l239 state_bufAddr_abs<25>_out
l240 state_bufAddr_abs<26>_out
l241 state_bufAddr_abs<27>_out
l242 state_bufAddr_abs<28>_out
l243 state_bufAddr_abs<29>_out
l244 state_bufAddr_abs<30>_out
l245 state_bufAddr_abs<31>_out
l246 state_regBMStatus_DRV0CAP_conc_out
l247 state_bufSectors_abs<0>_out
l248 state_bufSectors_abs<1>_out
l249 state_bufSectors_abs<2>_out
l250 state_bufSectors_abs<3>_out
l251 state_bufSectors_abs<4>_out
l252 state_bufSectors_abs<5>_out
l253 state_bufSectors_abs<6>_out
l254 state_bufSectors_abs<7>_out
l255 state_bufSectors_abs<8>_out
l256 state_bufSectors_abs<9>_out
l257 state_bufSectors_abs<10>_out
l258 state_bufSectors_abs<11>_out
l259 state_bufSectors_abs<12>_out
l260 state_bufSectors_abs<13>_out
l261 state_bufSectors_abs<14>_out
l262 state_bufSectors_abs<15>_out
l263 state_regLBALow0_abs<0>_out
l264 state_regLBALow0_abs<1>_out
l265 state_regLBALow0_abs<2>_out
l266 state_regLBALow0_abs<3>_out
l267 state_regLBALow0_abs<4>_out
l268 state_regLBALow0_abs<5>_out
l269 state_regLBALow0_abs<6>_out
l270 state_regLBALow0_abs<7>_out
l271 state_regControl_NIEn_conc_out
l272 state_regStatus_BSY_conc<0>_out
l273 state_regStatus_BSY_conc<1>_out
l274 state_prdValid_conc_out
l275 state_transferMode_abs<0>_out
l276 state_transferMode_abs<1>_out
l277 state_transferMode_abs<2>_out
l278 state_regBMPRD_abs<0>_out
l279 state_regBMPRD_abs<1>_out
l280 state_regBMPRD_abs<2>_out
l281 state_regBMPRD_abs<3>_out
l282 state_regBMPRD_abs<4>_out
l283 state_regBMPRD_abs<5>_out
l284 state_regBMPRD_abs<6>_out
l285 state_regBMPRD_abs<7>_out
l286 state_regBMPRD_abs<8>_out
l287 state_regBMPRD_abs<9>_out
l288 state_regBMPRD_abs<10>_out
l289 state_regBMPRD_abs<11>_out
l290 state_regBMPRD_abs<12>_out
l291 state_regBMPRD_abs<13>_out
l292 state_regBMPRD_abs<14>_out
l293 state_regBMPRD_abs<15>_out
l294 state_regBMPRD_abs<16>_out
l295 state_regBMPRD_abs<17>_out
l296 state_regBMPRD_abs<18>_out
l297 state_regBMPRD_abs<19>_out
l298 state_regBMPRD_abs<20>_out
l299 state_regBMPRD_abs<21>_out
l300 state_regBMPRD_abs<22>_out
l301 state_regBMPRD_abs<23>_out
l302 state_regBMPRD_abs<24>_out
l303 state_regBMPRD_abs<25>_out
l304 state_regBMPRD_abs<26>_out
l305 state_regBMPRD_abs<27>_out
l306 state_regBMPRD_abs<28>_out
l307 state_regBMPRD_abs<29>_out
l308 state_regBMPRD_abs<30>_out
l309 state_regBMPRD_abs<31>_out
l310 state_stCommand_conc<0>_out
l311 state_stCommand_conc<1>_out
l312 state_regBMStatus_ERR_conc_out
l313 state_regStatus_DF_conc_out
l314 state_setFeatState_conc<0>_out
l315 state_setFeatState_conc<1>_out
l316 state_setFeatState_conc<2>_out
l317 state_regStatus_bit4_conc_out
l318 state_wce_conc_out
l319 state_regLBAHigh0_abs<0>_out
l320 state_regLBAHigh0_abs<1>_out
l321 state_regLBAHigh0_abs<2>_out
l322 state_regLBAHigh0_abs<3>_out
l323 state_regLBAHigh0_abs<4>_out
l324 state_regLBAHigh0_abs<5>_out
l325 state_regLBAHigh0_abs<6>_out
l326 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:20 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a9.v   ---gives--> driver_a9.mv
> abc -c "read_blif_mv driver_a9.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a9y.aig"   ---gives--> driver_a9y.aig
> aigtoaig driver_a9y.aig driver_a9y.aag   ---gives--> driver_a9y.aag (this file)
Content of driver_a9.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 9) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/4 [2017-pre-classification], 2/10 [SYNTCOMP2017-RealSeq], 3/6 [SYNTCOMP2017-RealPar], 0/6 [SYNTCOMP2017-SyntSeq], 0/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 1.036 [SYNTCOMP2017-RealSeq], 0.75353 [SYNTCOMP2017-RealPar]
STATUS : realizable
REF_SIZE : 0
#.
