============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 23:43:55 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing ultra"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |    high    |      medium      |   *    
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   ultra    |      medium      |   *    
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 32 thread(s) with high effort.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1094 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4379 instances
RUN-0007 : 1786 luts, 2128 seqs, 265 mslices, 143 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5527 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4067 nets have 2 pins
RUN-1001 : 1107 nets have [3 - 5] pins
RUN-1001 : 152 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     75      
RUN-1001 :   No   |  No   |  Yes  |     497     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |     57      
RUN-1001 :   Yes  |  No   |  Yes  |    1490     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4377 instances, 1786 luts, 2128 seqs, 408 slices, 65 macros(408 instances: 265 mslices 143 lslices)
PHY-3001 : Huge net u_ahb_foc_controller/u_foc_controller/mux1_syn_2[0] with 1578 pins
PHY-0007 : Cell area utilization is 44%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 723706
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 44%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 490220, overlap = 59.6562
PHY-3002 : Step(2): len = 447648, overlap = 69.2812
PHY-3002 : Step(3): len = 309388, overlap = 83.7188
PHY-3002 : Step(4): len = 264706, overlap = 95.4375
PHY-3002 : Step(5): len = 237407, overlap = 103.656
PHY-3002 : Step(6): len = 202655, overlap = 99.0938
PHY-3002 : Step(7): len = 191679, overlap = 106.375
PHY-3002 : Step(8): len = 176266, overlap = 110.812
PHY-3002 : Step(9): len = 166626, overlap = 118.031
PHY-3002 : Step(10): len = 154951, overlap = 133.344
PHY-3002 : Step(11): len = 145586, overlap = 142.938
PHY-3002 : Step(12): len = 133978, overlap = 163.938
PHY-3002 : Step(13): len = 124125, overlap = 172.906
PHY-3002 : Step(14): len = 116758, overlap = 184.219
PHY-3002 : Step(15): len = 114211, overlap = 184.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.6067e-06
PHY-3002 : Step(16): len = 114654, overlap = 186.438
PHY-3002 : Step(17): len = 115594, overlap = 190.969
PHY-3002 : Step(18): len = 116155, overlap = 186.656
PHY-3002 : Step(19): len = 115382, overlap = 174.469
PHY-3002 : Step(20): len = 112861, overlap = 160.594
PHY-3002 : Step(21): len = 112578, overlap = 157.062
PHY-3002 : Step(22): len = 112712, overlap = 154.125
PHY-3002 : Step(23): len = 113074, overlap = 139.688
PHY-3002 : Step(24): len = 114183, overlap = 132.906
PHY-3002 : Step(25): len = 111336, overlap = 125.344
PHY-3002 : Step(26): len = 111798, overlap = 122.031
PHY-3002 : Step(27): len = 113212, overlap = 125.281
PHY-3002 : Step(28): len = 112077, overlap = 116.125
PHY-3002 : Step(29): len = 111172, overlap = 110.469
PHY-3002 : Step(30): len = 110464, overlap = 112.344
PHY-3002 : Step(31): len = 110626, overlap = 108.188
PHY-3002 : Step(32): len = 109907, overlap = 104.625
PHY-3002 : Step(33): len = 109663, overlap = 106.844
PHY-3002 : Step(34): len = 109580, overlap = 104.906
PHY-3002 : Step(35): len = 107909, overlap = 109.281
PHY-3002 : Step(36): len = 107498, overlap = 103.812
PHY-3002 : Step(37): len = 106599, overlap = 102.844
PHY-3002 : Step(38): len = 106931, overlap = 105.531
PHY-3002 : Step(39): len = 106055, overlap = 108.344
PHY-3002 : Step(40): len = 106204, overlap = 110.906
PHY-3002 : Step(41): len = 105606, overlap = 108.156
PHY-3002 : Step(42): len = 104852, overlap = 106.25
PHY-3002 : Step(43): len = 105111, overlap = 102.125
PHY-3002 : Step(44): len = 104769, overlap = 103.938
PHY-3002 : Step(45): len = 103945, overlap = 100.344
PHY-3002 : Step(46): len = 103435, overlap = 105.375
PHY-3002 : Step(47): len = 102636, overlap = 103.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52134e-05
PHY-3002 : Step(48): len = 103065, overlap = 107.688
PHY-3002 : Step(49): len = 103390, overlap = 107.75
PHY-3002 : Step(50): len = 103644, overlap = 107.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031107s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (50.2%)

PHY-3001 : Detailed place not supported.
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5527.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 146608, over cnt = 753(6%), over = 4376, worst = 28
PHY-1001 : End global iterations;  0.349381s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (17.9%)

PHY-1001 : Congestion index: top1 = 118.06, top5 = 87.95, top10 = 72.08, top15 = 62.92.
PHY-3001 : End congestion estimation;  0.413986s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (18.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30754e-06
PHY-3002 : Step(51): len = 121695, overlap = 112.375
PHY-3002 : Step(52): len = 120261, overlap = 118.5
PHY-3002 : Step(53): len = 115756, overlap = 126.906
PHY-3002 : Step(54): len = 114735, overlap = 139.688
PHY-3002 : Step(55): len = 110445, overlap = 154.906
PHY-3002 : Step(56): len = 107984, overlap = 164.562
PHY-3002 : Step(57): len = 103822, overlap = 176.125
PHY-3002 : Step(58): len = 103112, overlap = 181.406
PHY-3002 : Step(59): len = 100333, overlap = 189.188
PHY-3002 : Step(60): len = 100240, overlap = 187.906
PHY-3002 : Step(61): len = 99339, overlap = 184.594
PHY-3002 : Step(62): len = 98694.3, overlap = 183.125
PHY-3002 : Step(63): len = 97158.8, overlap = 193.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61509e-06
PHY-3002 : Step(64): len = 97121.7, overlap = 194.656
PHY-3002 : Step(65): len = 97121.7, overlap = 194.656
PHY-3002 : Step(66): len = 96523.3, overlap = 193.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.26177e-06
PHY-3002 : Step(67): len = 100761, overlap = 175.812
PHY-3002 : Step(68): len = 103412, overlap = 173.781
PHY-3002 : Step(69): len = 104280, overlap = 164.5
PHY-3002 : Step(70): len = 105714, overlap = 159.375
PHY-3002 : Step(71): len = 106467, overlap = 147.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.52354e-06
PHY-3002 : Step(72): len = 106708, overlap = 146.312
PHY-3002 : Step(73): len = 107709, overlap = 144.469
PHY-3002 : Step(74): len = 114220, overlap = 100.938
PHY-3002 : Step(75): len = 116104, overlap = 84.5312
PHY-3002 : Step(76): len = 113695, overlap = 82.0312
PHY-3002 : Step(77): len = 113696, overlap = 80
PHY-3002 : Step(78): len = 113798, overlap = 79.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.70471e-05
PHY-3002 : Step(79): len = 116404, overlap = 70.5312
PHY-3002 : Step(80): len = 117348, overlap = 70.6562
PHY-3002 : Step(81): len = 122337, overlap = 58.4688
PHY-3002 : Step(82): len = 124396, overlap = 49.1562
PHY-3002 : Step(83): len = 123318, overlap = 43.7188
PHY-3002 : Step(84): len = 123075, overlap = 37.875
PHY-3002 : Step(85): len = 122520, overlap = 36.875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/5527.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 145896, over cnt = 711(6%), over = 3679, worst = 37
PHY-1001 : End global iterations;  0.330259s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (33.1%)

PHY-1001 : Congestion index: top1 = 110.56, top5 = 71.45, top10 = 58.67, top15 = 52.13.
PHY-3001 : End congestion estimation;  0.393372s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (27.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16791e-05
PHY-3002 : Step(86): len = 124634, overlap = 179.531
PHY-3002 : Step(87): len = 126753, overlap = 165.312
PHY-3002 : Step(88): len = 126310, overlap = 153.438
PHY-3002 : Step(89): len = 123167, overlap = 148.719
PHY-3002 : Step(90): len = 120320, overlap = 154.25
PHY-3002 : Step(91): len = 118625, overlap = 156.812
PHY-3002 : Step(92): len = 117206, overlap = 158.188
PHY-3002 : Step(93): len = 115260, overlap = 165.094
PHY-3002 : Step(94): len = 112864, overlap = 161.938
PHY-3002 : Step(95): len = 112431, overlap = 163.75
PHY-3002 : Step(96): len = 112171, overlap = 164.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33582e-05
PHY-3002 : Step(97): len = 113539, overlap = 153.594
PHY-3002 : Step(98): len = 114560, overlap = 150.062
PHY-3002 : Step(99): len = 114526, overlap = 147.375
PHY-3002 : Step(100): len = 114695, overlap = 145.906
PHY-3002 : Step(101): len = 114791, overlap = 140.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.7053e-05
PHY-3002 : Step(102): len = 116653, overlap = 134.125
PHY-3002 : Step(103): len = 118480, overlap = 136.562
PHY-3002 : Step(104): len = 120948, overlap = 124.125
PHY-3002 : Step(105): len = 122935, overlap = 118.906
PHY-3002 : Step(106): len = 123614, overlap = 111
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000154106
PHY-3002 : Step(107): len = 124788, overlap = 112.281
PHY-3002 : Step(108): len = 125298, overlap = 113.125
PHY-3002 : Step(109): len = 125728, overlap = 106.656
PHY-3002 : Step(110): len = 126473, overlap = 98.5
PHY-3002 : Step(111): len = 128281, overlap = 96.5312
PHY-3002 : Step(112): len = 129890, overlap = 96.625
PHY-3002 : Step(113): len = 130488, overlap = 95.2812
PHY-3002 : Step(114): len = 130649, overlap = 91.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000303419
PHY-3002 : Step(115): len = 131427, overlap = 90.4375
PHY-3002 : Step(116): len = 132584, overlap = 88.6562
PHY-3002 : Step(117): len = 134659, overlap = 79.4062
PHY-3002 : Step(118): len = 136027, overlap = 76.375
PHY-3002 : Step(119): len = 137363, overlap = 73.25
PHY-3002 : Step(120): len = 138514, overlap = 73.9062
PHY-3002 : Step(121): len = 138698, overlap = 71.0625
PHY-3002 : Step(122): len = 138471, overlap = 68.5625
PHY-3002 : Step(123): len = 138195, overlap = 63.875
PHY-3002 : Step(124): len = 138504, overlap = 64.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000495581
PHY-3002 : Step(125): len = 139415, overlap = 64.0312
PHY-3002 : Step(126): len = 140151, overlap = 63.125
PHY-3002 : Step(127): len = 140504, overlap = 65.5312
PHY-3001 : Detailed place not supported.
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.53 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 253/5527.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 173000, over cnt = 875(7%), over = 3204, worst = 18
PHY-1001 : End global iterations;  0.430859s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (36.3%)

PHY-1001 : Congestion index: top1 = 87.43, top5 = 63.94, top10 = 55.12, top15 = 50.18.
PHY-1001 : End incremental global routing;  0.493744s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (41.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22515, tnet num: 5525, tinst num: 4377, tnode num: 30783, tedge num: 37410.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.489021s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (47.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.085887s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (41.7%)

OPT-1001 : Current memory(MB): used = 297, reserve = 271, peak = 297.
OPT-1001 : End physical optimization;  1.135876s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (41.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1786 LUT to BLE ...
SYN-4008 : Packed 1786 LUT and 522 SEQ to BLE.
SYN-4003 : Packing 1606 remaining SEQ's ...
SYN-4005 : Packed 1266 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 340 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2126/2661 primitive instances ...
PHY-3001 : End packing;  1.356742s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (39.2%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 1649 instances
RUN-1001 : 796 mslices, 796 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5059 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3555 nets have 2 pins
RUN-1001 : 1151 nets have [3 - 5] pins
RUN-1001 : 166 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 1647 instances, 1592 slices, 65 macros(408 instances: 265 mslices 143 lslices)
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 170985, Over = 125.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2067/5059.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 208784, over cnt = 839(7%), over = 2075, worst = 17
PHY-1002 : len = 220592, over cnt = 559(5%), over = 989, worst = 10
PHY-1002 : len = 230904, over cnt = 217(1%), over = 315, worst = 7
PHY-1002 : len = 236520, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 238560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.070288s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (35.0%)

PHY-1001 : Congestion index: top1 = 69.17, top5 = 58.86, top10 = 54.36, top15 = 51.47.
PHY-3001 : End congestion estimation;  1.154903s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (33.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38454e-05
PHY-3002 : Step(128): len = 159602, overlap = 133
PHY-3002 : Step(129): len = 157010, overlap = 134.75
PHY-3002 : Step(130): len = 154881, overlap = 132.75
PHY-3002 : Step(131): len = 152599, overlap = 141.75
PHY-3002 : Step(132): len = 149615, overlap = 144.25
PHY-3002 : Step(133): len = 148032, overlap = 149.25
PHY-3002 : Step(134): len = 145890, overlap = 150.75
PHY-3002 : Step(135): len = 144924, overlap = 150.5
PHY-3002 : Step(136): len = 143810, overlap = 153.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76907e-05
PHY-3002 : Step(137): len = 147983, overlap = 139.5
PHY-3002 : Step(138): len = 151011, overlap = 137.25
PHY-3002 : Step(139): len = 151961, overlap = 130.75
PHY-3002 : Step(140): len = 152473, overlap = 125
PHY-3002 : Step(141): len = 153154, overlap = 122
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012174
PHY-3002 : Step(142): len = 155837, overlap = 114.75
PHY-3002 : Step(143): len = 159691, overlap = 112.25
PHY-3002 : Step(144): len = 161912, overlap = 111.25
PHY-3002 : Step(145): len = 161291, overlap = 109
PHY-3002 : Step(146): len = 161127, overlap = 105.5
PHY-3002 : Step(147): len = 161860, overlap = 99.5
PHY-3002 : Step(148): len = 162931, overlap = 101.75
PHY-3002 : Step(149): len = 163885, overlap = 93.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000234853
PHY-3002 : Step(150): len = 166329, overlap = 93.25
PHY-3002 : Step(151): len = 170756, overlap = 92.75
PHY-3002 : Step(152): len = 173829, overlap = 86
PHY-3002 : Step(153): len = 174709, overlap = 88.75
PHY-3002 : Step(154): len = 175677, overlap = 82.5
PHY-3002 : Step(155): len = 176931, overlap = 81.5
PHY-3002 : Step(156): len = 177720, overlap = 75.75
PHY-3002 : Step(157): len = 178360, overlap = 78.25
PHY-3002 : Step(158): len = 178678, overlap = 82
PHY-3002 : Step(159): len = 178831, overlap = 80
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000443499
PHY-3002 : Step(160): len = 180978, overlap = 79.75
PHY-3002 : Step(161): len = 184147, overlap = 76.5
PHY-3002 : Step(162): len = 186589, overlap = 72.25
PHY-3002 : Step(163): len = 187214, overlap = 70.5
PHY-3002 : Step(164): len = 187535, overlap = 67.5
PHY-3002 : Step(165): len = 188023, overlap = 67.75
PHY-3002 : Step(166): len = 188635, overlap = 64.25
PHY-3002 : Step(167): len = 189032, overlap = 66.75
PHY-3002 : Step(168): len = 189086, overlap = 65.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000795138
PHY-3002 : Step(169): len = 190404, overlap = 64.75
PHY-3002 : Step(170): len = 192608, overlap = 65.75
PHY-3002 : Step(171): len = 194709, overlap = 65.5
PHY-3002 : Step(172): len = 195776, overlap = 63.5
PHY-3002 : Step(173): len = 196507, overlap = 62.75
PHY-3002 : Step(174): len = 196864, overlap = 62
PHY-3002 : Step(175): len = 197240, overlap = 61.25
PHY-3002 : Step(176): len = 197550, overlap = 61
PHY-3002 : Step(177): len = 197751, overlap = 62
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00135697
PHY-3002 : Step(178): len = 198634, overlap = 61.5
PHY-3002 : Step(179): len = 199771, overlap = 60
PHY-3002 : Step(180): len = 201127, overlap = 58
PHY-3002 : Step(181): len = 202351, overlap = 57.5
PHY-3002 : Step(182): len = 202808, overlap = 58.5
PHY-3002 : Step(183): len = 203060, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.118203s wall, 0.343750s user + 0.500000s system = 0.843750s CPU (39.8%)

PHY-3001 : Trial Legalized: Len = 210733
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 91/5059.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 249928, over cnt = 730(6%), over = 1201, worst = 8
PHY-1002 : len = 254000, over cnt = 422(3%), over = 633, worst = 5
PHY-1002 : len = 259984, over cnt = 74(0%), over = 102, worst = 5
PHY-1002 : len = 261648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.869967s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (18.0%)

PHY-1001 : Congestion index: top1 = 60.97, top5 = 51.89, top10 = 47.99, top15 = 45.54.
PHY-3001 : End congestion estimation;  0.964478s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (17.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.88411e-05
PHY-3002 : Step(184): len = 194031, overlap = 56.25
PHY-3002 : Step(185): len = 188380, overlap = 69
PHY-3002 : Step(186): len = 186327, overlap = 70.5
PHY-3002 : Step(187): len = 184497, overlap = 70.5
PHY-3002 : Step(188): len = 183414, overlap = 71
PHY-3002 : Step(189): len = 182839, overlap = 69.5
PHY-3002 : Step(190): len = 182674, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177682
PHY-3002 : Step(191): len = 184807, overlap = 64.75
PHY-3002 : Step(192): len = 186005, overlap = 60
PHY-3002 : Step(193): len = 186226, overlap = 62.75
PHY-3002 : Step(194): len = 186170, overlap = 62
PHY-3002 : Step(195): len = 186257, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00030755
PHY-3002 : Step(196): len = 188110, overlap = 60
PHY-3002 : Step(197): len = 188989, overlap = 61
PHY-3002 : Step(198): len = 189832, overlap = 57
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192643, Over = 0
PHY-3001 : Spreading special nets. 63 overflows in 930 tiles.
PHY-3001 : End spreading;  0.018982s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 84 instances has been re-located, deltaX = 29, deltaY = 57, maxDist = 4.
PHY-3001 : Detailed place not supported.
PHY-3001 : Final: Len = 194035, Over = 0
RUN-1003 : finish command "place" in  20.797495s wall, 5.703125s user + 2.656250s system = 8.359375s CPU (40.2%)

RUN-1004 : used memory is 250 MB, reserved memory is 224 MB, peak memory is 357 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1002 : start command "set_param route opt_timing high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |    high    |      medium      |   *    
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 1649 instances
RUN-1001 : 796 mslices, 796 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5059 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3555 nets have 2 pins
RUN-1001 : 1151 nets have [3 - 5] pins
RUN-1001 : 166 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19291, tnet num: 5057, tinst num: 1647, tnode num: 25097, tedge num: 33024.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 796 mslices, 796 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2622 clock pins, and constraint 5804 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 231264, over cnt = 761(6%), over = 1226, worst = 8
PHY-1002 : len = 236472, over cnt = 463(4%), over = 622, worst = 8
PHY-1002 : len = 243288, over cnt = 73(0%), over = 89, worst = 3
PHY-1002 : len = 244424, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 244560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.955720s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 59.58, top5 = 52.64, top10 = 49.03, top15 = 46.55.
PHY-1001 : End global routing;  1.047834s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (44.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 366, reserve = 343, peak = 389.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_6 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 457, reserve = 435, peak = 457.
PHY-1001 : End build detailed router design. 1.955721s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (31.2%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 73104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.714375s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (24.1%)

PHY-1001 : Current memory(MB): used = 470, reserve = 448, peak = 470.
PHY-1001 : End phase 1; 0.717211s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (24.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 92% nets.
PHY-1022 : len = 618216, over cnt = 143(0%), over = 143, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 471, reserve = 449, peak = 471.
PHY-1001 : End initial routed; 5.714215s wall, 2.031250s user + 0.140625s system = 2.171875s CPU (38.0%)

PHY-1001 : Current memory(MB): used = 471, reserve = 449, peak = 471.
PHY-1001 : End phase 2; 5.714277s wall, 2.031250s user + 0.140625s system = 2.171875s CPU (38.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 606920, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.741638s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (40.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 606976, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.100713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 606960, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.118208s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 606984, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.169267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 606968, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.202982s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 607008, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.243432s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (44.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 607008, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.060312s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (51.8%)

PHY-1001 : ==== DR Iter 8 ====
PHY-1022 : len = 607104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 8; 0.043289s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 97 feed throughs used by 39 nets
PHY-1001 : End commit to database; 0.778437s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (44.2%)

PHY-1001 : Current memory(MB): used = 501, reserve = 480, peak = 501.
PHY-1001 : End phase 3; 2.520059s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (37.8%)

PHY-1003 : Routed, final wirelength = 607104
PHY-1001 : Current memory(MB): used = 502, reserve = 481, peak = 502.
PHY-1001 : End export database. 0.015005s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (208.3%)

PHY-1001 : End detail routing;  11.114425s wall, 3.828125s user + 0.187500s system = 4.015625s CPU (36.1%)

RUN-1003 : finish command "route" in  12.990303s wall, 4.687500s user + 0.203125s system = 4.890625s CPU (37.6%)

RUN-1004 : used memory is 383 MB, reserved memory is 361 MB, peak memory is 502 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     2659   out of   5824   45.66%
#reg                     2273   out of   5824   39.03%
#le                      2998
  #lut only               725   out of   2998   24.18%
  #reg only               339   out of   2998   11.31%
  #lut&reg               1934   out of   2998   64.51%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     2
  #oreg                     7
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                                    Fanout
#1        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                                      623
#2        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                                      590
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_23.q1                  81
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_16.q1                  15
#5        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               mslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/u_cartesian2polar/absx_b[11]_syn_74.q0    8
#6        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                                        1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP      IREG    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE       OREG    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE       OREG    
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE       OREG    
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE       OREG    
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE       OREG    
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE       OREG    
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE       OREG    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP      IREG    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |2998   |2251    |408     |2282    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |2998   |2251    |408     |2273    |11      |10      |
|    u_foc_controller      |foc_controller     |1931   |1523    |408     |1213    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |127    |105     |22      |74      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |112    |88      |24      |70      |0       |1       |
|        u_as5600_read     |i2c_register_read  |76     |66      |10      |58      |0       |0       |
|      u_foc_top           |foc_top            |1388   |1083    |305     |863     |11      |9       |
|        u_adc_sn_ctrl     |hold_detect        |17     |13      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |319    |291     |28      |189     |8       |1       |
|        u_clark_tr        |clark_tr           |155    |90      |65      |99      |0       |0       |
|        u_id_pi           |pi_controller      |113    |98      |15      |89      |0       |2       |
|        u_iq_pi           |pi_controller      |132    |112     |20      |98      |0       |1       |
|        u_park_tr         |park_tr            |146    |119     |27      |94      |2       |4       |
|          u_sincos        |sincos             |77     |68      |9       |58      |2       |0       |
|        u_svpwm           |svpwm              |383    |275     |108     |190     |1       |1       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3534  
    #2          2       893   
    #3          3       193   
    #4          4        64   
    #5        5-10      184   
    #6        11-50     144   
    #7       51-100      9    
    #8       101-500     5    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.000767s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (67.1%)

RUN-1004 : used memory is 387 MB, reserved memory is 364 MB, peak memory is 502 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 1647
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 5059, pip num: 47100
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 97
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 1079 valid insts, and 122513 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.429649s wall, 38.656250s user + 0.296875s system = 38.953125s CPU (879.4%)

RUN-1004 : used memory is 396 MB, reserved memory is 378 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_234355.log"
