Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9635734f7cbb4bdfb6cf493e9762dacc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.SPImode0
Compiling module xil_defaultlib.clk66kHZ
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.clk5Hz
Compiling module xil_defaultlib.VGAdriver_default
Compiling module xil_defaultlib.pixelGenerator
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
