#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 14 14:12:28 2018
# Process ID: 1448
# Current directory: D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1
# Command line: vivado.exe -log arty_ntp_client.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arty_ntp_client.tcl
# Log file: D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/arty_ntp_client.vds
# Journal file: D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source arty_ntp_client.tcl -notrace
Command: synth_design -top arty_ntp_client -part xc7a35ticsg324-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/FPGA/Xilinx/arty_ntp_client/ip/clk_wiz_0/clk_wiz_0.xci
D:/FPGA/Xilinx/arty_ntp_client/ip/fifo_2048x9/fifo_2048x9.xci
D:/FPGA/Xilinx/arty_ntp_client/ip/axis_switch_0/axis_switch_0.xci
D:/FPGA/Xilinx/arty_ntp_client/ip/fifo_2048x8/fifo_2048x8.xci
D:/FPGA/Xilinx/arty_ntp_client/ip/fifo_2048x9_dv/fifo_2048x9_dv.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/FPGA/Xilinx/arty_ntp_client/ip/clk_wiz_0/clk_wiz_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 425.844 ; gain = 102.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:253]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:201]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:137]
WARNING: [Synth 8-1565] actual for formal port req_i is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:612]
WARNING: [Synth 8-1565] actual for formal port s_axis_tvalid is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:623]
WARNING: [Synth 8-1565] actual for formal port s_axis_tdata is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:625]
WARNING: [Synth 8-1565] actual for formal port s_axis_tlast is neither a static name nor a globally static expression [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:626]
INFO: [Synth 8-638] synthesizing module 'arty_ntp_client' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:89]
	Parameter g_SIMULATION bound to: 0 - type: bool 
	Parameter g_DST_MAC bound to: 48'b100100000010000100000110000111001000100100011000 
	Parameter g_SRC_MAC bound to: 48'b000000000001100000111110000000100011100011011011 
	Parameter g_IP_SRC bound to: 32'b11000000101010000000000001100101 
	Parameter g_IP_DST bound to: 32'b10001011100011110000010100011110 
	Parameter GMT_OFFSET bound to: 3600 - type: integer 
INFO: [Synth 8-3491] module 'packet_decoder' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:28' bound to instance 'packet_decoder_i1' of component 'packet_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:448]
INFO: [Synth 8-638] synthesizing module 'packet_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:53]
INFO: [Synth 8-3491] module 'fifo_2048x9_dv' declared at 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x9_dv_stub.vhdl:5' bound to instance 'fifo_2048x9_dv_i1' of component 'fifo_2048x9_dv' [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:199]
INFO: [Synth 8-638] synthesizing module 'fifo_2048x9_dv' [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x9_dv_stub.vhdl:21]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'packet_decoder' (1#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:53]
INFO: [Synth 8-3491] module 'uartdump' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:28' bound to instance 'uartdump_i1' of component 'uartdump' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:483]
INFO: [Synth 8-638] synthesizing module 'uartdump' [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:39]
INFO: [Synth 8-3491] module 'fifo_2048x8' declared at 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x8_stub.vhdl:5' bound to instance 'fifo_2048x8_i1' of component 'fifo_2048x8' [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:135]
INFO: [Synth 8-638] synthesizing module 'fifo_2048x8' [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x8_stub.vhdl:20]
	Parameter g_CLKS_PER_BIT bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:18' bound to instance 'UART_TX_i1' of component 'UART_TX' [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:147]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:33]
	Parameter g_CLKS_PER_BIT bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (2#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'uartdump' (3#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:39]
INFO: [Synth 8-3491] module 'uartdump' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:28' bound to instance 'uartdump_i2' of component 'uartdump' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:492]
INFO: [Synth 8-3491] module 'uartdump' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:28' bound to instance 'uartdump_i3' of component 'uartdump' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:501]
INFO: [Synth 8-3491] module 'uartdump' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:28' bound to instance 'uartdump_i4' of component 'uartdump' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:511]
INFO: [Synth 8-3491] module 'uart_mux' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uart_mux.vhd:22' bound to instance 'uart_mux_i1' of component 'uart_mux' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:521]
INFO: [Synth 8-638] synthesizing module 'uart_mux' [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uart_mux.vhd:34]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uart_mux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_mux' (4#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uart_mux.vhd:34]
INFO: [Synth 8-3491] module 'ipv4_decoder' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/ipv4_decoder.vhd:28' bound to instance 'ipv4_decoder_i1' of component 'ipv4_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:532]
INFO: [Synth 8-638] synthesizing module 'ipv4_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/ipv4_decoder.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element src_ip_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ipv4_decoder.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element dst_port_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ipv4_decoder.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ipv4_decoder' (5#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/ipv4_decoder.vhd:45]
INFO: [Synth 8-3491] module 'ntp_client' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:28' bound to instance 'ntp_client_i1' of component 'ntp_client' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:545]
INFO: [Synth 8-638] synthesizing module 'ntp_client' [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element root_delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element root_disp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element ref_id_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element ref_tmstp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element ori_tmstp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element rec_tmstp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'ntp_client' (6#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/ntp_client.vhd:39]
	Parameter REQ_TIMER bound to: 100000000 - type: integer 
	Parameter TIMEOUT bound to: 50000000 - type: integer 
	Parameter GMT_OFFSET bound to: 3600 - type: integer 
INFO: [Synth 8-3491] module 'main_clock' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:26' bound to instance 'main_clock_i1' of component 'main_clock' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:556]
INFO: [Synth 8-638] synthesizing module 'main_clock' [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:52]
	Parameter REQ_TIMER bound to: 100000000 - type: integer 
	Parameter TIMEOUT bound to: 50000000 - type: integer 
	Parameter GMT_OFFSET bound to: 3600 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'main_clock' (7#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:52]
INFO: [Synth 8-3491] module 'arp_decoder' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:12' bound to instance 'arp_decoder_i1' of component 'arp_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:582]
INFO: [Synth 8-638] synthesizing module 'arp_decoder' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element dst_mac_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'arp_decoder' (8#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/arp_decoder.vhd:34]
INFO: [Synth 8-3491] module 'axis_arbiter' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_arbiter.vhd:22' bound to instance 'axis_arbiter_i1' of component 'axis_arbiter' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:608]
INFO: [Synth 8-638] synthesizing module 'axis_arbiter' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_arbiter.vhd:34]
WARNING: [Synth 8-614] signal 'reset_n_i' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_arbiter.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'axis_arbiter' (9#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_arbiter.vhd:34]
INFO: [Synth 8-3491] module 'axis_switch_0' declared at 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/axis_switch_0_stub.vhdl:5' bound to instance 'axis_switch_0_i1' of component 'axis_switch_0' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:619]
INFO: [Synth 8-638] synthesizing module 'axis_switch_0' [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/axis_switch_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'axis_eth' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:22' bound to instance 'axis_eth_i1' of component 'axis_eth' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:637]
INFO: [Synth 8-638] synthesizing module 'axis_eth' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:37]
WARNING: [Synth 8-614] signal 'reset_n_i' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:159]
INFO: [Synth 8-3491] module 'fifo_2048x9' declared at 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x9_stub.vhdl:5' bound to instance 'fifo_2048x9_i1' of component 'fifo_2048x9' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:249]
INFO: [Synth 8-638] synthesizing module 'fifo_2048x9' [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/fifo_2048x9_stub.vhdl:20]
INFO: [Synth 8-3491] module 'add_crc32' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/add_crc32.vhd:14' bound to instance 'i_add_crc32' of component 'add_crc32' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:263]
INFO: [Synth 8-638] synthesizing module 'add_crc32' [D:/FPGA/Xilinx/arty_ntp_client/hdl/add_crc32.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element v_crc_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/add_crc32.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'add_crc32' (10#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/add_crc32.vhd:22]
INFO: [Synth 8-3491] module 'add_preamble' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/add_preamble.vhd:13' bound to instance 'i_add_preamble' of component 'add_preamble' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:270]
INFO: [Synth 8-638] synthesizing module 'add_preamble' [D:/FPGA/Xilinx/arty_ntp_client/hdl/add_preamble.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'add_preamble' (11#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/add_preamble.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element e_temp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'axis_eth' (12#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:37]
INFO: [Synth 8-3491] module 'axis_ntp' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:24' bound to instance 'axis_ntp_i1' of component 'axis_ntp' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:685]
INFO: [Synth 8-638] synthesizing module 'axis_ntp' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'axis_ntp' (13#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:46]
	Parameter REFRESH_RATE bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'display_top' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/display_top.vhd:15' bound to instance 'display_top_i1' of component 'display_top' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:704]
INFO: [Synth 8-638] synthesizing module 'display_top' [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/display_top.vhd:36]
	Parameter REFRESH_RATE bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'dx_display' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:21' bound to instance 'Inst_dx_display' of component 'dx_display' [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/display_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'dx_display' [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:50]
WARNING: [Synth 8-614] signal 'seg7' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator7' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg6' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator6' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg5' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator5' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg4' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator4' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg3' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator3' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg2' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator2' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg1' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator1' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'seg0' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
WARNING: [Synth 8-614] signal 'indicator0' is read in the process but is not in the sensitivity list [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'dx_display' (14#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:50]
INFO: [Synth 8-3491] module 'dx_display_xmit' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display_xmit.vhd:16' bound to instance 'Inst_dx_display_xmit' of component 'dx_display_xmit' [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/display_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'dx_display_xmit' [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display_xmit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'dx_display_xmit' (15#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display_xmit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_top' (16#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/display_top.vhd:36]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_fwd_ddr' to cell 'ODDR' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:793]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_0_i1' of component 'clk_wiz_0' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:806]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'resetgen' declared at 'D:/FPGA/Xilinx/arty_ntp_client/hdl/resetgen.vhd:23' bound to instance 'resetgen_i1' of component 'resetgen' [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:816]
INFO: [Synth 8-638] synthesizing module 'resetgen' [D:/FPGA/Xilinx/arty_ntp_client/hdl/resetgen.vhd:33]
	Parameter RESET_COUNTER bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resetgen' (17#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/resetgen.vhd:33]
WARNING: [Synth 8-3848] Net led4 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:68]
WARNING: [Synth 8-3848] Net led6 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:70]
WARNING: [Synth 8-3848] Net led7 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:71]
WARNING: [Synth 8-3848] Net PMODA_4 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:76]
WARNING: [Synth 8-3848] Net PMODA_7 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:77]
WARNING: [Synth 8-3848] Net PMODA_8 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:78]
WARNING: [Synth 8-3848] Net PMODA_9 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:79]
WARNING: [Synth 8-3848] Net PMODA_10 in module/entity arty_ntp_client does not have driver. [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'arty_ntp_client' (18#1) [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:89]
WARNING: [Synth 8-3917] design arty_ntp_client has port eth_mdc driven by constant 0
WARNING: [Synth 8-3331] design packet_decoder has unconnected port eth_rx_err
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[31]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[30]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[29]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[28]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[27]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[26]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[25]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[24]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[23]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[22]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[21]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[20]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[19]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[18]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[17]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[16]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[15]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[14]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[13]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[12]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[11]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[10]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[9]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[8]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[7]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[6]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[5]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[4]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[3]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[2]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[1]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[0]
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led4
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led6
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led7
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_4
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_7
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_8
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_9
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_10
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port eth_mdio
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port switches[3]
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port eth_col
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port UART_TXD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 505.773 ; gain = 182.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 505.773 ; gain = 182.840
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp6/fifo_2048x9_in_context.xdc] for cell 'axis_eth_i1/fifo_2048x9_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp6/fifo_2048x9_in_context.xdc] for cell 'axis_eth_i1/fifo_2048x9_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp7/axis_switch_0_in_context.xdc] for cell 'axis_switch_0_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp7/axis_switch_0_in_context.xdc] for cell 'axis_switch_0_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i1/fifo_2048x8_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i1/fifo_2048x8_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i2/fifo_2048x8_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i2/fifo_2048x8_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i3/fifo_2048x8_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i3/fifo_2048x8_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i4/fifo_2048x8_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp8/fifo_2048x8_in_context.xdc] for cell 'uartdump_i4/fifo_2048x8_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp9/fifo_2048x9_dv_in_context.xdc] for cell 'packet_decoder_i1/fifo_2048x9_dv_i1'
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp9/fifo_2048x9_dv_in_context.xdc] for cell 'packet_decoder_i1/fifo_2048x9_dv_i1'
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/constraints/arty.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_runs' is not supported in the xdc constraint file. [D:/FPGA/Xilinx/arty_ntp_client/constraints/arty.xdc:99]
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/constraints/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/Xilinx/arty_ntp_client/constraints/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arty_ntp_client_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arty_ntp_client_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 844.281 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_switch_0_i1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 844.281 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 844.281 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp5/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/.Xil/Vivado-1448-PONIAK/dcp5/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for axis_eth_i1/fifo_2048x9_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_switch_0_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for packet_decoder_i1/fifo_2048x9_dv_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartdump_i1/fifo_2048x8_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartdump_i2/fifo_2048x8_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartdump_i3/fifo_2048x8_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartdump_i4/fifo_2048x8_i1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 844.281 ; gain = 521.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:323]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_byte_s3_reg' and it is trimmed from '9' to '8' bits. [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_byte_s2_reg' and it is trimmed from '9' to '8' bits. [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:362]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_byte_s1_reg' and it is trimmed from '9' to '8' bits. [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_byte_s0_reg' and it is trimmed from '9' to '8' bits. [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:364]
INFO: [Synth 8-5546] ROM "bcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STdec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_arp_dv_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_ipv4_dv_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "got_ipv4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "got_ipv4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_mac" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rx_pcnt_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:321]
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
INFO: [Synth 8-5546] ROM "ntp_dv_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ntp_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ST" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tns_tmstp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "req_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "send_ntp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timeout_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timeout_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "indicator1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element timestamp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:83]
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'arp_decoder'
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_mac" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:123]
INFO: [Synth 8-802] inferred FSM for state register 'e_state_reg' in module 'axis_eth'
INFO: [Synth 8-5544] ROM "e_fifo_rden" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element packet_counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element e_delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:168]
INFO: [Synth 8-4471] merging register 'packet_reg[15][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[16][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[21][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[22][7:0]' into 'packet_reg[20][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[36][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[38][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[43][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[44][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[45][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[46][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[47][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[48][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[49][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[50][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[51][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[52][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[53][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[54][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[55][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[56][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[57][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[58][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[59][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[60][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[61][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[62][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[63][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[64][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[65][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[66][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[67][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[68][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[69][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[70][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[71][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[72][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[73][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[74][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[75][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[76][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[77][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[78][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[79][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[80][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-4471] merging register 'packet_reg[81][7:0]' into 'packet_reg[13][7:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[15] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[16] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[21] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[22] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[36] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[38] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[43] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[44] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[45] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[46] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[47] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[48] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[49] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[50] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[51] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[52] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[53] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[54] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[55] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[56] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[57] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[58] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[59] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[60] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[61] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[62] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[63] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[64] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[65] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[66] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[67] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[68] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[69] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[70] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[71] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[72] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[73] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[74] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[75] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[76] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[77] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[78] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[79] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[80] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[81] was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_ntp.vhd:238]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ipv4_sum" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "seg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:134]
INFO: [Synth 8-5545] ROM "local_refresh" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/resetgen.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element not_simul.reset_counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:783]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_anno |                              001 |                              100
                 st_read |                              010 |                              001
                  st_arp |                              011 |                              010
                st_flush |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'arp_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
              read_fifo0 |                               01 |                              001
              read_fifo1 |                               10 |                              010
                     ws1 |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'e_state_reg' using encoding 'sequential' in module 'axis_eth'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 844.281 ; gain = 521.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 78    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 77    
+---Muxes : 
	  47 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 9     
	   6 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	  13 Input     48 Bit        Muxes := 1     
	   5 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 27    
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 1     
	  27 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 3     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 4     
	  25 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 74    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 39    
	   9 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
	  48 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arty_ntp_client 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module packet_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 5     
	   6 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module uartdump__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uartdump__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uartdump__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uartdump 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uart_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module ipv4_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
Module ntp_client 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  47 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	  48 Input      1 Bit        Muxes := 1     
Module main_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module arp_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	  13 Input     48 Bit        Muxes := 1     
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  17 Input     32 Bit        Muxes := 1     
	  27 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  29 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
Module axis_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module add_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module add_preamble 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axis_eth 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
Module axis_ntp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module dx_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	  20 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dx_display_xmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
Module display_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resetgen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_mac" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "got_ipv4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_arp_dv_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "got_ipv4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_ipv4_dv_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rx_pcnt_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/packet_decoder.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element UART_TX_i1/o_TX_Active_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element UART_TX_i1/o_TX_Active_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element UART_TX_i1/o_TX_Active_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element UART_TX_i1/o_TX_Active_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/UART_TX.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/uart/uartdump.vhd:87]
INFO: [Synth 8-5546] ROM "dst_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ntp_dv_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ntp_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tns_tmstp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hour_reg[5:0]' into 'hour_reg[5:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:85]
INFO: [Synth 8-4471] merging register 'minute_reg[6:0]' into 'minute_reg[6:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:86]
INFO: [Synth 8-4471] merging register 'second_reg[5:0]' into 'second_reg[5:0]' [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element hour_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element minute_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element second_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:87]
INFO: [Synth 8-5545] ROM "req_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "send_ntp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timeout_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timeout_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O630" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "indicator1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element timestamp_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/main_clock.vhd:83]
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_mac" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dst_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "data_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O760" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element e_delay_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element packet_counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/axis_eth.vhd:121]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O870" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "local_refresh" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Inst_dx_display/counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/dxdisplay/dx_display.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/resetgen.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element not_simul.reset_counter_reg was removed.  [D:/FPGA/Xilinx/arty_ntp_client/hdl/arty_ntp_client.vhd:783]
WARNING: [Synth 8-3917] design arty_ntp_client has port eth_mdc driven by constant 0
WARNING: [Synth 8-3331] design packet_decoder has unconnected port eth_rx_err
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[31]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[30]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[29]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[28]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[27]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[26]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[25]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[24]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[23]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[22]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[21]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[20]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[19]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[18]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[17]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[16]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[15]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[14]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[13]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[12]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[11]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[10]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[9]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[8]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[7]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[6]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[5]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[4]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[3]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[2]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[1]
WARNING: [Synth 8-3331] design packet_decoder has unconnected port local_ip_i[0]
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led4
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led6
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port led7
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_4
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_7
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_8
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_9
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port PMODA_10
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port eth_mdio
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port switches[3]
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port eth_col
WARNING: [Synth 8-3331] design arty_ntp_client has unconnected port UART_TXD
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[87][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][0]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[86][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][0]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[85][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][0]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[84][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[83][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][0]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[82][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][0]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[89][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[88][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[42][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[39][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[37][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[35][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[34][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[33][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[32][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[31][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[30][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[29][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[28][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[27][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[26][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[23][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[20][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[19][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[18][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[17][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[14][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[12][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[11][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[10][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[9][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[8][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[7][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[6][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[5][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[4][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[3][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[2][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[1][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[0][0]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[87][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[86][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[85][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[84][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[83][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[82][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][1]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[89][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[88][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[42][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[39][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[37][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[35][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[34][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[33][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[32][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[31][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[30][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[29][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[28][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[27][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[26][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[23][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[20][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[19][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[18][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[17][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[14][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[12][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[11][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[10][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[9][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[8][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[7][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[6][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[5][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[4][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[3][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[2][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[1][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[0][1]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[87][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[86][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[85][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[84][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][2]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[83][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[82][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[89][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[88][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[42][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[39][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[37][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[35][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[34][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[33][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[32][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[31][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[30][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[29][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][4]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[28][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Synth 8-3886] merging instance 'axis_ntp_i1/packet_reg[27][2]' (FDE) to 'axis_ntp_i1/packet_reg[89][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_ntp_i1/\packet_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axis_ntp_i1/\packet_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axis_arbiter_i1/\master_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_clock_i1/\indicator1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_clock_i1/\indicator0_reg[0] )
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[7]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[6]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[5]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[4]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[3]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[2]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[1]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_mac_reg[0]) is unused and will be removed from module packet_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[7]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[6]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[5]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[4]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[3]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[2]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[1]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (dst_ip_reg[0]) is unused and will be removed from module ipv4_decoder.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[31]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[30]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[29]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[28]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[27]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[23]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[22]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[21]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[20]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[19]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[18]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[17]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[16]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[15]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[14]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[13]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[12]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[11]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[10]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[9]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[8]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[7]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[6]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[5]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[4]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[3]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[2]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[1]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (ntp_header_reg[0]) is unused and will be removed from module ntp_client.
WARNING: [Synth 8-3332] Sequential element (indicator0_reg[0]) is unused and will be removed from module main_clock.
WARNING: [Synth 8-3332] Sequential element (indicator1_reg[1]) is unused and will be removed from module main_clock.
WARNING: [Synth 8-3332] Sequential element (master_reg[1]) is unused and will be removed from module axis_arbiter.
WARNING: [Synth 8-3332] Sequential element (grant02_o_reg) is unused and will be removed from module axis_arbiter.
WARNING: [Synth 8-3332] Sequential element (grant03_o_reg) is unused and will be removed from module axis_arbiter.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[31]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[30]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[29]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[28]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[27]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[26]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[25]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[24]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[23]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[22]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[21]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (udp_sum_reg[20]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[31]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[30]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[29]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[28]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[27]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[26]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[25]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[24]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[23]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[22]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[21]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (ipv4_sum_reg[20]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (packet_reg[0][7]) is unused and will be removed from module axis_ntp.
WARNING: [Synth 8-3332] Sequential element (packet_reg[1][7]) is unused and will be removed from module axis_ntp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 844.281 ; gain = 521.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i1/clk_out1' to pin 'clk_wiz_0_i1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i1/clk_out2' to pin 'clk_wiz_0_i1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i1/clk_out3' to pin 'clk_wiz_0_i1/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 846.523 ; gain = 523.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 890.578 ; gain = 567.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|arty_ntp_client | packet_decoder_i1/rx_byte_reg[7]                     | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|arty_ntp_client | axis_eth_i1/i_add_preamble/delay_data_enable_reg[14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty_ntp_client | axis_eth_i1/i_add_preamble/delay_data_reg[63]        | 17     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|arty_ntp_client | display_top_i1/resetShift_reg[0]                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty_ntp_client | display_top_i1/Inst_dx_display_xmit/divider_reg[0]   | 60     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |axis_switch_0  |         1|
|2     |clk_wiz_0      |         1|
|3     |fifo_2048x9    |         1|
|4     |fifo_2048x9_dv |         1|
|5     |fifo_2048x8    |         4|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_switch_0_bbox_2  |     1|
|2     |clk_wiz_0_bbox_4      |     1|
|3     |fifo_2048x8_bbox_1    |     1|
|4     |fifo_2048x8_bbox_1__4 |     1|
|5     |fifo_2048x8_bbox_1__5 |     1|
|6     |fifo_2048x8_bbox_1__6 |     1|
|7     |fifo_2048x9_bbox_3    |     1|
|8     |fifo_2048x9_dv_bbox_0 |     1|
|9     |BUFG                  |     2|
|10    |CARRY4                |   336|
|11    |LUT1                  |   117|
|12    |LUT2                  |   724|
|13    |LUT3                  |   528|
|14    |LUT4                  |   446|
|15    |LUT5                  |   279|
|16    |LUT6                  |   583|
|17    |MUXF7                 |    36|
|18    |ODDR                  |     1|
|19    |SRL16E                |    14|
|20    |SRLC32E               |     2|
|21    |FDCE                  |   733|
|22    |FDPE                  |    13|
|23    |FDRE                  |   904|
|24    |FDSE                  |    12|
|25    |IBUF                  |    11|
|26    |OBUF                  |    13|
|27    |OBUFT                 |     8|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |  4848|
|2     |  arp_decoder_i1         |arp_decoder         |   630|
|3     |  axis_arbiter_i1        |axis_arbiter        |     8|
|4     |  axis_eth_i1            |axis_eth            |   368|
|5     |    i_add_crc32          |add_crc32           |    79|
|6     |    i_add_preamble       |add_preamble        |    23|
|7     |  axis_ntp_i1            |axis_ntp            |   661|
|8     |  display_top_i1         |display_top         |   231|
|9     |    Inst_dx_display      |dx_display          |    32|
|10    |    Inst_dx_display_xmit |dx_display_xmit     |   115|
|11    |  ipv4_decoder_i1        |ipv4_decoder        |   115|
|12    |  main_clock_i1          |main_clock          |  1092|
|13    |  ntp_client_i1          |ntp_client          |   268|
|14    |  packet_decoder_i1      |packet_decoder      |   451|
|15    |  resetgen_i1            |resetgen            |    72|
|16    |  uart_mux_i1            |uart_mux            |     2|
|17    |  uartdump_i1            |uartdump__xdcDup__1 |   150|
|18    |    UART_TX_i1           |UART_TX_2           |    48|
|19    |  uartdump_i2            |uartdump__xdcDup__2 |   150|
|20    |    UART_TX_i1           |UART_TX_1           |    48|
|21    |  uartdump_i3            |uartdump__xdcDup__3 |   150|
|22    |    UART_TX_i1           |UART_TX_0           |    48|
|23    |  uartdump_i4            |uartdump            |   150|
|24    |    UART_TX_i1           |UART_TX             |    48|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 921.289 ; gain = 259.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 921.289 ; gain = 598.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 298 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 921.289 ; gain = 609.824
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Xilinx/arty_ntp_client/vivado/arty_ntp_client.runs/synth_1/arty_ntp_client.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arty_ntp_client_utilization_synth.rpt -pb arty_ntp_client_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 921.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 14:13:26 2018...
