$date
	Wed Aug 14 09:26:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ripple_carry_adder $end
$var wire 4 ! o [3:0] $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 4 $ i1 [3:0] $end
$var reg 4 % i2 [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
b0 !
$end
#20000
b111 !
b101 %
b10 $
#40000
b1111 !
b1000 %
b111 $
#60000
b1110 !
b110 $
#90000
