
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v
# synth_design -part xc7z020clg484-3 -top raygencont -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top raygencont -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7978 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246815 ; free virtual = 315330
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'raygencont' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:121]
WARNING: [Synth 8-567] referenced signal 'initcount' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:119]
WARNING: [Synth 8-567] referenced signal 'active' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:119]
WARNING: [Synth 8-567] referenced signal 'dirIn' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:119]
WARNING: [Synth 8-567] referenced signal 'cycles' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:119]
WARNING: [Synth 8-567] referenced signal 'groupID' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:119]
WARNING: [Synth 8-6014] Unused sequential element first_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:86]
WARNING: [Synth 8-6014] Unused sequential element destaddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:87]
INFO: [Synth 8-6155] done synthesizing module 'raygencont' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:3]
WARNING: [Synth 8-3917] design raygencont has port nextaddr[17] driven by constant 1
WARNING: [Synth 8-3917] design raygencont has port nextaddr[16] driven by constant 1
WARNING: [Synth 8-3917] design raygencont has port raygroup0[1] driven by constant 0
WARNING: [Synth 8-3917] design raygencont has port raygroup1[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246639 ; free virtual = 315154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246632 ; free virtual = 315147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.660 ; free physical = 246632 ; free virtual = 315146
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'raygencont'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "as" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_dir" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'temp_busyout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:128]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE1 |                              011 |                              100
                 iSTATE0 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'raygencont'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'temp_cycles_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'temp_nas0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'wantDir_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'as_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'temp_active_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'temp_groupID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'temp_dir_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupvalid0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:232]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupvalid1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:237]
WARNING: [Synth 8-327] inferring latch for variable 'statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'temp_loaded_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.293 ; gain = 86.656 ; free physical = 246573 ; free virtual = 315088
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module raygencont 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design raygencont has port nextaddr[17] driven by constant 1
WARNING: [Synth 8-3917] design raygencont has port nextaddr[16] driven by constant 1
WARNING: [Synth 8-3917] design raygencont has port raygroup0[1] driven by constant 0
WARNING: [Synth 8-3917] design raygencont has port raygroup1[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245737 ; free virtual = 314253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245724 ; free virtual = 314240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245674 ; free virtual = 314190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245492 ; free virtual = 314008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245492 ; free virtual = 314008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245492 ; free virtual = 314008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245491 ; free virtual = 314007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245490 ; free virtual = 314006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245490 ; free virtual = 314006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    14|
|3     |LUT2   |     7|
|4     |LUT3   |    13|
|5     |LUT4   |    38|
|6     |LUT5   |    25|
|7     |LUT6   |    21|
|8     |FDRE   |   108|
|9     |LD     |   113|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   351|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245490 ; free virtual = 314006
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245487 ; free virtual = 314003
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.059 ; gain = 227.422 ; free physical = 245491 ; free virtual = 314007
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.215 ; gain = 0.000 ; free physical = 245331 ; free virtual = 313848
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  LD => LDCE: 113 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.215 ; gain = 371.676 ; free physical = 245377 ; free virtual = 313893
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.871 ; gain = 561.656 ; free physical = 244690 ; free virtual = 313208
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.871 ; gain = 0.000 ; free physical = 244696 ; free virtual = 313214
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.883 ; gain = 0.000 ; free physical = 244659 ; free virtual = 313176
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dirReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "go" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1427abd10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244515 ; free virtual = 313034

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1427abd10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244503 ; free virtual = 313022
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1427abd10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244503 ; free virtual = 313022
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 71847e19

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244502 ; free virtual = 313021
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 71847e19

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244502 ; free virtual = 313021
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244501 ; free virtual = 313020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019
Ending Logic Optimization Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019
Ending Netlist Obfuscation Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.945 ; gain = 0.000 ; free physical = 244500 ; free virtual = 313019
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9ed36f39
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module raygencont ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.938 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312983
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.938 ; gain = 0.000 ; free physical = 244460 ; free virtual = 312979
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dirReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "go" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.808 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2518.926 ; gain = 0.988 ; free physical = 244426 ; free virtual = 312945
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2716.117 ; gain = 198.180 ; free physical = 244419 ; free virtual = 312938
Power optimization passes: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2716.117 ; gain = 198.180 ; free physical = 244419 ; free virtual = 312938

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244435 ; free virtual = 312954


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design raygencont ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 108
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244433 ; free virtual = 312952
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9ed36f39
Power optimization: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2716.117 ; gain = 214.172 ; free physical = 244435 ; free virtual = 312954
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28476736 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244464 ; free virtual = 312983
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244464 ; free virtual = 312982
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244463 ; free virtual = 312982
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244463 ; free virtual = 312981
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244460 ; free virtual = 312979

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244459 ; free virtual = 312978
Ending Netlist Obfuscation Task | Checksum: 9ed36f39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 244458 ; free virtual = 312977
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245243 ; free virtual = 313761
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e95668f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245243 ; free virtual = 313761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245243 ; free virtual = 313761

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 89f7c594

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245227 ; free virtual = 313744

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bdf6e697

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245215 ; free virtual = 313733

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bdf6e697

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245216 ; free virtual = 313734
Phase 1 Placer Initialization | Checksum: bdf6e697

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313735

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17e3b59ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245201 ; free virtual = 313719

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245162 ; free virtual = 313680

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18535ffb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245161 ; free virtual = 313678
Phase 2 Global Placement | Checksum: 182b434a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245155 ; free virtual = 313672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182b434a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245154 ; free virtual = 313672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f7773948

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245158 ; free virtual = 313676

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 136bef952

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245166 ; free virtual = 313683

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ea94c734

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245165 ; free virtual = 313683

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c381686f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245150 ; free virtual = 313668

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13506e17f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245149 ; free virtual = 313666

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d8390f5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245148 ; free virtual = 313666
Phase 3 Detail Placement | Checksum: d8390f5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245148 ; free virtual = 313666

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c442aa3b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c442aa3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245162 ; free virtual = 313680
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f014ce90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313687
Phase 4.1 Post Commit Optimization | Checksum: 1f014ce90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313687

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f014ce90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245170 ; free virtual = 313688

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f014ce90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245170 ; free virtual = 313688

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245170 ; free virtual = 313688
Phase 4.4 Final Placement Cleanup | Checksum: 1b537c78e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313687
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b537c78e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245169 ; free virtual = 313687
Ending Placer Task | Checksum: c9835874

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313700
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313700
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245137 ; free virtual = 313654
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245111 ; free virtual = 313629
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245147 ; free virtual = 313667
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dirReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "go" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e1b8435 ConstDB: 0 ShapeSum: bb67d43f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "busy0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "busy0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirReady" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirReady". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ack" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ack". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "busy1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "busy1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dirIn[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dirIn[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initcount[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initcount[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1b35d8896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245239 ; free virtual = 313759
Post Restoration Checksum: NetGraph: c6230db6 NumContArr: ed3a7ae0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b35d8896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245233 ; free virtual = 313752

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b35d8896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245196 ; free virtual = 313716

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b35d8896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245196 ; free virtual = 313716
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25789ad8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245199 ; free virtual = 313718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.820  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 261aafa5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313717

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 178269b25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245181 ; free virtual = 313700

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.846  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 123495c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313703
Phase 4 Rip-up And Reroute | Checksum: 123495c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313702

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 123495c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313702

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 123495c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313702
Phase 5 Delay and Skew Optimization | Checksum: 123495c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 167f5e64b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.846  | TNS=0.000  | WHS=0.216  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 167f5e64b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313701
Phase 6 Post Hold Fix | Checksum: 167f5e64b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313701

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0192606 %
  Global Horizontal Routing Utilization  = 0.0246788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 167f5e64b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245178 ; free virtual = 313698

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167f5e64b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313697

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c978d665

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245191 ; free virtual = 313710

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.846  | TNS=0.000  | WHS=0.216  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c978d665

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245191 ; free virtual = 313710
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245221 ; free virtual = 313740

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245220 ; free virtual = 313740
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245219 ; free virtual = 313738
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245220 ; free virtual = 313741
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.117 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313739
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ack" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "busy1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dirReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "go" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.215 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314096
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:20:38 2022...
