// SPDX-License-Identifier: MIT
#pragma once

#include <FEXCore/Core/X86Enums.h>
#include <FEXCore/IR/IR.h>
#include <FEXCore/Utils/CompilerDefs.h>
#include <FEXCore/Utils/Telemetry.h>

#include <atomic>
#include <cstddef>
#include <cstring>
#include <stdint.h>
#include <string_view>
#include <type_traits>

namespace FEXCore::Core {
// Wrapper around std::atomic using std::memory_order_relaxed.
// This allows compilers to emit more performant code at the expense of visibly tearing.
// In particular, increments/decrements may visibly tear if a signal is received half-way through.
//
// Prefer std::atomic with default memory ordering unless you really know what you're doing.
// Primarily this ensure program ordering when signals are concerned.
template<typename T>
class NonAtomicRefCounter {
public:
  void Increment(T Value) {
    // Specifically avoiding fetch_add here because that will turn in to ldxr+stxr or lock xadd.
    // FEX very specifically wants to use simple loadstore instructions for this
    //
    // ARM64 ex:
    // ldr x0, [x1];
    // add x0, x0, #1;
    // str x0, [x1];
    //
    // x86-64 ex:
    // inc qword [rax];
    auto Current = AtomicVariable.load(std::memory_order_relaxed);
    AtomicVariable.store(Current + Value, std::memory_order_relaxed);
  }

  // Returns original value.
  // x86-64 needs to know the result on decrement.
  T Decrement(T Value) {
    // Specifically avoiding fetch_sub here because that will turn into ldxr+stxr or lock xadd.
    // FEX very specifically wants to use simple loadstore instructions for this
    //
    // ARM64 ex:
    // ldr x0, [x1];
    // sub x0, x0, #1;
    // str x0, [x1];
    //
    // x86-64 ex:
    // dec qword [rax];
    auto Current = AtomicVariable.load(std::memory_order_relaxed);
    AtomicVariable.store(Current - Value, std::memory_order_relaxed);
    return Current;
  }

  T Load() const {
    return AtomicVariable.load(std::memory_order_relaxed);
  }

  void Store(T Value) {
    AtomicVariable.store(Value, std::memory_order_relaxed);
  }

private:
  std::atomic<T> AtomicVariable;
};
static_assert(std::is_standard_layout_v<NonAtomicRefCounter<uint64_t>>, "Needs to be standard layout");
static_assert(std::is_trivially_copyable_v<NonAtomicRefCounter<uint64_t>>, "needs to be trivially copyable");
static_assert(sizeof(NonAtomicRefCounter<uint64_t>) == sizeof(uint64_t), "Needs to be correct size");

struct alignas(64) CPUState {
  // Allows more efficient handling of the register
  // file in the event AVX is not supported.
  union XMMRegs {
    struct AVX {
      uint64_t data[16][4];
    };
    struct SSE {
      uint64_t data[16][2];
      uint64_t pad[16][2];
    };

    AVX avx;
    SSE sse;
  };

  // Cacheline: 0
  // LEGACY (audit P1).  Used to hold the address of the running JIT block's
  // JITCodeHeader, stored by every EntryPoint prologue.  Block lookup now goes
  // through the per-CodeBuffer host-PC -> block index instead
  // (Interface/Core/CPUBackend.h, CodeBuffer::FindBlockHeader), so the JIT
  // publishes nothing here by default.  The store is still emitted under
  // FEX_NOBLOCKHEADER=0, and the only reader left is the FEX_RIPRECONLOG
  // cross-check in Interface/Core/Core.cpp.  The field itself is retained
  // rather than removed: this struct's layout is baked into emitted code
  // offsets and into out-of-tree tooling that takes offsetof on it.
  uint64_t InlineJITBlockHeader {};
  // Reference counter for FEX's per-thread deferred signals.
  // Counts the nesting depth of program sections that cause signals to be deferred.
  NonAtomicRefCounter<uint64_t> DeferredSignalRefCount;

  // PF/AF raw values. Really only a byte of each matters, but this layout
  // (32-bits and in the first 256 bytes) is necessary to use ldp/stp to
  // spill/fill these togethers efficiently.
  // pf_raw must be initialized to 1 so that reconstructed PF = 0 (matching x86 reset state).
  // PF reconstruction: popcount(pf_raw ^ 1) & 1, so pf_raw=1 gives PF=0.
  uint32_t pf_raw {1};
  uint32_t af_raw {};

  uint64_t rip {}; ///< Current core's RIP. May not be entirely accurate while JIT is active

  uint64_t gregs[16] {};
  uint64_t L1Pointer {};
  uint64_t L1Mask {};
  uint64_t callret_sp {};
  // Shadow call-ret stack bound mirrors. InternalThreadState::CallRetStackBase
  // never changes after thread creation (allocated once, munmap'd only at
  // thread teardown; the code-cache/buffer-rotation paths only VirtualDontNeed
  // the CONTENTS), so both bounds are mirrored into the frame the same way
  // L1Pointer is — one D-form ld off STATE instead of the two dependent loads
  // Frame->Thread->CallRetStackBase (+addis) per CALL push / RET pop.
  // Initialized alongside callret_sp in ThreadManager::CreateThread; zero for
  // threads without a frontend-allocated call-ret stack (compile-only tools),
  // for which every pop reads empty and every push takes the overflow-reset
  // leg without storing.
  //
  // callret_end = base + CALLRET_STACK_SIZE (the empty/top bound, hot on the
  // RET pop) lives here so it shares callret_sp's cache line; callret_base
  // (push bound) sits at the struct tail where it consumes existing padding —
  // see the layout note there.
  uint64_t callret_end {};

  // Cacheline: 1,2,3,4
  // The high 128-bits of AVX registers when not being emulated by SVE256.
  uint64_t avx_high[16][2];

  // Cacheline: 5-12
  XMMRegs xmm {};

  // Cacheline: 13 and onwards.
  // Raw segment register indexes
  uint16_t es_idx {}, cs_idx {}, ss_idx {}, ds_idx {};
  uint16_t gs_idx {}, fs_idx {};
  uint32_t mxcsr {};

  // Segment registers holding base addresses
  uint32_t es_cached {}, cs_cached {}, ss_cached {}, ds_cached {};
  uint64_t gs_cached {};
  uint64_t fs_cached {};
  uint8_t flags[48] {};
  uint64_t mm[8][2] {};

  // 32bit x86 state
  struct gdt_segment {
    uint16_t Limit0;
    uint16_t Base0;
    uint16_t Base1  : 8;
    uint16_t Type   : 4;
    uint16_t S      : 1;
    uint16_t DPL    : 2;
    uint16_t P      : 1;
    uint16_t Limit1 : 4;
    uint16_t AVL    : 1;
    uint16_t L      : 1;
    uint16_t D      : 1;
    uint16_t G      : 1;
    uint16_t Base2  : 8;
  };

  // Array of segments (Access offset matches segment selector TI bit)
  // 0 : GDT
  // 1 : LDT
  // Segments are global to the process.
  // GDT segments are only 32-objects in size.
  //   - Kernel allocates a handful of these for various things.
  //   - Three are reserved for user-space to setup TLS segments in
  // LDT segments are entirely controlled by userspace.
  //   - Kernel allocates up to 8192 ldt segments.
  gdt_segment* segment_arrays[2] {};

  static gdt_segment* GetSegmentFromIndex(CPUState& State, uint16_t Selector) {
    auto base = State.segment_arrays[(Selector >> 2) & 1];
    return &base[Selector >> 3];
  }

  static uint32_t CalculateGDTBase(gdt_segment GDT) {
    uint32_t Base {};
    Base |= GDT.Base2 << 24;
    Base |= GDT.Base1 << 16;
    Base |= GDT.Base0;
    return Base;
  }

  static uint32_t CalculateGDTLimit(gdt_segment GDT) {
    uint32_t Limit {};
    Limit |= GDT.Limit1 << 16;
    Limit |= GDT.Limit0;
    return Limit;
  }

  static void SetGDTBase(gdt_segment* GDT, uint32_t Base) {
    GDT->Base0 = Base;
    GDT->Base1 = Base >> 16;
    GDT->Base2 = Base >> 24;
  }

  static void SetGDTLimit(gdt_segment* GDT, uint32_t Limit) {
    GDT->Limit0 = Limit;
    GDT->Limit1 = Limit >> 16;
  }

  uint16_t FCW {0x37F};
  uint8_t AbridgedFTW {};

  uint8_t _pad2[5];
  // PF/AF are statically mapped as-if they were r16/r17 (which do not exist in
  // x86 otherwise). This allows a straightforward mapping for SRA.
  static constexpr uint8_t PF_AS_GREG = 16;
  static constexpr uint8_t AF_AS_GREG = 17;

  static constexpr size_t FLAG_SIZE = sizeof(flags[0]);
  static constexpr size_t GDT_SIZE = sizeof(gdt_segment);
  static_assert(GDT_SIZE == sizeof(uint64_t), "Segments required to be 8-byte in size.");
  static constexpr size_t GPR_REG_SIZE = sizeof(gregs[0]);
  static constexpr size_t XMM_AVX_REG_SIZE = sizeof(xmm.avx.data[0]);
  static constexpr size_t XMM_SSE_REG_SIZE = XMM_AVX_REG_SIZE / 2;
  static constexpr size_t MM_REG_SIZE = sizeof(mm[0]);

  // Only the first 32 bits are defined.
  static constexpr size_t NUM_EFLAG_BITS = 32;
  static constexpr size_t NUM_FLAGS = sizeof(flags) / FLAG_SIZE;
  static constexpr size_t NUM_GPRS = sizeof(gregs) / GPR_REG_SIZE;
  static constexpr size_t NUM_XMMS = sizeof(xmm) / XMM_AVX_REG_SIZE;
  static constexpr size_t NUM_MMS = sizeof(mm) / MM_REG_SIZE;
  CPUState() {
#ifndef NDEBUG
    // Initialize default CPU state
    rip = ~0ULL;
    // Initialize xmm state with garbage to catch spurious incorrect xmm usage.
    for (auto& xmm : xmm.avx.data) {
      xmm[0] = 0xDEADBEEFULL;
      xmm[1] = 0xBAD0DAD1ULL;
      xmm[2] = 0xDEADCAFEULL;
      xmm[3] = 0xBAD2CAD3ULL;
    }
#endif

    flags[X86State::RFLAG_RESERVED_LOC] = 1; ///< Reserved - Always 1.
    flags[X86State::RFLAG_IF_LOC] = 1;       ///< Interrupt flag - Always 1.

    // DF needs to be initialized to 0 to comply with the Linux ABI. However,
    // we encode DF as 1/-1 within the JIT, so we have to write 0x1 here to
    // zero DF.
    flags[X86State::RFLAG_DF_RAW_LOC] = 0x1;

    // Likewise, SF/ZF/CF/OF must be cleared. This would be simply zeroing
    // NZCV... but we invert CF inside the JIT. So set just bit 29 (carry).
    flags[X86State::RFLAG_NZCV_3_LOC] = (1 << (29 - 24));

    // Default mxcsr value
    // All exception masks enabled.
    mxcsr = 0x1F80;
  }

  // TODO: This should be moved to the frontend.
  constexpr static uint32_t DEFAULT_USER_CS = 6;

  // Follows encoding of the TI bit in segment selector encoding.
  constexpr static uint32_t SEGMENT_ARRAY_INDEX_GDT = 0;
  constexpr static uint32_t SEGMENT_ARRAY_INDEX_LDT = 1;
  Core::CPUState::gdt_segment private_gdt[32] {};

  // callret_end's partner (see the comment at callret_end): the low bound the
  // CALL push checks against. Placed at the struct tail because the cache line
  // holding callret_sp/callret_end (gregs[12..15], L1Pointer, L1Mask) has no
  // free slot left, and this position consumes what was previously tail
  // padding — sizeof(CPUState) and every other member offset are unchanged
  // (asserted below).
  uint64_t callret_base {};
};
static_assert(std::is_trivially_copyable_v<CPUState>, "Needs to be trivial");
static_assert(std::is_standard_layout_v<CPUState>, "This needs to be standard layout");
static_assert(alignof(CPUState) == 64, "CPUState needs to be 64-byte aligned!");
static_assert(offsetof(CPUState, avx_high) % 64 == 0, "avx_high needs to be 64-byte aligned!");
static_assert(offsetof(CPUState, callret_end) == offsetof(CPUState, callret_sp) + 8,
              "callret_sp/callret_end must share a cache line for the RET pop's two loads");
static_assert(offsetof(CPUState, callret_base) + 8 <= 32760,
              "callret mirrors must stay int16-reachable for D-form ld off STATE");
static_assert(offsetof(CPUState, xmm) % 32 == 0, "xmm needs to be 256-bit aligned!");
static_assert(offsetof(CPUState, mm) % 16 == 0, "mm needs to be 128-bit aligned!");
static_assert(offsetof(CPUState, gregs[15]) <= 504, "gregs maximum offset must be <= 504 for ldp/stp to work");
static_assert(offsetof(CPUState, DeferredSignalRefCount) % 8 == 0, "Needs to be 8-byte aligned");
static_assert(offsetof(CPUState, L1Pointer) <= 504, "This needs to be <= 504 for ldp");
static_assert(offsetof(CPUState, L1Mask) == (offsetof(CPUState, L1Pointer) + 8), "These two variables are paired");
static_assert(offsetof(CPUState, pf_raw) <= 252, "pf_raw must be within ldp imm offset range");
static_assert((offsetof(CPUState, pf_raw) + 4) == offsetof(CPUState, af_raw), "pf_raw and af_raw must be sequential");

// Some CPU architectures have a penalty for alignment of ldp/stp not being 2 * <element_size>.
static_assert(offsetof(CPUState, gregs[0]) % 16 == 0, "gregs should be 16-byte aligned");
static_assert(offsetof(CPUState, pf_raw) % 8 == 0, "pf_raw must be 8-byte aligned.");

struct InternalThreadState;

struct JITPointers {

  // Process specific
  uint64_t PrintValue {};
  uint64_t PrintVectorValue {};
  uint64_t PrintMsgValue {};
  uint64_t ThreadRemoveCodeEntryFromJIT {};
  uint64_t SyscallHandlerObj {};
  uint64_t SyscallHandlerFunc {};
  uint64_t ExitFunctionLink {};
  uint64_t MonoBackpatcherWrite {};
  uint64_t LUDIV {};
  uint64_t LDIV {};
  uint64_t ThunkCallbackRet {};
  // PPC64LE: helper called by Yield (PAUSE) when PauseCount hits threshold.
  // Sig: void (*)(); just calls sched_yield(). C-ABI.
  uint64_t PPC64_PauseSchedYield {};


  uint64_t NamedVectorConstantPointers[FEXCore::IR::NamedVectorConstant::NAMED_VECTOR_CONST_POOL_MAX];
  uint64_t IndexedNamedVectorConstantPointers[FEXCore::IR::IndexNamedVectorConstant::INDEXED_NAMED_VECTOR_MAX];
  // JIT-emitted code loads counter addresses out of this table; sized to the
  // subset of TelemetryType entries the JIT actually needs (see the marker
  // in Telemetry.h). C-helper-only counters live above the marker and are
  // reached through the global TelemetryValues array directly.
  uint64_t TelemetryValueAddresses[FEXCore::Telemetry::TYPE_JIT_ADDRESSABLE_LAST];

  /**
   * @name Dispatcher pointers
   * @{ */
  uint64_t DispatcherLoopTop {};
  uint64_t DispatcherLoopTopFillSRA {};
  uint64_t ExitFunctionLinker {};
  uint64_t ThreadStopHandlerSpillSRA {};
  uint64_t ThreadPauseHandlerSpillSRA {};
  uint64_t GuestSignal_SIGILL {};
  uint64_t GuestSignal_SIGTRAP {};
  uint64_t GuestSignal_SIGSEGV {};
  uint64_t SignalReturnHandler {};
  uint64_t SignalReturnHandlerRT {};
  uint64_t L2Pointer {};
  uint64_t LUDIVHandler {};
  uint64_t LDIVHandler {};
  // PPC64LE block linking (constant-target jump exits only) intentionally
  // does NOT add per-thread frame slots.  The dispatcher stub materialises
  // its C++ callee address as an inline constant (PPC64Dispatcher.cpp), and
  // the thunk record itself caches the stub's address in its StubAddr field
  // (JITClass.h).  Keeping the two addresses out of CpuStateFrame is what
  // preserves the InternalThreadState ≤ 2·PAGE_SIZE budget after C4.5/C6/C7.
  /**  @} */

  // Copy of process-wide named vector constants data.
  alignas(16) uint64_t NamedVectorConstants[FEXCore::IR::NamedVectorConstant::NAMED_VECTOR_CONST_POOL_MAX][2];
};

// Each guest JIT frame has one of these.
//
// Cross-arch alignment note: POWER8 has 128-byte L2/L3 cache lines (vs
// ARM64/x86 64-byte). When two per-thread CpuStateFrame allocations land
// adjacent in memory and the structure is only 64-byte aligned, the END
// of one frame and the START of the next share a 128-byte line. Cross-
// thread atomic operations (lwarx/stwcx_.) on either frame then cancel
// the other's reservation -> live-lock or starvation patterns that don't
// reproduce on ARM64. Force 128-byte alignment + trailing pad on PPC64LE
// so adjacent frames are on disjoint cache lines.
#ifdef ARCHITECTURE_ppc64le
struct alignas(128) CpuStateFrame {
#else
struct CpuStateFrame {
#endif
  CPUState State;

  /**
   * @brief Stack location for the CPU backends to return the stack pointer to
   *
   * Allows the CPU cores to do a long jump out of their execution and safely shut down
   */
  uint64_t ReturningStackLocation {};

  /**
   * @brief If we are in an inline syscall we need to store a bit of additional information about this
   *
   * ARM64:
   *  - Bit 15: In syscall
   *  - Bit 14-0: Number of static registers spilled
   */
  uint64_t InSyscallInfo {};


  uint32_t SignalHandlerRefCounter {};

  struct alignas(8) SynchronousFaultDataStruct {
    bool FaultToTopAndGeneratedException {};
    uint8_t Signal;
    uint8_t TrapNo;
    uint8_t si_code;
    uint16_t err_code;
    uint16_t _pad : 16;
  } SynchronousFaultData;

  InternalThreadState* Thread;

  /**
   * @brief One host page, PROT_READ|PROT_WRITE, mmap'd per thread in
   * ContextImpl::CreateThread and unmapped in DestroyThread.
   *
   * The page carries no data. It exists to be mprotect'd PROT_NONE by the
   * signal delegator so that the JIT's deferred-signal poke (one `stb`) faults
   * at the next guest boundary. It used to be an array embedded in
   * InternalThreadState, which forced the whole thread state to be
   * alignas(page) and exactly two pages; on a host whose page is larger than
   * 4K that layout cannot be produced at all and every arming mprotect returns
   * EINVAL. Holding a pointer instead makes the host page size a runtime
   * quantity at the cost of one L1-resident dependent load on the poke.
   */
  uint8_t* InterruptFaultPagePtr {};


#ifdef ARCHITECTURE_ppc64le
  // 16-byte aligned scratch slot used by JIT-emitted helpers that need a
  // bounce buffer for unaligned vector loads/stores or to spill a GPR around
  // mfcr/mfxer. Previously the emitter used r1-relative negative offsets in
  // the ELFv2 288B red zone -- but that fell inside the [stack] mapping only
  // when the mapping was large enough. On Steam's bash subshells with tight
  // clone()-allocated stacks the mapping ended before the ABI red zone did
  // and those stores SEGV'd. Address as
  // `[STATE + offsetof(CpuStateFrame, JITScratch)]`.
  alignas(16) uint64_t JITScratch[2] {};

  // PAUSE-instruction spin-yield counter. Incremented by every guest PAUSE
  // (x86 `0xF3 0x90`) translation; when it reaches FEX_PAUSE_YIELD_THRESHOLD
  // the JIT calls sched_yield() on the host kernel and resets to 0. Pure
  // SMT-yield (`or 27,27,27`) is a CPU-priority hint only — it does NOT
  // surrender the CPU to the OS scheduler, so on workloads with more guest
  // threads than host SMT contexts (or where the lock-holder is parked by
  // the OS), a tight x86 spinlock loop will starve out the lock-holder
  // indefinitely. The counter gates how often we pay the syscall cost
  // (~100ns) vs the SMT-hint cost (1 cycle).
  uint32_t PauseCount {};

  // Pointer to the ppc64le helper-address table. JIT-emitted call sites
  // load `ld TMP1, PPC64_HelperTable_off(STATE); ld TMP1, HELPER*8(TMP1);
  // mtctr TMP1; bctrl` to reach a host C helper (SplitLockEmulate, CRC32,
  // RDRAND, VAES/VSha/PCLMUL, VPCMPESTRX/ISTRX, F64 impls, F16 converters)
  // without baking that helper's absolute address into the block. Placed in
  // the existing pad between PauseCount (uint32) and the 8-byte-aligned
  // Pointers member so CpuStateFrame stays a multiple of 128 bytes and the
  // ARM64 struct layout is unchanged. See P2.1 in docs/TASK_QUEUE.md.
  uint64_t* PPC64_HelperTable {};
#endif

  // Pointers that the JIT needs to load to remove relocations
  JITPointers Pointers;
};
static_assert(offsetof(CpuStateFrame, State) == 0, "CPUState must be first member in CpuStateFrame");
static_assert(offsetof(CpuStateFrame, Pointers) % 8 == 0, "JITPointers need to be aligned to 8 bytes");
static_assert(offsetof(CpuStateFrame, Pointers) + sizeof(CpuStateFrame::Pointers) <= 32760, "JITPointers maximum pointer needs to be less "
                                                                                            "than architecture maximum 32768");
#ifdef ARCHITECTURE_ppc64le
// Ensure adjacent CpuStateFrame allocations land on disjoint 128-byte cache
// lines (POWER8 line size). Without size-multiple-of-128, the trailing bytes
// of one frame share a line with the leading bytes of the next, which
// causes cross-thread atomic reservations on adjacent frames to cancel each
// other and produces livelock patterns that don't reproduce on ARM64.
static_assert((sizeof(CpuStateFrame) % 128) == 0,
              "CpuStateFrame size must be a multiple of 128 bytes on POWER8 to avoid "
              "false sharing across adjacent per-thread frame allocations. Add a "
              "trailing pad inside the struct to absorb the slop.");
#endif

static_assert(std::is_standard_layout<CpuStateFrame>::value, "This needs to be standard layout");
static_assert(sizeof(CpuStateFrame::SynchronousFaultData) == 8, "This needs to be 8 bytes");
static_assert(alignof(CpuStateFrame::SynchronousFaultDataStruct) == 8, "This needs to be 8 bytes");
static_assert(offsetof(CpuStateFrame, SynchronousFaultData) % 8 == 0, "This needs to be aligned");
// The JIT pokes the fault page with `ld TMP, off(STATE); stb r0, 0(TMP)`, and the ld is
// a D-form load whose displacement field is a signed 16-bit immediate. The old embedded
// array had to be within one page of BaseFrameState for the same reason; the pointer
// has to be within signed-16-bit reach of it.
static_assert(offsetof(CpuStateFrame, InterruptFaultPagePtr) + sizeof(void*) <= 32768,
              "InterruptFaultPagePtr must be reachable from STATE with a signed 16-bit D-form displacement");
} // namespace FEXCore::Core
