
---------- Begin Simulation Statistics ----------
final_tick                                83265568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686948                       # Number of bytes of host memory used
host_op_rate                                   253245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   395.65                       # Real time elapsed on the host
host_tick_rate                              210452803                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083266                       # Number of seconds simulated
sim_ticks                                 83265568000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.665311                       # CPI: cycles per instruction
system.cpu.discardedOps                        189370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33869262                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600488                       # IPC: instructions per cycle
system.cpu.numCycles                        166531136                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132661874                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       635148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1271572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            415                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              65993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111037                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57954                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135919                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135919                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572815                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572815                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20028736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20028736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201912                       # Request fanout histogram
system.membus.reqLayer0.occupancy           852917500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087572250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            362881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       669918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       362131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1994                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1906004                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1907998                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        79616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76451648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76531264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169406                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           805832                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000604                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805345     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    487      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             805832                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1195161000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         953516994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               434430                       # number of demand (read+write) hits
system.l2.demand_hits::total                   434508                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              434430                       # number of overall hits
system.l2.overall_hits::total                  434508                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201246                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201918                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            201246                       # number of overall misses
system.l2.overall_misses::total                201918                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17016056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17069756500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53700500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17016056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17069756500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.316586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317269                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.316586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317269                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79911.458333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84553.511623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84538.062481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79911.458333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84553.511623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84538.062481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111037                       # number of writebacks
system.l2.writebacks::total                    111037                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46980500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15003278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15050259000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46980500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15003278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15050259000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.316576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.316576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69911.458333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74554.156728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74538.704980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69911.458333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74554.156728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74538.704980                       # average overall mshr miss latency
system.l2.replacements                         169406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       558881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558881                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       558881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              481                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          481                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            137626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137626                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          135919                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              135919                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11796169000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11796169000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.496880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86788.226812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86788.226812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       135919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10436979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10436979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.496880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76788.226812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76788.226812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79911.458333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79911.458333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46980500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46980500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69911.458333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69911.458333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        296804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            296804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5219887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5219887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       362131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79903.975385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79903.975385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4566299500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4566299500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69905.535739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69905.535739                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31887.666610                       # Cycle average of tags in use
system.l2.tags.total_refs                     1271496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.289117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      78.837304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        88.885832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31719.943475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15008                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20546206                       # Number of tag accesses
system.l2.tags.data_accesses                 20546206                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005447262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201912                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111037                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.374812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.840860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.274367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6488     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      0.39%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4384     65.96%     65.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.47%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2055     30.92%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.57%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12922368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83255235000                       # Total gap between requests
system.mem_ctrls.avgGap                     266034.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12877440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 516516.022565293766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154655043.006492197514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85326602.227705940604                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201240                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111037                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19419750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6707235750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1959180457500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28898.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33329.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17644392.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12879360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12922368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111037                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111037                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       516516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154678102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155194618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       516516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       516516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85345818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85345818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85345818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       516516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154678102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       240540436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201882                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111012                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6917                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2941368000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6726655500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14569.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33319.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139075                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70156                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.176119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.018344                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.516081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67248     64.87%     64.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15111     14.58%     79.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2742      2.65%     82.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1456      1.40%     83.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9331      9.00%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1174      1.13%     93.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          550      0.53%     94.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          477      0.46%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5574      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12920448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.171559                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.326602                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       366688980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       194899815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719690580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286739820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6572345520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21244583430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14083802880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43468751025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.049535                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36396966000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2780180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44088422000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       373464840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198501270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721746900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292742820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6572345520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21619454760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13768121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43546377870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.981815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35571282000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2780180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44914106000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277876                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277876                       # number of overall hits
system.cpu.icache.overall_hits::total        10277876                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          750                       # number of overall misses
system.cpu.icache.overall_misses::total           750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56415000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56415000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56415000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56415000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        75220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        75220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        75220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        75220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          494                       # number of writebacks
system.cpu.icache.writebacks::total               494                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55665000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55665000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        74220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        74220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        74220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        74220                       # average overall mshr miss latency
system.cpu.icache.replacements                    494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277876                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        75220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        75220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        74220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        74220                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.402807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13704.834667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.402807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41115254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41115254                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51373125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51373125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51373635                       # number of overall hits
system.cpu.dcache.overall_hits::total        51373635                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       690369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         690369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       698278                       # number of overall misses
system.cpu.dcache.overall_misses::total        698278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24099598000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24099598000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24099598000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24099598000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34908.285279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34908.285279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34512.898874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34512.898874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       200868                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.371219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       558881                       # number of writebacks
system.cpu.dcache.writebacks::total            558881                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62598                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62598                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635676                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21859311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21859311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22534161999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22534161999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34820.517354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34820.517354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35449.131317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35449.131317                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40759515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40759515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8586839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8586839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24194.959454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24194.959454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8206305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8206305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23166.863810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23166.863810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10613610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10613610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       335467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15512758500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15512758500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46242.278674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46242.278674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61922                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61922                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13653005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13653005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49911.369245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49911.369245                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    674850999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    674850999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85370.145351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85370.145351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.729709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.817446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.729709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208923632                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208923632                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485800                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735518                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103814                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101810                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65371                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              400                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474961                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83265568000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
