Memory system setup successful.
======================================================================

Printing all memory objects ... 

[DL1Cache]
device type = cache
write policy = WB
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[IL1Cache]
device type = cache
write policy = WB
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[L2Cache]
device type = cache
write policy = WB
hit time = 10
capacity = 16384
block size = 64
associativity = 4
lower level = Memory

[Memory]
device type = dram
hit time = 100

======================================================================
[IF CYCLE: 1] STORE: (Seq:        1)(Addr: 39168)(PC: 0)
IL1Cache->access(MemRead, addr: 0, latency: 2)
CYCLE: 1 -> 2
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3] STORE: (Seq:        2)(Addr: 71936)(PC: 4)
IL1Cache->access(MemRead, addr: 4, latency: 2)
CYCLE: 3 -> 4
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5] STORE: (Seq:        3)(Addr: 104704)(PC: 8)
IL1Cache->access(MemRead, addr: 8, latency: 2)
CYCLE: 5 -> 6
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 7] STORE: (Seq:        1)(Addr: 39168)(PC: 0)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemWrite, addr: 39168, latency: 12)
Memory->access(MemWrite, addr: 39168, latency: 112)
CYCLE: 7 -> 7
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 7] STORE: (Seq:        4)(Addr: 137472)(PC: 12)
IL1Cache->access(MemRead, addr: 12, latency: 2)
CYCLE: 7 -> 8
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 9] STORE: (Seq:        2)(Addr: 71936)(PC: 4)
DL1Cache->access(MemWrite, addr: 71936, latency: 2)
L2Cache->access(MemWrite, addr: 71936, latency: 12)
Memory->access(MemWrite, addr: 71936, latency: 112)
CYCLE: 9 -> 9
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=1
(1, 1) tag=8:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=1
(0, 0) tag=4:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 9] STORE: (Seq:        5)(Addr: 170240)(PC: 16)
IL1Cache->access(MemRead, addr: 16, latency: 2)
CYCLE: 9 -> 10
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=1
(1, 1) tag=8:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=1
(0, 0) tag=4:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 11] STORE: (Seq:        3)(Addr: 104704)(PC: 8)
DL1Cache->access(MemWrite, addr: 104704, latency: 2)
L2Cache->access(MemWrite, addr: 104704, latency: 12)
Memory->access(MemWrite, addr: 104704, latency: 112)
CYCLE: 11 -> 11
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=2
(1, 1) tag=8:valid=1:dirty=0:age=1
(2, 2) tag=12:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=2
(0, 0) tag=4:valid=1:dirty=0:age=1
(0, 0) tag=6:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 11] STORE: (Seq:        6)(Addr: 39168)(PC: 20)
IL1Cache->access(MemRead, addr: 20, latency: 2)
CYCLE: 11 -> 12
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=2
(1, 1) tag=8:valid=1:dirty=0:age=1
(2, 2) tag=12:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=2
(0, 0) tag=4:valid=1:dirty=0:age=1
(0, 0) tag=6:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 13] STORE: (Seq:        4)(Addr: 137472)(PC: 12)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemWrite, addr: 137472, latency: 12)
Memory->access(MemWrite, addr: 137472, latency: 112)
CYCLE: 13 -> 13
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=3
(1, 1) tag=8:valid=1:dirty=0:age=2
(2, 2) tag=12:valid=1:dirty=0:age=1
(3, 3) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=3
(0, 0) tag=4:valid=1:dirty=0:age=2
(0, 0) tag=6:valid=1:dirty=0:age=1
(0, 0) tag=8:valid=1:dirty=0:age=0
======================================================================
[IF CYCLE: 13] STORE: (Seq:        7)(Addr: 137472)(PC: 24)
IL1Cache->access(MemRead, addr: 24, latency: 2)
CYCLE: 13 -> 14
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=3
(1, 1) tag=8:valid=1:dirty=0:age=2
(2, 2) tag=12:valid=1:dirty=0:age=1
(3, 3) tag=16:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=3
(0, 0) tag=4:valid=1:dirty=0:age=2
(0, 0) tag=6:valid=1:dirty=0:age=1
(0, 0) tag=8:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 15] STORE: (Seq:        5)(Addr: 170240)(PC: 16)
DL1Cache->access(MemWrite, addr: 170240, latency: 2)
L2Cache->access(MemWrite, addr: 170240, latency: 12)
Memory->access(MemWrite, addr: 170240, latency: 112)
CYCLE: 15 -> 15
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=0:age=4
(1, 1) tag=8:valid=1:dirty=0:age=3
(2, 2) tag=12:valid=1:dirty=0:age=2
(3, 3) tag=16:valid=1:dirty=0:age=1
(4, 4) tag=20:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=4
(0, 0) tag=4:valid=1:dirty=0:age=3
(0, 0) tag=6:valid=1:dirty=0:age=2
(0, 0) tag=8:valid=1:dirty=0:age=1
(1, 1) tag=10:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 16] STORE: (Seq:        6)(Addr: 39168)(PC: 20)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
CYCLE: 16 -> 16
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=1:age=0
(1, 1) tag=8:valid=1:dirty=0:age=3
(2, 2) tag=12:valid=1:dirty=0:age=2
(3, 3) tag=16:valid=1:dirty=0:age=1
(4, 4) tag=20:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=4
(0, 0) tag=4:valid=1:dirty=0:age=3
(0, 0) tag=6:valid=1:dirty=0:age=2
(0, 0) tag=8:valid=1:dirty=0:age=1
(1, 1) tag=10:valid=1:dirty=0:age=0
======================================================================
[MEM CYCLE: 17] STORE: (Seq:        7)(Addr: 137472)(PC: 24)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
CYCLE: 17 -> 17
======================================================================
Printing all cache contents ...
[DL1Cache]
(0, 0) tag=4:valid=1:dirty=1:age=2
(1, 1) tag=8:valid=1:dirty=0:age=5
(2, 2) tag=12:valid=1:dirty=0:age=4
(3, 3) tag=16:valid=1:dirty=1:age=0
(4, 4) tag=20:valid=1:dirty=0:age=0
[IL1Cache]
[L2Cache]
(0, 0) tag=2:valid=1:dirty=0:age=4
(0, 0) tag=4:valid=1:dirty=0:age=3
(0, 0) tag=6:valid=1:dirty=0:age=2
(0, 0) tag=8:valid=1:dirty=0:age=1
(1, 1) tag=10:valid=1:dirty=0:age=0
======================================================================
======================================================================

Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=0:writeHits=2:writeMisses=5:writeBacks=0
IL1Cache:readHits=7:readMisses=0:writeHits=0:writeMisses=0:writeBacks=0
L2Cache:readHits=0:readMisses=0:writeHits=0:writeMisses=5:writeBacks=0
Memory:readHits=0:writeHits=5

======================================================================
+ Memory stall cycles : 7
+ Number of cycles : 18
+ IPC (Instructions Per Cycle) : 0.3889
