NDS Database:  version P.20131013

NDS_INFO | xc9500xl | 9572XL44VQ | XC9572XL-10-VQ44

DEVICE | 9572XL | 9572XL44VQ | 

NETWORK | XC9572_Test | 0 | 0 | 16391

INPUT_INSTANCE | 0 | 0 | NULL | CLK_IBUF | XC9572_Test_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK | 1162 | PI | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<20> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<18> | 1150 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<18>.Q | clk_divider<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<19> | 1151 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<19>.Q | clk_divider<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | clk_divider<20>$Q | 1140 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<20>.Q | clk_divider<20> | 0 | 0 | MC_Q

SIGNAL_INSTANCE | clk_divider<20>.SI | clk_divider<20> | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<18> | 1150 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<18>.Q | clk_divider<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<19> | 1151 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<19>.Q | clk_divider<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<20>.D1 | 1164 | ? | 0 | 0 | clk_divider<20> | NULL | NULL | clk_divider<20>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<20>.D2 | 1165 | ? | 0 | 4096 | clk_divider<20> | NULL | NULL | clk_divider<20>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 20 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<15> | IV_TRUE | clk_divider<16> | IV_TRUE | clk_divider<17> | IV_TRUE | clk_divider<18> | IV_TRUE | clk_divider<19> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<20>.REG | clk_divider<20> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<20>.D | 1163 | ? | 0 | 0 | clk_divider<20> | NULL | NULL | clk_divider<20>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<20>.Q | 1166 | ? | 0 | 0 | clk_divider<20> | NULL | NULL | clk_divider<20>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<0> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<0>.SI | clk_divider<0> | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<0>.D1 | 1168 | ? | 0 | 4096 | clk_divider<0> | NULL | NULL | clk_divider<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<0>.D2 | 1169 | ? | 0 | 4096 | clk_divider<0> | NULL | NULL | clk_divider<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | clk_divider<0>.REG | clk_divider<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<0>.D | 1167 | ? | 0 | 0 | clk_divider<0> | NULL | NULL | clk_divider<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<0>.Q | 1170 | ? | 0 | 0 | clk_divider<0> | NULL | NULL | clk_divider<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<10> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<10>.SI | clk_divider<10> | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<10>.D1 | 1172 | ? | 0 | 0 | clk_divider<10> | NULL | NULL | clk_divider<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<10>.D2 | 1173 | ? | 0 | 4096 | clk_divider<10> | NULL | NULL | clk_divider<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 10 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<10>.REG | clk_divider<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<10>.D | 1171 | ? | 0 | 0 | clk_divider<10> | NULL | NULL | clk_divider<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<10>.Q | 1174 | ? | 0 | 0 | clk_divider<10> | NULL | NULL | clk_divider<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<11> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<11>.SI | clk_divider<11> | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<11>.D1 | 1176 | ? | 0 | 0 | clk_divider<11> | NULL | NULL | clk_divider<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<11>.D2 | 1177 | ? | 0 | 4096 | clk_divider<11> | NULL | NULL | clk_divider<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<11>.REG | clk_divider<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<11>.D | 1175 | ? | 0 | 0 | clk_divider<11> | NULL | NULL | clk_divider<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<11>.Q | 1178 | ? | 0 | 0 | clk_divider<11> | NULL | NULL | clk_divider<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<12> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<12>.SI | clk_divider<12> | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<12>.D1 | 1180 | ? | 0 | 0 | clk_divider<12> | NULL | NULL | clk_divider<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<12>.D2 | 1181 | ? | 0 | 4096 | clk_divider<12> | NULL | NULL | clk_divider<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 12 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<12>.REG | clk_divider<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<12>.D | 1179 | ? | 0 | 0 | clk_divider<12> | NULL | NULL | clk_divider<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<12>.Q | 1182 | ? | 0 | 0 | clk_divider<12> | NULL | NULL | clk_divider<12>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<13> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<13>.SI | clk_divider<13> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<13>.D1 | 1184 | ? | 0 | 0 | clk_divider<13> | NULL | NULL | clk_divider<13>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<13>.D2 | 1185 | ? | 0 | 4096 | clk_divider<13> | NULL | NULL | clk_divider<13>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 13 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<13>.REG | clk_divider<13> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<13>.D | 1183 | ? | 0 | 0 | clk_divider<13> | NULL | NULL | clk_divider<13>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<13>.Q | 1186 | ? | 0 | 0 | clk_divider<13> | NULL | NULL | clk_divider<13>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<14> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<14>.SI | clk_divider<14> | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<14>.D1 | 1188 | ? | 0 | 0 | clk_divider<14> | NULL | NULL | clk_divider<14>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<14>.D2 | 1189 | ? | 0 | 4096 | clk_divider<14> | NULL | NULL | clk_divider<14>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<14>.REG | clk_divider<14> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<14>.D | 1187 | ? | 0 | 0 | clk_divider<14> | NULL | NULL | clk_divider<14>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<14>.Q | 1190 | ? | 0 | 0 | clk_divider<14> | NULL | NULL | clk_divider<14>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<15> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<15>.SI | clk_divider<15> | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<15>.D1 | 1192 | ? | 0 | 0 | clk_divider<15> | NULL | NULL | clk_divider<15>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<15>.D2 | 1193 | ? | 0 | 4096 | clk_divider<15> | NULL | NULL | clk_divider<15>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<15>.REG | clk_divider<15> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<15>.D | 1191 | ? | 0 | 0 | clk_divider<15> | NULL | NULL | clk_divider<15>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<15>.Q | 1194 | ? | 0 | 0 | clk_divider<15> | NULL | NULL | clk_divider<15>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<16> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<16>.SI | clk_divider<16> | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<16>.D1 | 1196 | ? | 0 | 0 | clk_divider<16> | NULL | NULL | clk_divider<16>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<16>.D2 | 1197 | ? | 0 | 4096 | clk_divider<16> | NULL | NULL | clk_divider<16>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<15> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<16>.REG | clk_divider<16> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<16>.D | 1195 | ? | 0 | 0 | clk_divider<16> | NULL | NULL | clk_divider<16>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<16>.Q | 1198 | ? | 0 | 0 | clk_divider<16> | NULL | NULL | clk_divider<16>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<17> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<17>.SI | clk_divider<17> | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<17>.D1 | 1200 | ? | 0 | 0 | clk_divider<17> | NULL | NULL | clk_divider<17>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<17>.D2 | 1201 | ? | 0 | 4096 | clk_divider<17> | NULL | NULL | clk_divider<17>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<15> | IV_TRUE | clk_divider<16> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<17>.REG | clk_divider<17> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<17>.D | 1199 | ? | 0 | 0 | clk_divider<17> | NULL | NULL | clk_divider<17>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<17>.Q | 1202 | ? | 0 | 0 | clk_divider<17> | NULL | NULL | clk_divider<17>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<18> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<18> | 1150 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<18>.Q | clk_divider<18> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<18>.SI | clk_divider<18> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<18>.D1 | 1204 | ? | 0 | 0 | clk_divider<18> | NULL | NULL | clk_divider<18>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<18>.D2 | 1205 | ? | 0 | 4096 | clk_divider<18> | NULL | NULL | clk_divider<18>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 18 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<15> | IV_TRUE | clk_divider<16> | IV_TRUE | clk_divider<17> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<18>.REG | clk_divider<18> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<18>.D | 1203 | ? | 0 | 0 | clk_divider<18> | NULL | NULL | clk_divider<18>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<18>.Q | 1206 | ? | 0 | 0 | clk_divider<18> | NULL | NULL | clk_divider<18>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<19> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<18> | 1150 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<18>.Q | clk_divider<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<19> | 1151 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<19>.Q | clk_divider<19> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<19>.SI | clk_divider<19> | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<10> | 1142 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<10>.Q | clk_divider<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<11> | 1143 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<11>.Q | clk_divider<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<12> | 1144 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<12>.Q | clk_divider<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<13> | 1145 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<13>.Q | clk_divider<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<14> | 1146 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<14>.Q | clk_divider<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<15> | 1147 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<15>.Q | clk_divider<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<16> | 1148 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<16>.Q | clk_divider<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<17> | 1149 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<17>.Q | clk_divider<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<18> | 1150 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<18>.Q | clk_divider<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<19>.D1 | 1208 | ? | 0 | 0 | clk_divider<19> | NULL | NULL | clk_divider<19>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<19>.D2 | 1209 | ? | 0 | 4096 | clk_divider<19> | NULL | NULL | clk_divider<19>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 19 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<10> | IV_TRUE | clk_divider<11> | IV_TRUE | clk_divider<12> | IV_TRUE | clk_divider<13> | IV_TRUE | clk_divider<14> | IV_TRUE | clk_divider<15> | IV_TRUE | clk_divider<16> | IV_TRUE | clk_divider<17> | IV_TRUE | clk_divider<18> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8> | IV_TRUE | clk_divider<9>

SRFF_INSTANCE | clk_divider<19>.REG | clk_divider<19> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<19>.D | 1207 | ? | 0 | 0 | clk_divider<19> | NULL | NULL | clk_divider<19>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<19>.Q | 1210 | ? | 0 | 0 | clk_divider<19> | NULL | NULL | clk_divider<19>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<1> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<1>.SI | clk_divider<1> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<1>.D1 | 1212 | ? | 0 | 0 | clk_divider<1> | NULL | NULL | clk_divider<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<1>.D2 | 1213 | ? | 0 | 4096 | clk_divider<1> | NULL | NULL | clk_divider<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | clk_divider<0>

SRFF_INSTANCE | clk_divider<1>.REG | clk_divider<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<1>.D | 1211 | ? | 0 | 0 | clk_divider<1> | NULL | NULL | clk_divider<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<1>.Q | 1214 | ? | 0 | 0 | clk_divider<1> | NULL | NULL | clk_divider<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<2> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<2>.SI | clk_divider<2> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<2>.D1 | 1216 | ? | 0 | 0 | clk_divider<2> | NULL | NULL | clk_divider<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<2>.D2 | 1217 | ? | 0 | 4096 | clk_divider<2> | NULL | NULL | clk_divider<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1>

SRFF_INSTANCE | clk_divider<2>.REG | clk_divider<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<2>.D | 1215 | ? | 0 | 0 | clk_divider<2> | NULL | NULL | clk_divider<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<2>.Q | 1218 | ? | 0 | 0 | clk_divider<2> | NULL | NULL | clk_divider<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<3> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<3>.SI | clk_divider<3> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<3>.D1 | 1220 | ? | 0 | 0 | clk_divider<3> | NULL | NULL | clk_divider<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<3>.D2 | 1221 | ? | 0 | 4096 | clk_divider<3> | NULL | NULL | clk_divider<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2>

SRFF_INSTANCE | clk_divider<3>.REG | clk_divider<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<3>.D | 1219 | ? | 0 | 0 | clk_divider<3> | NULL | NULL | clk_divider<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<3>.Q | 1222 | ? | 0 | 0 | clk_divider<3> | NULL | NULL | clk_divider<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<4> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<4>.SI | clk_divider<4> | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<4>.D1 | 1224 | ? | 0 | 0 | clk_divider<4> | NULL | NULL | clk_divider<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<4>.D2 | 1225 | ? | 0 | 4096 | clk_divider<4> | NULL | NULL | clk_divider<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3>

SRFF_INSTANCE | clk_divider<4>.REG | clk_divider<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<4>.D | 1223 | ? | 0 | 0 | clk_divider<4> | NULL | NULL | clk_divider<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<4>.Q | 1226 | ? | 0 | 0 | clk_divider<4> | NULL | NULL | clk_divider<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<5> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<5>.SI | clk_divider<5> | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<5>.D1 | 1228 | ? | 0 | 0 | clk_divider<5> | NULL | NULL | clk_divider<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<5>.D2 | 1229 | ? | 0 | 4096 | clk_divider<5> | NULL | NULL | clk_divider<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4>

SRFF_INSTANCE | clk_divider<5>.REG | clk_divider<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<5>.D | 1227 | ? | 0 | 0 | clk_divider<5> | NULL | NULL | clk_divider<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<5>.Q | 1230 | ? | 0 | 0 | clk_divider<5> | NULL | NULL | clk_divider<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<6> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<6>.SI | clk_divider<6> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<6>.D1 | 1232 | ? | 0 | 0 | clk_divider<6> | NULL | NULL | clk_divider<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<6>.D2 | 1233 | ? | 0 | 4096 | clk_divider<6> | NULL | NULL | clk_divider<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5>

SRFF_INSTANCE | clk_divider<6>.REG | clk_divider<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<6>.D | 1231 | ? | 0 | 0 | clk_divider<6> | NULL | NULL | clk_divider<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<6>.Q | 1234 | ? | 0 | 0 | clk_divider<6> | NULL | NULL | clk_divider<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<7> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<7>.SI | clk_divider<7> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<7>.D1 | 1236 | ? | 0 | 0 | clk_divider<7> | NULL | NULL | clk_divider<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<7>.D2 | 1237 | ? | 0 | 4096 | clk_divider<7> | NULL | NULL | clk_divider<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6>

SRFF_INSTANCE | clk_divider<7>.REG | clk_divider<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<7>.D | 1235 | ? | 0 | 0 | clk_divider<7> | NULL | NULL | clk_divider<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<7>.Q | 1238 | ? | 0 | 0 | clk_divider<7> | NULL | NULL | clk_divider<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<8> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<8>.SI | clk_divider<8> | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<8>.D1 | 1240 | ? | 0 | 0 | clk_divider<8> | NULL | NULL | clk_divider<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<8>.D2 | 1241 | ? | 0 | 4096 | clk_divider<8> | NULL | NULL | clk_divider<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7>

SRFF_INSTANCE | clk_divider<8>.REG | clk_divider<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<8>.D | 1239 | ? | 0 | 0 | clk_divider<8> | NULL | NULL | clk_divider<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<8>.Q | 1242 | ? | 0 | 0 | clk_divider<8> | NULL | NULL | clk_divider<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | clk_divider<9> | XC9572_Test_COPY_0_COPY_0 | 2155877376 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_divider<9> | 1160 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<9>.Q | clk_divider<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_divider<9>.SI | clk_divider<9> | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<0> | 1141 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<0>.Q | clk_divider<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<1> | 1152 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<1>.Q | clk_divider<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<2> | 1153 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<2>.Q | clk_divider<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<3> | 1154 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<3>.Q | clk_divider<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<4> | 1155 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<4>.Q | clk_divider<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<5> | 1156 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<5>.Q | clk_divider<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<6> | 1157 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<6>.Q | clk_divider<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<7> | 1158 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<7>.Q | clk_divider<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_divider<8> | 1159 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<8>.Q | clk_divider<8> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_divider<9>.D1 | 1244 | ? | 0 | 0 | clk_divider<9> | NULL | NULL | clk_divider<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_divider<9>.D2 | 1245 | ? | 0 | 4096 | clk_divider<9> | NULL | NULL | clk_divider<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | clk_divider<0> | IV_TRUE | clk_divider<1> | IV_TRUE | clk_divider<2> | IV_TRUE | clk_divider<3> | IV_TRUE | clk_divider<4> | IV_TRUE | clk_divider<5> | IV_TRUE | clk_divider<6> | IV_TRUE | clk_divider<7> | IV_TRUE | clk_divider<8>

SRFF_INSTANCE | clk_divider<9>.REG | clk_divider<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_divider<9>.D | 1243 | ? | 0 | 0 | clk_divider<9> | NULL | NULL | clk_divider<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1139 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_divider<9>.Q | 1246 | ? | 0 | 0 | clk_divider<9> | NULL | NULL | clk_divider<9>.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LED | XC9572_Test_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | clk_divider<20>$Q | 1140 | ? | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | clk_divider<20>.Q | clk_divider<20> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED | 1161 | PO | 0 | 0 | XC9572_Test_COPY_0_COPY_0 | NULL | NULL | LED | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | XC9572_Test_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | clk_divider<20> | 1 | NULL | 0 | LED | 1 | 44 | 57344
FBPIN | 14 | NULL | 0 | CLK_IBUF | 0 | NULL | 0 | 1 | 57344

FB_INSTANCE | FOOBAR2_ | XC9572_Test_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | clk_divider<9> | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | clk_divider<8> | 1 | NULL | 0 | NULL | 0 | 29 | 49152
FBPIN | 3 | clk_divider<7> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | clk_divider<6> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | clk_divider<5> | 1 | NULL | 0 | NULL | 0 | 30 | 49152
FBPIN | 6 | clk_divider<4> | 1 | NULL | 0 | NULL | 0 | 31 | 49152
FBPIN | 7 | clk_divider<3> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clk_divider<2> | 1 | NULL | 0 | NULL | 0 | 32 | 49152
FBPIN | 9 | clk_divider<19> | 1 | NULL | 0 | NULL | 0 | 33 | 51200
FBPIN | 10 | clk_divider<18> | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | clk_divider<17> | 1 | NULL | 0 | NULL | 0 | 34 | 53248
FBPIN | 12 | clk_divider<16> | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | clk_divider<15> | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | clk_divider<14> | 1 | NULL | 0 | NULL | 0 | 36 | 53248
FBPIN | 15 | clk_divider<13> | 1 | NULL | 0 | NULL | 0 | 37 | 49152
FBPIN | 16 | clk_divider<12> | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | clk_divider<11> | 1 | NULL | 0 | NULL | 0 | 38 | 49152
FBPIN | 18 | clk_divider<10> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | XC9572_Test_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 17 | clk_divider<1> | 1 | NULL | 0 | NULL | 0 | 16 | 49152
FBPIN | 18 | clk_divider<0> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | XC9572_Test_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | XC9572_Test_COPY_0_COPY_0 | 0 | 0 | 0


FB_ORDER_OF_INPUTS | FOOBAR1_ | 1 | clk_divider<8> | NULL | 4 | clk_divider<5> | NULL | 7 | clk_divider<2> | NULL | 9 | clk_divider<18> | NULL | 10 | clk_divider<17> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 13 | clk_divider<14> | NULL | 15 | clk_divider<12> | NULL | 16 | clk_divider<11> | NULL | 23 | clk_divider<13> | NULL | 26 | clk_divider<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 34 | clk_divider<6> | NULL | 37 | clk_divider<9> | NULL | 39 | clk_divider<19> | NULL | 41 | clk_divider<15> | NULL | 44 | clk_divider<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 45 | clk_divider<3> | NULL | 48 | clk_divider<7> | NULL | 49 | clk_divider<10> | NULL | 50 | clk_divider<16> | NULL | 52 | clk_divider<0> | NULL

FB_IMUX_INDEX | FOOBAR1_ | -1 | 19 | -1 | -1 | 22 | -1 | -1 | 25 | -1 | 27 | 28 | -1 | -1 | 31 | -1 | 33 | 34 | -1 | -1 | -1 | -1 | -1 | -1 | 32 | -1 | -1 | 23 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 21 | -1 | -1 | 18 | -1 | 26 | -1 | 30 | -1 | -1 | 52 | 24 | -1 | -1 | 20 | 35 | 29 | -1 | 53 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 1 | clk_divider<8> | NULL | 4 | clk_divider<5> | NULL | 7 | clk_divider<2> | NULL | 9 | clk_divider<18> | NULL | 10 | clk_divider<17> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 13 | clk_divider<14> | NULL | 15 | clk_divider<12> | NULL | 16 | clk_divider<11> | NULL | 23 | clk_divider<13> | NULL | 26 | clk_divider<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 34 | clk_divider<6> | NULL | 37 | clk_divider<9> | NULL | 41 | clk_divider<15> | NULL | 44 | clk_divider<1> | NULL | 45 | clk_divider<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 48 | clk_divider<7> | NULL | 49 | clk_divider<10> | NULL | 50 | clk_divider<16> | NULL | 52 | clk_divider<0> | NULL

FB_IMUX_INDEX | FOOBAR2_ | -1 | 19 | -1 | -1 | 22 | -1 | -1 | 25 | -1 | 27 | 28 | -1 | -1 | 31 | -1 | 33 | 34 | -1 | -1 | -1 | -1 | -1 | -1 | 32 | -1 | -1 | 23 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 21 | -1 | -1 | 18 | -1 | -1 | -1 | 30 | -1 | -1 | 52 | 24 | -1 | -1 | 20 | 35 | 29 | -1 | 53 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 52 | clk_divider<0> | NULL

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 53 | -1


GLOBAL_FCLK | CLK | 2 | 2
