# py_vhdl_block_diagram
This project will be used for creating a block diagram from vhdl disgn files. It will be good to have different tiers; e.g. tier one top level, tier two top level with submodules... 
