set_min_delay 4.0 -rise -rise_through * -to port2 -rise_to clk* -fall_to core_clock -ignore_clock_latency -reset_path
