<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TTT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="checkerboard_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="checkerboard_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_unit_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ttt_top_level_module.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ttt_top_level_module.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ttt_top_level_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ttt_top_level_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ttt_top_level_module.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ttt_top_level_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ttt_top_level_module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ttt_top_level_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ttt_top_level_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ttt_top_level_module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ttt_top_level_module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ttt_top_level_module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ttt_top_level_module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ttt_top_level_module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ttt_top_level_module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ttt_top_level_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ttt_top_level_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ttt_top_level_module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ttt_top_level_module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ttt_top_level_module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ttt_top_level_module.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ttt_top_level_module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ttt_top_level_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ttt_top_level_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ttt_top_level_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ttt_top_level_module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ttt_top_level_module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ttt_top_level_module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ttt_top_level_module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ttt_top_level_module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ttt_top_level_module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ttt_top_level_module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ttt_top_level_module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ttt_top_level_module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ttt_top_level_module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ttt_top_level_module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ttt_top_level_module_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ttt_top_level_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544498542" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544498542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544588265" xil_pn:in_ck="-8861027698029101762" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544588265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="checker_board.v"/>
      <outfile xil_pn:name="checkerboard_tb.v"/>
      <outfile xil_pn:name="clock_divider_1kHz.v"/>
      <outfile xil_pn:name="clock_divider_25MHz.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="display_control_led.v"/>
      <outfile xil_pn:name="fsm_1p_game.v"/>
      <outfile xil_pn:name="memory_unit.v"/>
      <outfile xil_pn:name="memory_unit_tb.v"/>
      <outfile xil_pn:name="seven_segment_decoder.v"/>
      <outfile xil_pn:name="switch_bit_reducer.v"/>
      <outfile xil_pn:name="ttt_top_level_module.v"/>
      <outfile xil_pn:name="vga_controller_640_60.v"/>
      <outfile xil_pn:name="vga_display.v"/>
    </transform>
    <transform xil_pn:end_ts="1544588099" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1700826062592883255" xil_pn:start_ts="1544588099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544588099" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7924401558452916103" xil_pn:start_ts="1544588099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544498542" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8842462356094186578" xil_pn:start_ts="1544498542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544588265" xil_pn:in_ck="-8861027698029101762" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544588265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="checker_board.v"/>
      <outfile xil_pn:name="checkerboard_tb.v"/>
      <outfile xil_pn:name="clock_divider_1kHz.v"/>
      <outfile xil_pn:name="clock_divider_25MHz.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="display_control_led.v"/>
      <outfile xil_pn:name="fsm_1p_game.v"/>
      <outfile xil_pn:name="memory_unit.v"/>
      <outfile xil_pn:name="memory_unit_tb.v"/>
      <outfile xil_pn:name="seven_segment_decoder.v"/>
      <outfile xil_pn:name="switch_bit_reducer.v"/>
      <outfile xil_pn:name="ttt_top_level_module.v"/>
      <outfile xil_pn:name="vga_controller_640_60.v"/>
      <outfile xil_pn:name="vga_display.v"/>
    </transform>
    <transform xil_pn:end_ts="1544588270" xil_pn:in_ck="-8861027698029101762" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6513940557021303023" xil_pn:start_ts="1544588265">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1544588151" xil_pn:in_ck="-6574883635679038499" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8317358173204167308" xil_pn:start_ts="1544588150">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="checkerboard_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4229372857876636129" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8842462356094186578" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7952567299248984865" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544576104" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8358586191289386936" xil_pn:start_ts="1544576104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544593971" xil_pn:in_ck="1596032104835631639" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5962314511974892733" xil_pn:start_ts="1544593953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.lso"/>
      <outfile xil_pn:name="ttt_top_level_module.ngc"/>
      <outfile xil_pn:name="ttt_top_level_module.ngr"/>
      <outfile xil_pn:name="ttt_top_level_module.prj"/>
      <outfile xil_pn:name="ttt_top_level_module.stx"/>
      <outfile xil_pn:name="ttt_top_level_module.syr"/>
      <outfile xil_pn:name="ttt_top_level_module.xst"/>
      <outfile xil_pn:name="ttt_top_level_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544592924" xil_pn:in_ck="183214241732005509" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2025885191578245196" xil_pn:start_ts="1544592924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544593977" xil_pn:in_ck="-5342189674455553963" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2423279913540133297" xil_pn:start_ts="1544593971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.bld"/>
      <outfile xil_pn:name="ttt_top_level_module.ngd"/>
      <outfile xil_pn:name="ttt_top_level_module_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544593987" xil_pn:in_ck="-5291647567941827146" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1544593977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.pcf"/>
      <outfile xil_pn:name="ttt_top_level_module_map.map"/>
      <outfile xil_pn:name="ttt_top_level_module_map.mrp"/>
      <outfile xil_pn:name="ttt_top_level_module_map.ncd"/>
      <outfile xil_pn:name="ttt_top_level_module_map.ngm"/>
      <outfile xil_pn:name="ttt_top_level_module_map.xrpt"/>
      <outfile xil_pn:name="ttt_top_level_module_summary.xml"/>
      <outfile xil_pn:name="ttt_top_level_module_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544594036" xil_pn:in_ck="-189936541597416529" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1544593987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.ncd"/>
      <outfile xil_pn:name="ttt_top_level_module.pad"/>
      <outfile xil_pn:name="ttt_top_level_module.par"/>
      <outfile xil_pn:name="ttt_top_level_module.ptwx"/>
      <outfile xil_pn:name="ttt_top_level_module.unroutes"/>
      <outfile xil_pn:name="ttt_top_level_module.xpi"/>
      <outfile xil_pn:name="ttt_top_level_module_pad.csv"/>
      <outfile xil_pn:name="ttt_top_level_module_pad.txt"/>
      <outfile xil_pn:name="ttt_top_level_module_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544594048" xil_pn:in_ck="3545804548972059469" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1544594036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.bgn"/>
      <outfile xil_pn:name="ttt_top_level_module.bit"/>
      <outfile xil_pn:name="ttt_top_level_module.drc"/>
      <outfile xil_pn:name="ttt_top_level_module.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544594050" xil_pn:in_ck="3545804548972046615" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1544594048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544594036" xil_pn:in_ck="6483538445955784626" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1544594029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ttt_top_level_module.twr"/>
      <outfile xil_pn:name="ttt_top_level_module.twx"/>
    </transform>
  </transforms>

</generated_project>
