<module name="BYS_B" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="BYS_HL_REVISION" acronym="BYS_HL_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="BYS_HL_HWINFO" acronym="BYS_HL_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MAX_OHEIGHT" width="13" begin="27" end="15" resetval="0x0794" description="Maximum output height" range="" rwaccess="R"/>
    <bitfield id="MAX_OWIDTH" width="13" begin="14" end="2" resetval="0x0BA6" description="Maximum output width" range="" rwaccess="R"/>
    <bitfield id="PIX_DEPTH" width="2" begin="1" end="0" resetval="0x1" description="Number of bits per pixel" range="" rwaccess="R">
      <bitenum value="3" id="B16" token="PIX_DEPTH_3_r" description="16"/>
      <bitenum value="2" id="B14" token="PIX_DEPTH_2_r" description="14"/>
      <bitenum value="1" id="B12" token="PIX_DEPTH_1_r" description="12"/>
      <bitenum value="0" id="B10" token="PIX_DEPTH_0_r" description="10"/>
    </bitfield>
  </register>
  <register id="BYS_HL_HWINFO2" acronym="BYS_HL_HWINFO2" offset="0x8" width="32" description="Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any).">
    <bitfield id="ACC1_COUNT" width="12" begin="31" end="20" resetval="0x6C0" description="Number of entries = value*2" range="" rwaccess="R"/>
    <bitfield id="ACC1_PREC" width="4" begin="19" end="16" resetval="0x2" description="Precision of accumulator 0 Number of Bits = value + 20" range="" rwaccess="R"/>
    <bitfield id="ACC0_COUNT" width="12" begin="15" end="4" resetval="0x3D8" description="Number of entries = value*2" range="" rwaccess="R"/>
    <bitfield id="ACC0_PREC" width="4" begin="3" end="0" resetval="0x3" description="Precision of accumulator 0 Number of Bits = value + 20" range="" rwaccess="R"/>
  </register>
  <register id="BYS_HL_SYSCONFIG" acronym="BYS_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="reset" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="pending" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="0" id="done" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
    </bitfield>
  </register>
  <register id="BYS_HL_IRQSTATUS_RAW" acronym="BYS_HL_IRQSTATUS_RAW" offset="0x20" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VPO_EOF" width="1" begin="8" end="8" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="VPO_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="VPO_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="EOF3" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="EOF2" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="EOF1" width="1" begin="5" end="5" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="H2V_OVR_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="H2V_OVR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="OB_OVR_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="OB_OVR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="LINE" width="1" begin="1" end="1" resetval="0" description="Line event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="LINE_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="LINE_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="VPI_SOF_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="VPI_SOF_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="BYS_HL_IRQSTATUS" acronym="BYS_HL_IRQSTATUS" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VPO_EOF" width="1" begin="8" end="8" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="VPO_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="VPO_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="EOF3" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="EOF2" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="EOF1" width="1" begin="5" end="5" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="EOF0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="H2V_OVR_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="H2V_OVR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow" range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="OB_OVR_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="OB_OVR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="LINE" width="1" begin="1" end="1" resetval="0" description="Line event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="LINE_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="LINE_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event." range="" rwaccess="RW">
      <bitenum value="1" id="pending" token="VPI_SOF_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="VPI_SOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="BYS_HL_IRQENABLE_SET" acronym="BYS_HL_IRQENABLE_SET" offset="0x28" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding register.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VPO_EOF" width="1" begin="8" end="8" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="VPO_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="VPO_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="VPO_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF3" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="EOF3_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="EOF3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF2" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="EOF2_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="EOF2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF1" width="1" begin="5" end="5" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="EOF1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="EOF0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="H2V_OVR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H2V_OVR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="H2V_OVR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="OB_OVR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="OB_OVR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="OB_OVR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="LINE" width="1" begin="1" end="1" resetval="0" description="Line event" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="LINE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="LINE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="LINE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noaction" token="VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="VPI_SOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="VPI_SOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="VPI_SOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="BYS_HL_IRQENABLE_CLR" acronym="BYS_HL_IRQENABLE_CLR" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VPO_EOF" width="1" begin="8" end="8" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="VPO_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="VPO_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="VPO_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF3" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="EOF3_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="EOF3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF2" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="EOF2_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="EOF2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF1" width="1" begin="5" end="5" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="EOF1_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="EOF1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="EOF0_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="EOF0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="H2V_OVR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H2V_OVR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="H2V_OVR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="OB_OVR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="OB_OVR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="OB_OVR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="LINE" width="1" begin="1" end="1" resetval="0" description="Line event" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="LINE_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="LINE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="LINE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="LINE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="disable" token="VPI_SOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="VPI_SOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="disabled" token="VPI_SOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="BYS_DMAENABLE_SET" acronym="BYS_DMAENABLE_SET" offset="0x30" width="32" description="DMAREQUEST[0] Bits 7..0 DMAREQUEST[1] Bits 15..8 DMAREQUEST[2] Bits 23..16 DMAREQUEST[3] Bits 31..24 Write 1 to set (enable DMA request generation). Readout equal to corresponding register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_VPO_EOF" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_VPO_EOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_EOF3" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_EOF3_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_EOF3_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_EOF3_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_EOF3_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_H2V_OVR" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_H2V_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_OB_OVR" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_OB_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_LINE" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_LINE_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_VPI_SOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_VPI_SOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_VPO_EOF" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_VPO_EOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_EOF2" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_EOF2_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_EOF2_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_EOF2_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_EOF2_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_H2V_OVR" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_H2V_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_OB_OVR" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_OB_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_LINE" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_LINE_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_VPI_SOF" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_VPI_SOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_VPO_EOF" width="1" begin="13" end="13" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_VPO_EOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_EOF1" width="1" begin="12" end="12" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_EOF1_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_EOF1_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_EOF1_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_H2V_OVR" width="1" begin="11" end="11" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_H2V_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_OB_OVR" width="1" begin="10" end="10" resetval="0" description="Output buffer overflow." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_OB_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_LINE" width="1" begin="9" end="9" resetval="0" description="Line event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_LINE_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_VPI_SOF" width="1" begin="8" end="8" resetval="0" description="Start of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_VPI_SOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH0_VPO_EOF" width="1" begin="5" end="5" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_VPO_EOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_EOF0_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_EOF0_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_EOF0_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_H2V_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_OB_OVR_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_LINE" width="1" begin="1" end="1" resetval="0" description="Line event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_LINE_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_VPI_SOF_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
  </register>
  <register id="BYS_DMAENABLE_CLR" acronym="BYS_DMAENABLE_CLR" offset="0x34" width="32" description="DMAREQUEST[0] Bits 7..0 DMAREQUEST[1] Bits 15..8 DMAREQUEST[2] Bits 23..16 DMAREQUEST[3] Bits 31..24 Write 1 to clear (disable DMA request generation). Readout equal to corresponding register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH3_VPO_EOF" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_VPO_EOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_EOF3" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_EOF3_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_EOF3_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_EOF3_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_EOF3_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_H2V_OVR" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_H2V_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_OB_OVR" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_OB_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_LINE" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_LINE_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH3_VPI_SOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH3_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH3_VPI_SOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH3_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH3_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH2_VPO_EOF" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_VPO_EOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_EOF2" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_EOF2_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_EOF2_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_EOF2_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_EOF2_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_H2V_OVR" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_H2V_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_OB_OVR" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_OB_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_LINE" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_LINE_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH2_VPI_SOF" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH2_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH2_VPI_SOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH2_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH2_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH1_VPO_EOF" width="1" begin="13" end="13" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_VPO_EOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_EOF1" width="1" begin="12" end="12" resetval="0" description="End of frame event of BSC pipe #1" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_EOF1_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_EOF1_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_EOF1_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_H2V_OVR" width="1" begin="11" end="11" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_H2V_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_OB_OVR" width="1" begin="10" end="10" resetval="0" description="Output buffer overflow." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_OB_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_LINE" width="1" begin="9" end="9" resetval="0" description="Line event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_LINE_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH1_VPI_SOF" width="1" begin="8" end="8" resetval="0" description="Start of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH1_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH1_VPI_SOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH1_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH1_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CH0_VPO_EOF" width="1" begin="5" end="5" resetval="0" description="Output video port end of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_VPO_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_VPO_EOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_VPO_EOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_VPO_EOF_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_EOF0" width="1" begin="4" end="4" resetval="0" description="End of frame event of BSC pipe #0" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_EOF0_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_EOF0_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_EOF0_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_H2V_OVR" width="1" begin="3" end="3" resetval="0" description="H2V FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_H2V_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_H2V_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_H2V_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_H2V_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_OB_OVR" width="1" begin="2" end="2" resetval="0" description="Output buffer overflow." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_OB_OVR_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_OB_OVR_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_OB_OVR_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_OB_OVR_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_LINE" width="1" begin="1" end="1" resetval="0" description="Line event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_LINE_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_LINE_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_LINE_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_LINE_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="CH0_VPI_SOF" width="1" begin="0" end="0" resetval="0" description="Start of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CH0_VPI_SOF_0_w" description="No action"/>
      <bitenum value="1" id="enable" token="CH0_VPI_SOF_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="CH0_VPI_SOF_1_r" description="DMA enabled"/>
      <bitenum value="0" id="disabled" token="CH0_VPI_SOF_0_r" description="DMA disabled"/>
    </bitfield>
  </register>
  <register id="BYS_CTRL" acronym="BYS_CTRL" offset="0x40" width="32" description="Global control of the BYS module">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SHADOW_STATE" width="2" begin="8" end="7" resetval="0x0" description="Indicates the shadow register currently in use by the hardware. Register written by hardware. Software must check this before writing the BYS_CTRL register when BYS is active, so that a write into EN_SHADOW bit-field does not unintentially swap banks. Read 0x0: No shadowing. Hardware and software access bank 0. Read 0x1: No shadowing. Hardware and software access bank 1. Read 0x2: Shadowing. Hardware access bank 0 and software access bank 1. Read 0x3: Shadowing. Hardware access bank 1 and software access bank 0." range="" rwaccess="R"/>
    <bitfield id="NO_AUTOGATING" width="1" begin="6" end="6" resetval="0" description="Control internal autogating. ** DEBUG FEATURE **" range="" rwaccess="RW">
      <bitenum value="0" id="EN" token="NO_AUTOGATING_0" description="Autogating enabled. This is the recommended behavior"/>
      <bitenum value="1" id="DIS" token="NO_AUTOGATING_1" description="Autogating disabled Power consumption is increased. Only for debug purposes."/>
    </bitfield>
    <bitfield id="VPORT_FORCEON" width="1" begin="5" end="5" resetval="0" description="Controls gating of the output video port clock" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO" token="VPORT_FORCEON_0" description="Auto-gating. The video port clock is - enabled when pixels are sent - enabled 4 cycles before the 1st pixel is sent - disabled 4 pixels after the last pixel has been sent - disabled otherwise"/>
      <bitenum value="1" id="FREE" token="VPORT_FORCEON_1" description="The pixel clock is free-running during blanking"/>
    </bitfield>
    <bitfield id="EN_BYS" width="1" begin="4" end="4" resetval="0" description="Enable bayer scaler" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EN_BYS_0" description="Disabled. Bayer scaler processing is bypassed (i.e. the output of the bayer scaler is the same than the bayer scaler input)"/>
      <bitenum value="1" id="ENABLED" token="EN_BYS_1" description="Bayer scaler enabled"/>
    </bitfield>
    <bitfield id="EN_SHADOW" width="2" begin="3" end="2" resetval="0x0" description="Controls register shadowing. Register written by software." range="" rwaccess="RW">
      <bitenum value="0" id="OFF1" token="EN_SHADOW_0" description="No shadowing. Hardware and software access bank 0"/>
      <bitenum value="1" id="OFF2" token="EN_SHADOW_1" description="No shadowing. Hardware and software access bank 1"/>
      <bitenum value="3" id="ON2" token="EN_SHADOW_3" description="Shadowing. Hardware access bank 1 and software access bank 0."/>
      <bitenum value="2" id="ON1" token="EN_SHADOW_2" description="Shadowing. Hardware access bank 0 and software access bank 1."/>
    </bitfield>
    <bitfield id="EN_DPC" width="1" begin="1" end="1" resetval="0" description="Enable defect pixel correction" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_DPC_0" description="Defect pixel correction bypassed"/>
      <bitenum value="1" id="EN" token="EN_DPC_1" description="Defect pixel correction enabled"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable the BYS module" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_0" description="Module disabled. Incoming pixels are ignored."/>
      <bitenum value="1" id="EN" token="EN_1" description="Enabled Incoming pixels will be processed."/>
    </bitfield>
  </register>
  <register id="BYS_HCROP" acronym="BYS_HCROP" offset="0x44" width="32" description="Horizontal cropping settings. SKIP and COUNT positions must be multiples of 4 pixels.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="12" begin="29" end="18" resetval="0x000" description="In steps of 4 pixels (i.e. write number of pixels to count divided by 4 into this register)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="17" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SKIP" width="12" begin="13" end="2" resetval="0x000" description="In steps of 4 pixels (i.e. write number of pixels to skip divided by 4 into this register)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="BYS_VCROP" acronym="BYS_VCROP" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="COUNT" width="14" begin="29" end="16" resetval="0x0000" description="Vertical pixel count to be sent through" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SKIP" width="14" begin="13" end="0" resetval="0x0000" description="Number of vertical skip of pixels" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_SCALE" acronym="BYS_SCALE" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSCALE" width="14" begin="29" end="16" resetval="0x0000" description="Vertical down scaling" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSCALE" width="14" begin="13" end="0" resetval="0x0000" description="Horizantal down scaling" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_HINIT" acronym="BYS_HINIT" offset="0x50" width="32" description="Initial phase - horizontal scaler">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INI1" width="14" begin="29" end="16" resetval="0x0000" description="Horizantal Phase init for odd line" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INI0" width="14" begin="13" end="0" resetval="0x0000" description="Horizantal Phase init for even line" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_VINIT" acronym="BYS_VINIT" offset="0x54" width="32" description="Initial phase - vertical scaler">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INI1" width="14" begin="29" end="16" resetval="0x0000" description="vertical Phase init for odd line" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INI0" width="14" begin="13" end="0" resetval="0x0000" description="vertical Phase init for even line" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_OSIZE" acronym="BYS_OSIZE" offset="0x58" width="32" description="Image size writen by the bayer scaler into the output FIFO.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSIZE" width="13" begin="28" end="16" resetval="0x0000" description="Max output number of lines size Valid range: 1.. BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSIZE" width="13" begin="12" end="0" resetval="0x0000" description="Max output line size Valid range: 1.. BYS_HL_HWINFO[14:2] MAX_OWIDTH" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_FIFO_BW" acronym="BYS_FIFO_BW" offset="0x5C" width="32" description="Controls the data readout rate from the H2V and OUTPUT FIFOs">
    <bitfield id="OB" width="16" begin="31" end="16" resetval="0x0000" description="Output buffer readout speed. U1.15 Valid range: 0.000030517578125 .. 1" range="" rwaccess="RW"/>
    <bitfield id="H2V" width="16" begin="15" end="0" resetval="0x0000" description="H2V buffer readout speed. U1.15 Valid range: 0.000030517578125 .. 1" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_DPCBRT" acronym="BYS_DPCBRT" offset="0x60" width="32" description="Sets threshold adaptation based on brightness of neighborhood. This is a linear function">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SLP" width="8" begin="23" end="16" resetval="0x00" description="U8Q3 Slope of threshold increase" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THR" width="12" begin="11" end="0" resetval="0x000" description="U12 Minimum brightness level to begin increasing threshold" range="" rwaccess="RW"/>
  </register>
  <register id="BYS_DPCTHR" acronym="BYS_DPCTHR" offset="0x64" width="32" description="Sets DPC detection threshold limits">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MAX" width="12" begin="27" end="16" resetval="0x000" description="Maximum DPC threshold value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MIN" width="12" begin="11" end="0" resetval="0x000" description="Minimum DPC threshold value." range="" rwaccess="RW"/>
  </register>
  <register id="BYS_LINE" acronym="BYS_LINE" offset="0x6C" width="32" description="Line number for the LINE IRQ.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="13" begin="12" end="0" resetval="0x0000" description="Valid range 0..BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GLOBAL_CTRL" acronym="BSC_GLOBAL_CTRL" offset="0x70" width="32" description="Global control of the BSC pipe">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN_GAMMA" width="1" begin="1" end="1" resetval="0" description="Enable gamma correction" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="EN_GAMMA_0" description="Disabled. The module is bypassed: PIXOUT=PIXIN"/>
      <bitenum value="1" id="ONE" token="EN_GAMMA_1" description="Enabled."/>
    </bitfield>
    <bitfield id="EN_LSC" width="1" begin="0" end="0" resetval="0" description="Enable lens shading correction" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="EN_LSC_0" description="Disabled The module is bypassed: PIXOUT=PIXIN"/>
      <bitenum value="1" id="ONE" token="EN_LSC_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="BSC_LSC_OFT" acronym="BSC_LSC_OFT" offset="0x74" width="32" description="LSC OFT">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOFST" width="13" begin="28" end="16" resetval="0x0000" description="Vertical offset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOFST" width="13" begin="12" end="0" resetval="0x0000" description="Horizontal offset" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_A1" acronym="BSC_LSC_A1" offset="0x78" width="32" description="Linear coefficients">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VA1" width="13" begin="28" end="16" resetval="0x0000" description="A1 Vertical linear coefficient" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HA1" width="13" begin="12" end="0" resetval="0x0000" description="A1 Horizontal linear coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_A2" acronym="BSC_LSC_A2" offset="0x7C" width="32" description="Quadratic coefficients">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VA2" width="13" begin="28" end="16" resetval="0x0000" description="A2 Vertical quadratic coefficient" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HA2" width="13" begin="12" end="0" resetval="0x0000" description="A2 Horizontal quadratic coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_S" acronym="BSC_LSC_S" offset="0x80" width="32" description="Shift lenghts">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VS2" width="4" begin="23" end="20" resetval="0x0" description="S2 Vertical quadratic shift length" range="" rwaccess="RW"/>
    <bitfield id="VS1" width="4" begin="19" end="16" resetval="0x0" description="S1 Vertical linear shift length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="HS2" width="4" begin="7" end="4" resetval="0x0" description="S2 Horizontal quadratic shift length" range="" rwaccess="RW"/>
    <bitfield id="HS1" width="4" begin="3" end="0" resetval="0x0" description="S1 Horizontal linear shift length" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_GAN_0X" acronym="BSC_LSC_GAN_0X" offset="0x84" width="32" description="Gain Adjustments 0">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAN_01" width="8" begin="23" end="16" resetval="0x00" description="Gain Adjustment 01" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAN_00" width="8" begin="7" end="0" resetval="0x00" description="Gain Adjustment 00" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_GAN_1X" acronym="BSC_LSC_GAN_1X" offset="0x8C" width="32" description="Gain Adjustments 1">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAN_11" width="8" begin="23" end="16" resetval="0x00" description="Gain Adjustment 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAN_10" width="8" begin="7" end="0" resetval="0x00" description="Gain Adjustment 10" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_OFT_0X" acronym="BSC_LSC_OFT_0X" offset="0x90" width="32" description="Total offsets 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT_01" width="14" begin="29" end="16" resetval="0x0000" description="Total Offset for 01 Valid range = -4096..+4095" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT_00" width="14" begin="13" end="0" resetval="0x0000" description="Total Offset for 00 Valid range = -4096..+4095" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_OFT_1X" acronym="BSC_LSC_OFT_1X" offset="0x94" width="32" description="Total offsets 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT_11" width="14" begin="29" end="16" resetval="0x0000" description="Total Offset for 11 Valid range = -4096..+4095" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT_10" width="14" begin="13" end="0" resetval="0x0000" description="Total Offset for 10 Valid range = -4096..+4095" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_SHF" acronym="BSC_LSC_SHF" offset="0x98" width="32" description="S0 Gain Shift Length">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="4" begin="3" end="0" resetval="0x0" description="LSC SHF" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_LSC_MAX" acronym="BSC_LSC_MAX" offset="0x9C" width="32" description="Gain Maximum Value">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="9" begin="8" end="0" resetval="0x000" description="LSC MAX" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GAMMA_POS01" acronym="BSC_GAMMA_POS01" offset="0xA0" width="32" description="Pixel positions">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POS1" width="12" begin="27" end="16" resetval="0x000" description="Second segment position parameter" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POS0" width="12" begin="11" end="0" resetval="0x000" description="First segment position parameter" range="" rwaccess="R"/>
  </register>
  <register id="BSC_GAMMA_POS23" acronym="BSC_GAMMA_POS23" offset="0xA4" width="32" description="Pixel positions">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POS3" width="12" begin="27" end="16" resetval="0x000" description="Fourth segment position parameter" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POS2" width="12" begin="11" end="0" resetval="0x000" description="Third segment position parameter" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GAMMA_OFT01" acronym="BSC_GAMMA_OFT01" offset="0xB0" width="32" description="Pixel offsets">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT1" width="12" begin="27" end="16" resetval="0x000" description="Pixel offset for POS1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT0" width="12" begin="11" end="0" resetval="0x000" description="Pixel offset for POS0" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GAMMA_OFT23" acronym="BSC_GAMMA_OFT23" offset="0xB4" width="32" description="Pixel offsets">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT3" width="12" begin="27" end="16" resetval="0x000" description="Pixel offset for POS3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFT2" width="12" begin="11" end="0" resetval="0x000" description="Pixel offset for POS2" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GAMMA_SLP01" acronym="BSC_GAMMA_SLP01" offset="0xC0" width="32" description="Pixel slopes">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLP1" width="12" begin="27" end="16" resetval="0x000" description="Pixel slope for POS1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLP0" width="12" begin="11" end="0" resetval="0x000" description="Pixel slope for POS0" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_GAMMA_SLP23" acronym="BSC_GAMMA_SLP23" offset="0xC4" width="32" description="Pixel slopes">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLP3" width="12" begin="27" end="16" resetval="0x000" description="Pixel slope for POS3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLP2" width="12" begin="11" end="0" resetval="0x000" description="Pixel slope for POS2" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_PAGE" acronym="BSC_PAGE" offset="0xC8" width="32" description="Controls access to BSC memories. Only 512 accumulator values per pipe are mapped into the addres space. The page ID is automatically incremented when the last location of a page is accesses. Alternatively, software directly chose the page number for each accumulator.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACC1" width="4" begin="11" end="8" resetval="0x0" description="Page for accumulator pipe #1" range="" rwaccess="RW"/>
    <bitfield id="ACC0" width="4" begin="7" end="4" resetval="0x0" description="Page for accumulator pipe #0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="enum=DIS . enum=EN ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="enum=DIS . enum=EN ." range="" rwaccess="R"/>
    <bitfield id="AUTOINCR1" width="1" begin="1" end="1" resetval="0" description="Enables automatic page increment for the corresponding accumulator pipe #1 when the last location has been accessed" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="AUTOINCR1_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="AUTOINCR1_1" description="Enabled"/>
    </bitfield>
    <bitfield id="AUTOINCR0" width="1" begin="0" end="0" resetval="0" description="Enables automatic page increment for the corresponding accumulator pipe #0 when the last location has been accessed" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="AUTOINCR0_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="AUTOINCR0_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="BSC_DMA_REQS" acronym="BSC_DMA_REQS" offset="0xCC" width="32" description="Number of DMA requests to generate per pipeline minus 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACC1" width="4" begin="7" end="4" resetval="0x0" description="Number of DMA requests for accumulator pipe #1" range="" rwaccess="RW"/>
    <bitfield id="ACC0" width="4" begin="3" end="0" resetval="0x0" description="Number of DMA requests for accumulator pipe #0" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_CTRL_i_0" acronym="BSC_CTRL_i_0" offset="0x100" width="32" description="Global control of the BSC module">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SHF" width="3" begin="10" end="8" resetval="0x0" description="The down shift value before accumulation. Range: 0-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="NOINIT" width="1" begin="2" end="2" resetval="0" description="Don't initialize accumulators when set." range="" rwaccess="RW">
      <bitenum value="0" id="INIT" token="NOINIT_0" description="Reset accumulators every frame"/>
      <bitenum value="1" id="NOINIT" token="NOINIT_1" description="Don't reset accumulators. Add new data to data already in the memory"/>
    </bitfield>
    <bitfield id="SEL" width="1" begin="1" end="1" resetval="0" description="Select accumulator organization in the memory" range="" rwaccess="RW">
      <bitenum value="0" id="COl" token="SEL_0" description="Column vector mode. ID = floor((h-HSKIP)/HSIZE)+HCNT*floor((v-VSKIP)/VSIZE)"/>
      <bitenum value="1" id="ROW" token="SEL_1" description="Row vector mode ID = VCNT*floor((h-HSKIP)/HSIZE)+floor((v-VSKIP)/VSIZE)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable statistics collection" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="EN_0" description="Disabled. No statistics are collected for this pipeline. The memory content is left unchanged."/>
      <bitenum value="1" id="ONE" token="EN_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="BSC_CTRL_i_1" acronym="BSC_CTRL_i_1" offset="0x120" width="32" description="Global control of the BSC module">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SHF" width="3" begin="10" end="8" resetval="0x0" description="The down shift value before accumulation. Range: 0-7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="NOINIT" width="1" begin="2" end="2" resetval="0" description="Don't initialize accumulators when set." range="" rwaccess="RW">
      <bitenum value="0" id="INIT" token="NOINIT_0" description="Reset accumulators every frame"/>
      <bitenum value="1" id="NOINIT" token="NOINIT_1" description="Don't reset accumulators. Add new data to data already in the memory"/>
    </bitfield>
    <bitfield id="SEL" width="1" begin="1" end="1" resetval="0" description="Select accumulator organization in the memory" range="" rwaccess="RW">
      <bitenum value="0" id="COl" token="SEL_0" description="Column vector mode. ID = floor((h-HSKIP)/HSIZE)+HCNT*floor((v-VSKIP)/VSIZE)"/>
      <bitenum value="1" id="ROW" token="SEL_1" description="Row vector mode ID = VCNT*floor((h-HSKIP)/HSIZE)+floor((v-VSKIP)/VSIZE)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable statistics collection" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="EN_0" description="Disabled. No statistics are collected for this pipeline. The memory content is left unchanged."/>
      <bitenum value="1" id="ONE" token="EN_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="BSC_SKIP_i_0" acronym="BSC_SKIP_i_0" offset="0x104" width="32" description="Position of the top left corner analyzed by BSC">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSKIP" width="13" begin="28" end="16" resetval="0x0000" description="The V position of left-top of the sampled frame Valid range: 0.. (BYS_HL_HWINFO[27:15] MAX_OHEIGHT - 1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSKIP" width="13" begin="12" end="0" resetval="0x0000" description="The H position of left-top of the sampled frame Valid range: 0.. (BYS_HL_HWINFO[14:2] MAX_OWIDTH - 1)" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_SKIP_i_1" acronym="BSC_SKIP_i_1" offset="0x124" width="32" description="Position of the top left corner analyzed by BSC">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSKIP" width="13" begin="28" end="16" resetval="0x0000" description="The V position of left-top of the sampled frame Valid range: 0.. (BYS_HL_HWINFO[27:15] MAX_OHEIGHT - 1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSKIP" width="13" begin="12" end="0" resetval="0x0000" description="The H position of left-top of the sampled frame Valid range: 0.. (BYS_HL_HWINFO[14:2] MAX_OWIDTH - 1)" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_SIZE_i_0" acronym="BSC_SIZE_i_0" offset="0x108" width="32" description="Bin size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSIZE" width="13" begin="28" end="16" resetval="0x0000" description="The height of the rectangle Valid range: 1.. BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSIZE" width="13" begin="12" end="0" resetval="0x0000" description="The width of the rectangle Valid range: If BSC_CTRL_i[1] SEL = 0: 1.. BYS_HL_HWINFO[14:2] MAX_OWIDTH If BSC_CTRL_i[1] SEL = 1: 2.. BYS_HL_HWINFO[14:2] MAX_OWIDTH" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_SIZE_i_1" acronym="BSC_SIZE_i_1" offset="0x128" width="32" description="Bin size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VSIZE" width="13" begin="28" end="16" resetval="0x0000" description="The height of the rectangle Valid range: 1.. BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSIZE" width="13" begin="12" end="0" resetval="0x0000" description="The width of the rectangle Valid range: If BSC_CTRL_i[1] SEL = 0: 1.. BYS_HL_HWINFO[14:2] MAX_OWIDTH If BSC_CTRL_i[1] SEL = 1: 2.. BYS_HL_HWINFO[14:2] MAX_OWIDTH" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_CNT_i_0" acronym="BSC_CNT_i_0" offset="0x10C" width="32" description="Number of bins in each direction software must ensure that HCNT*VCNT &amp;lt;= [] ACCi_COUNT, where i = 0 to 1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VCNT" width="13" begin="28" end="16" resetval="0x0000" description="Number of bins in the vertical direction (the vertical number of rectangles in the frame) Valid range: 1.. BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HCNT" width="13" begin="12" end="0" resetval="0x0000" description="Number of bins in the horizontal direction (the horizontal number of rectangles in the frame) Valid range: 1.. BYS_HL_HWINFO[14:2] MAX_OWIDTH" range="" rwaccess="RW"/>
  </register>
  <register id="BSC_CNT_i_1" acronym="BSC_CNT_i_1" offset="0x12C" width="32" description="Number of bins in each direction software must ensure that HCNT*VCNT &amp;lt;= [] ACCi_COUNT, where i = 0 to 1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VCNT" width="13" begin="28" end="16" resetval="0x0000" description="Number of bins in the vertical direction (the vertical number of rectangles in the frame) Valid range: 1.. BYS_HL_HWINFO[27:15] MAX_OHEIGHT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HCNT" width="13" begin="12" end="0" resetval="0x0000" description="Number of bins in the horizontal direction (the horizontal number of rectangles in the frame) Valid range: 1.. BYS_HL_HWINFO[14:2] MAX_OWIDTH" range="" rwaccess="RW"/>
  </register>
</module>
