
---------- Begin Simulation Statistics ----------
final_tick                                62366351500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674288                       # Number of bytes of host memory used
host_op_rate                                   352807                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   310.17                       # Real time elapsed on the host
host_tick_rate                              201069244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062366                       # Number of seconds simulated
sim_ticks                                 62366351500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.247327                       # CPI: cycles per instruction
system.cpu.discardedOps                        371841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        11869568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.801714                       # IPC: instructions per cycle
system.cpu.numCycles                        124732703                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       112863135                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        93058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       705770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           99                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1411904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             99                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1691                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9712                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10096                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41367000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          175662164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            695862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       675821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        675941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2027703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        90341                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2118044                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    346051072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14605568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360656640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1905                       # Total snoops (count)
system.tol2bus.snoopTraffic                    432896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           708045                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131578                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.338031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 614882     86.84%     86.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93163     13.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             708045                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3516652000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135897496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3041734500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               675715                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20325                       # number of demand (read+write) hits
system.l2.demand_hits::total                   696040                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              675715                       # number of overall hits
system.l2.overall_hits::.cpu.data               20325                       # number of overall hits
system.l2.overall_hits::total                  696040                       # number of overall hits
system.l2.demand_misses::.cpu.inst                226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9874                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               226                       # number of overall misses
system.l2.overall_misses::.cpu.data              9874                       # number of overall misses
system.l2.overall_misses::total                 10100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1013852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1035355500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1013852500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1035355500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           675941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               706140                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          675941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              706140                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014303                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014303                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95146.017699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102679.005469                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102510.445545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95146.017699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102679.005469                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102510.445545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1691                       # number of writebacks
system.l2.writebacks::total                      1691                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10096                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    914826000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    934069000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    914826000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    934069000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014297                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85146.017699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92687.537994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92518.720285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85146.017699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92687.537994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92518.720285                       # average overall mshr miss latency
system.l2.replacements                           1905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26854                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26854                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       582923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           582923                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       582923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       582923                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9712                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    997101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     997101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.944931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102666.906919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102666.906919                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    899981000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    899981000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.944931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92666.906919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92666.906919                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         675715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             675715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       675941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         675941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95146.017699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95146.017699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85146.017699                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85146.017699                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16751500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16751500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103404.320988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103404.320988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14845000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14845000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93955.696203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93955.696203                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6691.629873                       # Cycle average of tags in use
system.l2.tags.total_refs                     1318841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    130.617114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.495980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       154.161367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6536.972527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.816849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7242                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10560865                       # Number of tag accesses
system.l2.tags.data_accesses                 10560865                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014678779476                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68140                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1691                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40384                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6764                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6764                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.465672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.194311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1735.689264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           334     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32255            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           335                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.014925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.013802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              333     99.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           335                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2584576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     41.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62357454000                       # Total gap between requests
system.mem_ctrls.avgGap                    5290358.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        57856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2525696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       429120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 927679.728066183277                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40497735.385402493179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6880633.381287343800                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6764                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32960456                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1739322584                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1384283185408                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36460.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44055.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 204654521.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        57856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2526720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2584576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       432896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       432896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          226                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1691                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1691                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       927680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40514154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         41441834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       927680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       927680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6941179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6941179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6941179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       927680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40514154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48383013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40368                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6705                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         1200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         1184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         1252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          264                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1066165984                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             134506176                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1772283040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26411.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43903.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               33102                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5826                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   369.879926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   323.124557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.158425                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           91      1.12%      1.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           90      1.10%      2.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5864     72.00%     74.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           42      0.52%     74.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          865     10.62%     85.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           56      0.69%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          676      8.30%     94.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           29      0.36%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          432      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2583552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             429120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               41.425415                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.880633                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    6588363.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    11630995.740000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   55680918.720000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8870050.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5413602952.295638                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 7632793710.780512                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 15087037410.144157                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  28216204401.838295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   452.426729                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  46069064738                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2803500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13493786762                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    6112753.920000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10791361.728000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   55044565.363200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6947419.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5413602952.295638                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 7182725975.914405                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 15397744069.747389                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  28072969098.886665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   450.130053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47025003214                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2803500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12537848286                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     25616907                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25616907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25616907                       # number of overall hits
system.cpu.icache.overall_hits::total        25616907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       675941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         675941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       675941                       # number of overall misses
system.cpu.icache.overall_misses::total        675941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9451273000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9451273000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9451273000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9451273000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26292848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26292848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26292848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26292848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13982.393434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13982.393434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13982.393434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13982.393434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       675821                       # number of writebacks
system.cpu.icache.writebacks::total            675821                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       675941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       675941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       675941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       675941                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8775332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8775332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8775332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8775332000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12982.393434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12982.393434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12982.393434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12982.393434                       # average overall mshr miss latency
system.cpu.icache.replacements                 675821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25616907                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25616907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       675941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        675941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9451273000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9451273000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26292848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26292848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13982.393434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13982.393434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       675941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       675941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8775332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8775332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12982.393434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12982.393434                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           119.976916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26292848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            675941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.898141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            101500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   119.976916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.937320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.937320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53261637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53261637                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               109431277                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34665946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34665946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34669217                       # number of overall hits
system.cpu.dcache.overall_hits::total        34669217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36751                       # number of overall misses
system.cpu.dcache.overall_misses::total         36751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715126000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715126000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34702607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34702607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34705968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34705968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46783.393797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46783.393797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46668.825338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46668.825338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26854                       # number of writebacks
system.cpu.dcache.writebacks::total             26854                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30199                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1272012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1272012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1272828500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1272828500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42183.872786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42183.872786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42148.034703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42148.034703                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20471222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20471222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    306633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    306633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20492916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20492916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14134.484189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14134.484189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    253521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    253521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12755.131817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12755.131817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14194724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14194724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1408492500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1408492500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94106.534376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94106.534376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1018491500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1018491500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99094.327690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99094.327690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026778                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026778                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18133.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18133.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.431526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34877576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1154.924865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.431526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69798455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69798455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20427378                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16364604                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734213                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732762                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983387                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                322                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134068                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1144                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49043240                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17141961                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9775861                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62366351500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
