Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:11:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g/post_route_timing.rpt
| Design       : generic_fifo_sc_g
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[1]/C                    ram1/ram_reg_2/ADDRARDADDR[5]  7.114         
rp_reg[1]/C                    ram1/ram_reg_2/ADDRBWRADDR[5]  7.243         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  7.674         
rp_reg[0]/C                    ram1/ram_reg_2/ADDRARDADDR[4]  7.687         
rp_reg[0]/C                    ram1/ram_reg_2/ADDRBWRADDR[4]  7.688         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  7.803         
wp_reg[0]/C                    gb2_reg/D                      7.949         
rp_reg[1]/C                    ram1/ram_reg_7/ADDRARDADDR[5]  7.954         
rp_reg[0]/C                    ram1/ram_reg_7/ADDRARDADDR[4]  7.967         
rp_reg[0]/C                    ram1/ram_reg_7/ADDRBWRADDR[4]  7.968         
wp_reg[1]/C                    gb_reg/D                       8.064         
rp_reg[1]/C                    ram1/ram_reg_7/ADDRBWRADDR[5]  8.083         
wp_reg[2]/C                    empty_r_reg/D                  8.119         
wp_reg[1]/C                    full_r_reg/D                   8.186         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[4]  8.205         
rp_reg[0]/C                    ram1/ram_reg_4/ADDRARDADDR[4]  8.205         
rp_reg[0]/C                    ram1/ram_reg_5/ADDRARDADDR[4]  8.205         
rp_reg[0]/C                    ram1/ram_reg_6/ADDRARDADDR[4]  8.205         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[4]  8.206         
rp_reg[0]/C                    ram1/ram_reg_4/ADDRBWRADDR[4]  8.206         
rp_reg[0]/C                    ram1/ram_reg_5/ADDRBWRADDR[4]  8.206         
rp_reg[0]/C                    ram1/ram_reg_6/ADDRBWRADDR[4]  8.206         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[4]  8.247         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[4]  8.248         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.315         
rp_reg[1]/C                    ram1/ram_reg_4/ADDRARDADDR[5]  8.315         
rp_reg[1]/C                    ram1/ram_reg_5/ADDRARDADDR[5]  8.315         
rp_reg[1]/C                    ram1/ram_reg_6/ADDRARDADDR[5]  8.315         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.316         
rp_reg[1]/C                    ram1/ram_reg_4/ADDRBWRADDR[5]  8.316         
rp_reg[1]/C                    ram1/ram_reg_5/ADDRBWRADDR[5]  8.316         
rp_reg[1]/C                    ram1/ram_reg_6/ADDRBWRADDR[5]  8.316         
rp_reg[2]/C                    rp_reg[2]/D                    8.360         
rp_reg[0]/C                    ram1/ram_reg_3/ADDRARDADDR[4]  8.485         
rp_reg[0]/C                    ram1/ram_reg_8/ADDRARDADDR[4]  8.485         
rp_reg[0]/C                    ram1/ram_reg_3/ADDRBWRADDR[4]  8.486         
rp_reg[0]/C                    ram1/ram_reg_8/ADDRBWRADDR[4]  8.486         
rp_reg[1]/C                    ram1/ram_reg_3/ADDRARDADDR[5]  8.595         
rp_reg[1]/C                    ram1/ram_reg_8/ADDRARDADDR[5]  8.595         
rp_reg[1]/C                    ram1/ram_reg_3/ADDRBWRADDR[5]  8.596         
rp_reg[1]/C                    ram1/ram_reg_8/ADDRBWRADDR[5]  8.596         
cnt_reg[1]/C                   cnt_reg[1]/D                   8.760         
cnt_reg[1]/C                   cnt_reg[2]/D                   8.790         
cnt_reg[0]/C                   cnt_reg[3]/D                   8.886         
wp_reg[2]/C                    wp_reg[2]/D                    8.941         
rp_reg[0]/C                    rp_reg[0]/D                    8.985         
rp_reg[0]/C                    rp_reg[1]/D                    8.990         
wp_reg[1]/C                    wp_reg[1]/D                    9.006         
cnt_reg[0]/C                   cnt_reg[0]/D                   9.009         
wp_reg[0]/C                    wp_reg[0]/D                    9.131         



