# SRAM Interface with RISC-V CPU

## üè´ Gi·ªõi thi·ªáu (Introduction)
D·ª± √°n n√†y l√† ƒë·ªì √°n m√¥n h·ªçc **Thi·∫øt k·∫ø Logic (Logic Design)** t·∫°i **Tr∆∞·ªùng ƒê·∫°i h·ªçc B√°ch Khoa ƒêHQG-HCM**.

M·ª•c ti√™u c·ªßa d·ª± √°n l√† thi·∫øt k·∫ø m·ªôt h·ªá th·ªëng SoC (System-on-Chip) tr√™n FPGA, bao g·ªìm:
* Vi x·ª≠ l√Ω **PicoRV32** (RISC-V core).
* B·ªô ƒëi·ªÅu khi·ªÉn **SRAM Controller** giao ti·∫øp v·ªõi Block RAM.
* Giao ti·∫øp **UART** ƒë·ªÉ truy·ªÅn nh·∫≠n d·ªØ li·ªáu v·ªõi m√°y t√≠nh.
* C√°c ngo·∫°i vi Memory-Mapped I/O (MMIO) nh∆∞ LED ƒë·ªÉ hi·ªÉn th·ªã tr·∫°ng th√°i.

**Gi·∫£ng vi√™n h∆∞·ªõng d·∫´n:** ThS. Ph·∫°m Ki·ªÅu Nh·∫≠t Anh

### üë• Nh√≥m th·ª±c hi·ªán (Team Members)
| H·ªç v√† t√™n | MSSV |
|-----------|------|
| Ph·∫°m L√™ Minh Kh√¥i | 2352622 |
| L√™ Ch∆∞∆°ng Quy·ªÅn | 2353034 |
| Nguy·ªÖn Tu·∫•n Ng·ªçc | 2352815 |

---

## üèóÔ∏è Ki·∫øn tr√∫c h·ªá th·ªëng (System Architecture)
H·ªá th·ªëng ƒë∆∞·ª£c thi·∫øt k·∫ø theo m√¥ h√¨nh SoC t√≠ch h·ª£p tr√™n FPGA v·ªõi c√°c module ch√≠nh:

### 1. PicoRV32 RISC-V Core
* S·ª≠ d·ª•ng t·∫≠p l·ªánh **RV32I** (32-bit integer).
* Giao ti·∫øp qua bus ƒë∆°n gi·∫£n: `mem_valid`, `mem_addr`, `mem_wdata`, `mem_rdata`, `mem_ready`.

### 2. SRAM Controller (BRAM Interface)
* Chuy·ªÉn ƒë·ªïi y√™u c·∫ßu t·ª´ CPU th√†nh thao t√°c ƒë·ªçc/ghi ƒë·ªìng b·ªô v·ªõi **FPGA Block RAM**.
* S·ª≠ d·ª•ng **Pipeline 2 t·∫ßng (2-stage pipeline)**:
    * *Stage 1:* B·∫Øt t√≠n hi·ªáu y√™u c·∫ßu (Request Capture).
    * *Stage 2:* Truy c·∫≠p BRAM v√† ph·∫£n h·ªìi (BRAM Access & Response).
* C∆° ch·∫ø **Handshake**: S·ª≠ d·ª•ng t√≠n hi·ªáu `mem_ready` ƒë·ªÉ stall CPU khi b·ªô nh·ªõ ƒëang b·∫≠n, ƒë·∫£m b·∫£o ƒë·ªìng b·ªô d·ªØ li·ªáu.

### 3. UART Interface (RX/TX)
* **C·∫•u h√¨nh:** 115200 baud rate, 8 data bits, No parity, 1 stop bit (8N1).
* **C∆° ch·∫ø Flow Control:** Ph·∫ßn c·ª©ng t·ª± ƒë·ªông stall CPU (gi·ªØ `mem_ready = 0`) khi UART ƒëang b·∫≠n g·ª≠i (TX busy) ho·∫∑c ch∆∞a c√≥ d·ªØ li·ªáu ƒë·ªÉ ƒë·ªçc (RX empty). ƒêi·ªÅu n√†y gi√∫p code C ƒë∆°n gi·∫£n h∆°n, kh√¥ng c·∫ßn polling li√™n t·ª•c.

### 4. Memory Map (B·∫£n ƒë·ªì b·ªô nh·ªõ)
H·ªá th·ªëng s·ª≠ d·ª•ng c∆° ch·∫ø Memory-Mapped I/O (MMIO) v·ªõi ƒë·ªãa ch·ªâ c·ª• th·ªÉ nh∆∞ sau:

| Module | ƒê·ªãa ch·ªâ (Address) | Ch·ª©c nƒÉng |
|--------|-------------------|-----------|
| **Instruction Memory**| `0x0000_0000` | Ch·ª©a m√£ l·ªánh ch∆∞∆°ng tr√¨nh |
| **SRAM Data** | `0x0001_0000` | V√πng nh·ªõ d·ªØ li·ªáu (l∆∞u ·∫£nh/file t·ª´ PC) |
| **LED Register** | `0x1000_0000` | ƒêi·ªÅu khi·ªÉn 8 LED ƒë∆°n (Ghi) |
| **UART TX** | `0x1000_0004` | G·ª≠i d·ªØ li·ªáu ra PC (Ghi) |
| **UART RX** | `0x1000_0008` | ƒê·ªçc d·ªØ li·ªáu t·ª´ PC (ƒê·ªçc) |

---

## üîÑ Lu·ªìng ho·∫°t ƒë·ªông (Operation Flow)
Firmware ch·∫°y tr√™n PicoRV32 th·ª±c hi·ªán quy tr√¨nh "Loopback" ƒë·ªÉ ki·ªÉm tra h·ªá th·ªëng:

1.  **Kh·ªüi ƒë·ªông (Startup):**
    * Ghi gi√° tr·ªã `0x55` ra LED.
2.  **Nh·∫≠n d·ªØ li·ªáu (Data Reception):**
    * Nh·∫≠n li√™n ti·∫øp N bytes t·ª´ PC qua UART RX.
    * L∆∞u tr·ªØ v√†o SRAM.
    * Ghi gi√° tr·ªã `0xCC` ra LED sau khi nh·∫≠n xong.
3.  **G·ª≠i l·∫°i d·ªØ li·ªáu (Data Transmission):**
    * ƒê·ªçc d·ªØ li·ªáu t·ª´ SRAM.
    * G·ª≠i ng∆∞·ª£c l·∫°i PC qua UART TX.
    * Ghi gi√° tr·ªã `0xAA` ra LED khi ho√†n t·∫•t.

---

## üìä T√†i nguy√™n s·ª≠ d·ª•ng (Resource Utilization)
K·∫øt qu·∫£ t·ªïng h·ª£p (Synthesis) tr√™n FPGA:

* **PicoRV32 CPU:** ~927 LUTs, 574 FFs.
* **SRAM Controller:** ~42 LUTs, 285 FFs.
* **UART (RX+TX):** ~79 LUTs, 75 FFs.
* **T·ªïng c·ªông:** ~1048 LUTs, 985 FFs, 64 BRAM tiles.

---

## üõ†Ô∏è C√¥ng c·ª• & H∆∞·ªõng d·∫´n (Tools & Usage)

### C√¥ng c·ª• s·ª≠ d·ª•ng
* **Hardware Design:** Verilog HDL.
* **Software Toolchain:** RISC-V GCC (ƒë·ªÉ bi√™n d·ªãch code C th√†nh file `.hex`/`.mem`).
* **Simulation:** ModelSim / Vivado Simulator.
* **Utilities:** Python script (`make_mem.py`) ƒë·ªÉ t·∫°o file kh·ªüi t·∫°o b·ªô nh·ªõ; Python script ƒë·ªÉ g·ª≠i/nh·∫≠n file qua c·ªïng Serial.

### C√°ch ch·∫°y m√¥ ph·ªèng/th·ª±c nghi·ªám
1.  **Bi√™n d·ªãch Firmware:** D√πng GCC bi√™n d·ªãch code C v√† t·∫°o file `.mem`.
2.  **Synthesis:** Ch·∫°y t·ªïng h·ª£p m·∫°ch tr√™n Vivado/Quartus v√† n·∫°p bitstream xu·ªëng FPGA.
3.  **K·∫øt n·ªëi:** C·∫Øm c√°p USB-UART v√†o m√°y t√≠nh.
4.  **Ch·∫°y Test:**
    * M·ªü script Python tr√™n PC ƒë·ªÉ g·ª≠i m·ªôt file ·∫£nh (v√≠ d·ª• 96kB).
    * Quan s√°t LED tr√™n board thay ƒë·ªïi t·ª´ `0x55` -> `0xCC` -> `0xAA`.
    * Ki·ªÉm tra file nh·∫≠n ƒë∆∞·ª£c tr√™n PC c√≥ kh·ªõp v·ªõi file g·ªëc kh√¥ng.

---

## üìÇ C·∫•u tr√∫c th∆∞ m·ª•c (Folder Structure)
* `src/`: M√£ ngu·ªìn Verilog (PicoRV32, SRAM Controller, UART, Top-level).
* `firmware/`: M√£ ngu·ªìn C v√† Makefile cho vi x·ª≠ l√Ω.
* `tb/`: Testbench cho m√¥ ph·ªèng.
* `scripts/`: C√°c file Python h·ªó tr·ª£.
* `docs/`: B√°o c√°o v√† t√†i li·ªáu thi·∫øt k·∫ø.
