#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27826f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27806d0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x27ab140 .functor NOT 1, L_0x27adf80, C4<0>, C4<0>, C4<0>;
L_0x27ada40 .functor XOR 5, L_0x27add10, L_0x27addd0, C4<00000>, C4<00000>;
L_0x27adf10 .functor XOR 5, L_0x27ada40, L_0x27ade70, C4<00000>, C4<00000>;
v0x27aa550_0 .net *"_ivl_10", 4 0, L_0x27ade70;  1 drivers
v0x27aa650_0 .net *"_ivl_12", 4 0, L_0x27adf10;  1 drivers
v0x27aa730_0 .net *"_ivl_2", 4 0, L_0x27adc70;  1 drivers
v0x27aa7f0_0 .net *"_ivl_4", 4 0, L_0x27add10;  1 drivers
v0x27aa8d0_0 .net *"_ivl_6", 4 0, L_0x27addd0;  1 drivers
v0x27aaa00_0 .net *"_ivl_8", 4 0, L_0x27ada40;  1 drivers
v0x27aaae0_0 .var "clk", 0 0;
v0x27aab80_0 .var/2u "stats1", 159 0;
v0x27aac40_0 .var/2u "strobe", 0 0;
v0x27aad00_0 .net "sum_dut", 4 0, L_0x27adab0;  1 drivers
v0x27aadc0_0 .net "sum_ref", 4 0, L_0x27ab4e0;  1 drivers
v0x27aae60_0 .net "tb_match", 0 0, L_0x27adf80;  1 drivers
v0x27aaf00_0 .net "tb_mismatch", 0 0, L_0x27ab140;  1 drivers
v0x27aafc0_0 .net "x", 3 0, v0x27a0b50_0;  1 drivers
v0x27ab080_0 .net "y", 3 0, v0x27a0c10_0;  1 drivers
L_0x27adc70 .concat [ 5 0 0 0], L_0x27ab4e0;
L_0x27add10 .concat [ 5 0 0 0], L_0x27ab4e0;
L_0x27addd0 .concat [ 5 0 0 0], L_0x27adab0;
L_0x27ade70 .concat [ 5 0 0 0], L_0x27ab4e0;
L_0x27adf80 .cmp/eeq 5, L_0x27adc70, L_0x27adf10;
S_0x2772eb0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x27806d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2778710_0 .net *"_ivl_0", 4 0, L_0x27ab1d0;  1 drivers
L_0x7f64b97f9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x277e1f0_0 .net *"_ivl_3", 0 0, L_0x7f64b97f9018;  1 drivers
v0x277b640_0 .net *"_ivl_4", 4 0, L_0x27ab360;  1 drivers
L_0x7f64b97f9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2778a60_0 .net *"_ivl_7", 0 0, L_0x7f64b97f9060;  1 drivers
v0x27a04e0_0 .net "sum", 4 0, L_0x27ab4e0;  alias, 1 drivers
v0x27a0610_0 .net "x", 3 0, v0x27a0b50_0;  alias, 1 drivers
v0x27a06f0_0 .net "y", 3 0, v0x27a0c10_0;  alias, 1 drivers
L_0x27ab1d0 .concat [ 4 1 0 0], v0x27a0b50_0, L_0x7f64b97f9018;
L_0x27ab360 .concat [ 4 1 0 0], v0x27a0c10_0, L_0x7f64b97f9060;
L_0x27ab4e0 .arith/sum 5, L_0x27ab1d0, L_0x27ab360;
S_0x27a0850 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x27806d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x27a0a70_0 .net "clk", 0 0, v0x27aaae0_0;  1 drivers
v0x27a0b50_0 .var "x", 3 0;
v0x27a0c10_0 .var "y", 3 0;
E_0x2763530/0 .event negedge, v0x27a0a70_0;
E_0x2763530/1 .event posedge, v0x27a0a70_0;
E_0x2763530 .event/or E_0x2763530/0, E_0x2763530/1;
S_0x27a0cf0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x27806d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27a9dc0_0 .net *"_ivl_45", 0 0, L_0x27adb50;  1 drivers
v0x27a9ec0_0 .net "carry", 3 0, L_0x27ad9a0;  1 drivers
v0x27a9fa0_0 .net "sum", 4 0, L_0x27adab0;  alias, 1 drivers
v0x27aa060_0 .net "x", 3 0, v0x27a0b50_0;  alias, 1 drivers
v0x27aa170_0 .net "y", 3 0, v0x27a0c10_0;  alias, 1 drivers
L_0x27abcb0 .part v0x27a0b50_0, 0, 1;
L_0x27abd70 .part v0x27a0c10_0, 0, 1;
L_0x27ac4c0 .part v0x27a0b50_0, 1, 1;
L_0x27ac560 .part v0x27a0c10_0, 1, 1;
L_0x27ac630 .part L_0x27ad9a0, 0, 1;
L_0x27acd60 .part v0x27a0b50_0, 2, 1;
L_0x27ace40 .part v0x27a0c10_0, 2, 1;
L_0x27acee0 .part L_0x27ad9a0, 1, 1;
L_0x27ad650 .part v0x27a0b50_0, 3, 1;
L_0x27ad6f0 .part v0x27a0c10_0, 3, 1;
L_0x27ad900 .part L_0x27ad9a0, 2, 1;
L_0x27ad9a0 .concat8 [ 1 1 1 1], L_0x27abae0, L_0x27ac2f0, L_0x27acb90, L_0x27ad480;
LS_0x27adab0_0_0 .concat8 [ 1 1 1 1], L_0x27ab720, L_0x27abf30, L_0x27ac7d0, L_0x27ad0c0;
LS_0x27adab0_0_4 .concat8 [ 1 0 0 0], L_0x27adb50;
L_0x27adab0 .concat8 [ 4 1 0 0], LS_0x27adab0_0_0, LS_0x27adab0_0_4;
L_0x27adb50 .part L_0x27ad9a0, 3, 1;
S_0x27a0ed0 .scope module, "FA0" "full_adder" 4 10, 4 19 0, S_0x27a0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x27a2bb0_0 .net "a", 0 0, L_0x27abcb0;  1 drivers
v0x27a2ca0_0 .net "b", 0 0, L_0x27abd70;  1 drivers
L_0x7f64b97f90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27a2db0_0 .net "c_in", 0 0, L_0x7f64b97f90a8;  1 drivers
v0x27a2ea0_0 .net "c_out", 0 0, L_0x27abae0;  1 drivers
v0x27a2f40_0 .net "h1", 0 0, L_0x27ab580;  1 drivers
v0x27a3030_0 .net "h2", 0 0, L_0x27ab7d0;  1 drivers
v0x27a3120_0 .net "h3", 0 0, L_0x27ab9a0;  1 drivers
v0x27a3210_0 .net "sum", 0 0, L_0x27ab720;  1 drivers
S_0x27a1160 .scope module, "AND1" "and_gate" 4 32, 4 44 0, S_0x27a0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ab7d0 .functor AND 1, L_0x27abcb0, L_0x27abd70, C4<1>, C4<1>;
v0x27a13f0_0 .net "a", 0 0, L_0x27abcb0;  alias, 1 drivers
v0x27a14d0_0 .net "b", 0 0, L_0x27abd70;  alias, 1 drivers
v0x27a1590_0 .net "y", 0 0, L_0x27ab7d0;  alias, 1 drivers
S_0x27a16e0 .scope module, "AND2" "and_gate" 4 33, 4 44 0, S_0x27a0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ab9a0 .functor AND 1, L_0x27ab580, L_0x7f64b97f90a8, C4<1>, C4<1>;
v0x27a1930_0 .net "a", 0 0, L_0x27ab580;  alias, 1 drivers
v0x27a1a10_0 .net "b", 0 0, L_0x7f64b97f90a8;  alias, 1 drivers
v0x27a1ad0_0 .net "y", 0 0, L_0x27ab9a0;  alias, 1 drivers
S_0x27a1c20 .scope module, "OR1" "or_gate" 4 34, 4 51 0, S_0x27a0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27abae0 .functor OR 1, L_0x27ab7d0, L_0x27ab9a0, C4<0>, C4<0>;
v0x27a1ea0_0 .net "a", 0 0, L_0x27ab7d0;  alias, 1 drivers
v0x27a1f70_0 .net "b", 0 0, L_0x27ab9a0;  alias, 1 drivers
v0x27a2040_0 .net "y", 0 0, L_0x27abae0;  alias, 1 drivers
S_0x27a2150 .scope module, "XOR1" "xor_gate" 4 30, 4 37 0, S_0x27a0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ab580 .functor XOR 1, L_0x27abcb0, L_0x27abd70, C4<0>, C4<0>;
v0x27a23a0_0 .net "a", 0 0, L_0x27abcb0;  alias, 1 drivers
v0x27a2490_0 .net "b", 0 0, L_0x27abd70;  alias, 1 drivers
v0x27a2560_0 .net "y", 0 0, L_0x27ab580;  alias, 1 drivers
S_0x27a2660 .scope module, "XOR2" "xor_gate" 4 31, 4 37 0, S_0x27a0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ab720 .functor XOR 1, L_0x27ab580, L_0x7f64b97f90a8, C4<0>, C4<0>;
v0x27a2900_0 .net "a", 0 0, L_0x27ab580;  alias, 1 drivers
v0x27a2a10_0 .net "b", 0 0, L_0x7f64b97f90a8;  alias, 1 drivers
v0x27a2ad0_0 .net "y", 0 0, L_0x27ab720;  alias, 1 drivers
S_0x27a32d0 .scope module, "FA1" "full_adder" 4 11, 4 19 0, S_0x27a0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x27a4f50_0 .net "a", 0 0, L_0x27ac4c0;  1 drivers
v0x27a5040_0 .net "b", 0 0, L_0x27ac560;  1 drivers
v0x27a5150_0 .net "c_in", 0 0, L_0x27ac630;  1 drivers
v0x27a5240_0 .net "c_out", 0 0, L_0x27ac2f0;  1 drivers
v0x27a52e0_0 .net "h1", 0 0, L_0x27abe10;  1 drivers
v0x27a53d0_0 .net "h2", 0 0, L_0x27abfe0;  1 drivers
v0x27a54c0_0 .net "h3", 0 0, L_0x27ac1b0;  1 drivers
v0x27a55b0_0 .net "sum", 0 0, L_0x27abf30;  1 drivers
S_0x27a3580 .scope module, "AND1" "and_gate" 4 32, 4 44 0, S_0x27a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27abfe0 .functor AND 1, L_0x27ac4c0, L_0x27ac560, C4<1>, C4<1>;
v0x27a37f0_0 .net "a", 0 0, L_0x27ac4c0;  alias, 1 drivers
v0x27a38d0_0 .net "b", 0 0, L_0x27ac560;  alias, 1 drivers
v0x27a3990_0 .net "y", 0 0, L_0x27abfe0;  alias, 1 drivers
S_0x27a3ab0 .scope module, "AND2" "and_gate" 4 33, 4 44 0, S_0x27a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ac1b0 .functor AND 1, L_0x27abe10, L_0x27ac630, C4<1>, C4<1>;
v0x27a3d00_0 .net "a", 0 0, L_0x27abe10;  alias, 1 drivers
v0x27a3de0_0 .net "b", 0 0, L_0x27ac630;  alias, 1 drivers
v0x27a3ea0_0 .net "y", 0 0, L_0x27ac1b0;  alias, 1 drivers
S_0x27a3fc0 .scope module, "OR1" "or_gate" 4 34, 4 51 0, S_0x27a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ac2f0 .functor OR 1, L_0x27abfe0, L_0x27ac1b0, C4<0>, C4<0>;
v0x27a4240_0 .net "a", 0 0, L_0x27abfe0;  alias, 1 drivers
v0x27a4310_0 .net "b", 0 0, L_0x27ac1b0;  alias, 1 drivers
v0x27a43e0_0 .net "y", 0 0, L_0x27ac2f0;  alias, 1 drivers
S_0x27a44f0 .scope module, "XOR1" "xor_gate" 4 30, 4 37 0, S_0x27a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27abe10 .functor XOR 1, L_0x27ac4c0, L_0x27ac560, C4<0>, C4<0>;
v0x27a4740_0 .net "a", 0 0, L_0x27ac4c0;  alias, 1 drivers
v0x27a4830_0 .net "b", 0 0, L_0x27ac560;  alias, 1 drivers
v0x27a4900_0 .net "y", 0 0, L_0x27abe10;  alias, 1 drivers
S_0x27a4a00 .scope module, "XOR2" "xor_gate" 4 31, 4 37 0, S_0x27a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27abf30 .functor XOR 1, L_0x27abe10, L_0x27ac630, C4<0>, C4<0>;
v0x27a4ca0_0 .net "a", 0 0, L_0x27abe10;  alias, 1 drivers
v0x27a4db0_0 .net "b", 0 0, L_0x27ac630;  alias, 1 drivers
v0x27a4e70_0 .net "y", 0 0, L_0x27abf30;  alias, 1 drivers
S_0x27a5670 .scope module, "FA2" "full_adder" 4 12, 4 19 0, S_0x27a0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x27a7300_0 .net "a", 0 0, L_0x27acd60;  1 drivers
v0x27a73f0_0 .net "b", 0 0, L_0x27ace40;  1 drivers
v0x27a7500_0 .net "c_in", 0 0, L_0x27acee0;  1 drivers
v0x27a75f0_0 .net "c_out", 0 0, L_0x27acb90;  1 drivers
v0x27a7690_0 .net "h1", 0 0, L_0x27ac6d0;  1 drivers
v0x27a7780_0 .net "h2", 0 0, L_0x27ac880;  1 drivers
v0x27a7870_0 .net "h3", 0 0, L_0x27aca50;  1 drivers
v0x27a7960_0 .net "sum", 0 0, L_0x27ac7d0;  1 drivers
S_0x27a5900 .scope module, "AND1" "and_gate" 4 32, 4 44 0, S_0x27a5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ac880 .functor AND 1, L_0x27acd60, L_0x27ace40, C4<1>, C4<1>;
v0x27a5b70_0 .net "a", 0 0, L_0x27acd60;  alias, 1 drivers
v0x27a5c50_0 .net "b", 0 0, L_0x27ace40;  alias, 1 drivers
v0x27a5d10_0 .net "y", 0 0, L_0x27ac880;  alias, 1 drivers
S_0x27a5e30 .scope module, "AND2" "and_gate" 4 33, 4 44 0, S_0x27a5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27aca50 .functor AND 1, L_0x27ac6d0, L_0x27acee0, C4<1>, C4<1>;
v0x27a6080_0 .net "a", 0 0, L_0x27ac6d0;  alias, 1 drivers
v0x27a6160_0 .net "b", 0 0, L_0x27acee0;  alias, 1 drivers
v0x27a6220_0 .net "y", 0 0, L_0x27aca50;  alias, 1 drivers
S_0x27a6370 .scope module, "OR1" "or_gate" 4 34, 4 51 0, S_0x27a5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27acb90 .functor OR 1, L_0x27ac880, L_0x27aca50, C4<0>, C4<0>;
v0x27a65f0_0 .net "a", 0 0, L_0x27ac880;  alias, 1 drivers
v0x27a66c0_0 .net "b", 0 0, L_0x27aca50;  alias, 1 drivers
v0x27a6790_0 .net "y", 0 0, L_0x27acb90;  alias, 1 drivers
S_0x27a68a0 .scope module, "XOR1" "xor_gate" 4 30, 4 37 0, S_0x27a5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ac6d0 .functor XOR 1, L_0x27acd60, L_0x27ace40, C4<0>, C4<0>;
v0x27a6af0_0 .net "a", 0 0, L_0x27acd60;  alias, 1 drivers
v0x27a6be0_0 .net "b", 0 0, L_0x27ace40;  alias, 1 drivers
v0x27a6cb0_0 .net "y", 0 0, L_0x27ac6d0;  alias, 1 drivers
S_0x27a6db0 .scope module, "XOR2" "xor_gate" 4 31, 4 37 0, S_0x27a5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ac7d0 .functor XOR 1, L_0x27ac6d0, L_0x27acee0, C4<0>, C4<0>;
v0x27a7050_0 .net "a", 0 0, L_0x27ac6d0;  alias, 1 drivers
v0x27a7160_0 .net "b", 0 0, L_0x27acee0;  alias, 1 drivers
v0x27a7220_0 .net "y", 0 0, L_0x27ac7d0;  alias, 1 drivers
S_0x27a7a20 .scope module, "FA3" "full_adder" 4 13, 4 19 0, S_0x27a0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x27a96a0_0 .net "a", 0 0, L_0x27ad650;  1 drivers
v0x27a9790_0 .net "b", 0 0, L_0x27ad6f0;  1 drivers
v0x27a98a0_0 .net "c_in", 0 0, L_0x27ad900;  1 drivers
v0x27a9990_0 .net "c_out", 0 0, L_0x27ad480;  1 drivers
v0x27a9a30_0 .net "h1", 0 0, L_0x27acf80;  1 drivers
v0x27a9b20_0 .net "h2", 0 0, L_0x27ad170;  1 drivers
v0x27a9c10_0 .net "h3", 0 0, L_0x27ad340;  1 drivers
v0x27a9d00_0 .net "sum", 0 0, L_0x27ad0c0;  1 drivers
S_0x27a7cb0 .scope module, "AND1" "and_gate" 4 32, 4 44 0, S_0x27a7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ad170 .functor AND 1, L_0x27ad650, L_0x27ad6f0, C4<1>, C4<1>;
v0x27a7f40_0 .net "a", 0 0, L_0x27ad650;  alias, 1 drivers
v0x27a8020_0 .net "b", 0 0, L_0x27ad6f0;  alias, 1 drivers
v0x27a80e0_0 .net "y", 0 0, L_0x27ad170;  alias, 1 drivers
S_0x27a8200 .scope module, "AND2" "and_gate" 4 33, 4 44 0, S_0x27a7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ad340 .functor AND 1, L_0x27acf80, L_0x27ad900, C4<1>, C4<1>;
v0x27a8450_0 .net "a", 0 0, L_0x27acf80;  alias, 1 drivers
v0x27a8530_0 .net "b", 0 0, L_0x27ad900;  alias, 1 drivers
v0x27a85f0_0 .net "y", 0 0, L_0x27ad340;  alias, 1 drivers
S_0x27a8710 .scope module, "OR1" "or_gate" 4 34, 4 51 0, S_0x27a7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ad480 .functor OR 1, L_0x27ad170, L_0x27ad340, C4<0>, C4<0>;
v0x27a8990_0 .net "a", 0 0, L_0x27ad170;  alias, 1 drivers
v0x27a8a60_0 .net "b", 0 0, L_0x27ad340;  alias, 1 drivers
v0x27a8b30_0 .net "y", 0 0, L_0x27ad480;  alias, 1 drivers
S_0x27a8c40 .scope module, "XOR1" "xor_gate" 4 30, 4 37 0, S_0x27a7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27acf80 .functor XOR 1, L_0x27ad650, L_0x27ad6f0, C4<0>, C4<0>;
v0x27a8e90_0 .net "a", 0 0, L_0x27ad650;  alias, 1 drivers
v0x27a8f80_0 .net "b", 0 0, L_0x27ad6f0;  alias, 1 drivers
v0x27a9050_0 .net "y", 0 0, L_0x27acf80;  alias, 1 drivers
S_0x27a9150 .scope module, "XOR2" "xor_gate" 4 31, 4 37 0, S_0x27a7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x27ad0c0 .functor XOR 1, L_0x27acf80, L_0x27ad900, C4<0>, C4<0>;
v0x27a93f0_0 .net "a", 0 0, L_0x27acf80;  alias, 1 drivers
v0x27a9500_0 .net "b", 0 0, L_0x27ad900;  alias, 1 drivers
v0x27a95c0_0 .net "y", 0 0, L_0x27ad0c0;  alias, 1 drivers
S_0x27aa350 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x27806d0;
 .timescale -12 -12;
E_0x27637a0 .event anyedge, v0x27aac40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27aac40_0;
    %nor/r;
    %assign/vec4 v0x27aac40_0, 0;
    %wait E_0x27637a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a0850;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2763530;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x27a0c10_0, 0;
    %assign/vec4 v0x27a0b50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27806d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aac40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x27806d0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27aaae0_0;
    %inv;
    %store/vec4 v0x27aaae0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x27806d0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a0a70_0, v0x27aaf00_0, v0x27aafc0_0, v0x27ab080_0, v0x27aadc0_0, v0x27aad00_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27806d0;
T_5 ;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x27806d0;
T_6 ;
    %wait E_0x2763530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27aab80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aab80_0, 4, 32;
    %load/vec4 v0x27aae60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aab80_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27aab80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aab80_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27aadc0_0;
    %load/vec4 v0x27aadc0_0;
    %load/vec4 v0x27aad00_0;
    %xor;
    %load/vec4 v0x27aadc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aab80_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27aab80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aab80_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response45/top_module.sv";
