$date
	Wed Jul 23 10:34:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! val [7:0] $end
$var reg 1 " clk $end
$scope module u $end
$var wire 1 " clk $end
$var reg 8 # cnt [7:0] $end
$var reg 8 $ key [7:0] $end
$var reg 8 % one [7:0] $end
$var reg 8 & out [7:0] $end
$var reg 8 ' two [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
b10100001 $
b0 #
0"
bx !
$end
#1
b1 #
1"
#2
0"
#3
b10100001 %
b10 #
1"
#4
0"
#5
b10100001 '
b11 #
1"
#6
0"
#7
b10100001 !
b10100001 &
b100 #
1"
#8
0"
#9
b101 #
1"
#10
0"
