INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/ip/VRAM/sim/VRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/clock_5hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_5hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/control_paint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_paint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/get_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v:6]
