Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 28 22:51:17 2022
| Host         : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command      : report_utilization -file fine_sync_utilization_placed.rpt -pb fine_sync_utilization_placed.pb
| Design       : fine_sync
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  350 |     0 |    230400 |  0.15 |
|   LUT as Logic          |  350 |     0 |    230400 |  0.15 |
|   LUT as Memory         |    0 |     0 |    101760 |  0.00 |
| CLB Registers           |  215 |     0 |    460800 |  0.05 |
|   Register as Flip Flop |  215 |     0 |    460800 |  0.05 |
|   Register as Latch     |    0 |     0 |    460800 |  0.00 |
| CARRY8                  |   32 |     0 |     28800 |  0.11 |
| F7 Muxes                |    0 |     0 |    115200 |  0.00 |
| F8 Muxes                |    0 |     0 |     57600 |  0.00 |
| F9 Muxes                |    0 |     0 |     28800 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 213   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   75 |     0 |     28800 |  0.26 |
|   CLBL                                     |   42 |     0 |           |       |
|   CLBM                                     |   33 |     0 |           |       |
| LUT as Logic                               |  350 |     0 |    230400 |  0.15 |
|   using O5 output only                     |    3 |       |           |       |
|   using O6 output only                     |  307 |       |           |       |
|   using O5 and O6                          |   40 |       |           |       |
| LUT as Memory                              |    0 |     0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  215 |     0 |    460800 |  0.05 |
|   Register driven from within the CLB      |   58 |       |           |       |
|   Register driven from outside the CLB     |  157 |       |           |       |
|     LUT in front of the register is unused |  148 |       |           |       |
|     LUT in front of the register is used   |    9 |       |           |       |
| Unique Control Sets                        |    7 |       |     57600 |  0.01 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |       624 |  0.00 |
| URAM           |    0 |     0 |        96 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      1728 |  0.69 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |  244 |   240 |       360 |  67.78 |
| HPIOB_M          |   88 |    86 |       144 |  61.11 |
|   INPUT          |   40 |       |           |        |
|   OUTPUT         |   48 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_S          |   90 |    88 |       144 |  62.50 |
|   INPUT          |   39 |       |           |        |
|   OUTPUT         |   51 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_M          |   24 |    24 |        24 | 100.00 |
|   INPUT          |   24 |       |           |        |
|   OUTPUT         |    0 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_S          |   24 |    24 |        24 | 100.00 |
|   INPUT          |   24 |       |           |        |
|   OUTPUT         |    0 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_SNGL       |   18 |    18 |        24 |  75.00 |
|   INPUT          |    8 |       |           |        |
|   OUTPUT         |   10 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |   0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |   0.00 |
| RIU_OR           |    0 |     0 |        32 |   0.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       544 |  0.18 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  213 |            Register |
| LUT2     |  184 |                 CLB |
| INBUF    |  135 |                 I/O |
| IBUFCTRL |  135 |              Others |
| OBUF     |  109 |                 I/O |
| LUT6     |   69 |                 CLB |
| LUT5     |   58 |                 CLB |
| LUT4     |   42 |                 CLB |
| LUT3     |   34 |                 CLB |
| CARRY8   |   32 |                 CLB |
| DSP48E2  |   12 |          Arithmetic |
| LUT1     |    3 |                 CLB |
| FDPE     |    2 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


