{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492028558425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492028558428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 17:22:38 2017 " "Processing started: Wed Apr 12 17:22:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492028558428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492028558428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1b -c ripple4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1b -c ripple4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492028558429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492028558623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra177012/mc613/lab 5/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra177012/mc613/lab 5/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-Behavior " "Found design unit 1: fullAdder-Behavior" {  } { { "../fullAdder.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492028559068 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../fullAdder.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492028559068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492028559068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple4-Behavior " "Found design unit 1: ripple4-Behavior" {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492028559076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple4 " "Found entity 1: ripple4" {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492028559076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492028559076 ""}
{ "Error" "EVRFX_VHDL_INCORRECT_RECORD_NAME_PREFIX" "std_ulogic ripple4.vhd(26) " "VHDL error at ripple4.vhd(26): record type std_ulogic is used but not declared" {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 26 0 0 } }  } 0 10448 "VHDL error at %2!s!: record type %1!s! is used but not declared" 0 0 "Quartus II" 0 -1 1492028559076 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "f ripple4.vhd(26) " "VHDL Interface Declaration error in ripple4.vhd(26): interface object \"f\" of mode out cannot be read. Change object mode to buffer." {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 26 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1492028559076 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "cin in f out ripple4.vhd(26) " "VHDL error at ripple4.vhd(26): actual port \"f\" of mode \"out\" cannot be associated with formal port \"cin\" of mode \"in\"" {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 26 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492028559077 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "f ripple4.vhd(26) " "VHDL error at ripple4.vhd(26): can't read value of interface object \"f\" of mode OUT" {  } { { "ripple4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 5/ex1b/ripple4.vhd" 26 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1492028559077 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492028559212 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 12 17:22:39 2017 " "Processing ended: Wed Apr 12 17:22:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492028559212 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492028559212 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492028559212 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492028559212 ""}
