# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Web Edition
# Date created = 23:14:32  March 19, 2009
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:14:32  MARCH 19, 2009"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_L1 -to clkin
set_location_assignment PIN_Y21 -to greenled[7]
set_location_assignment PIN_Y22 -to greenled[6]
set_location_assignment PIN_W21 -to greenled[5]
set_location_assignment PIN_W22 -to greenled[4]
set_location_assignment PIN_V21 -to greenled[3]
set_location_assignment PIN_V22 -to greenled[2]
set_location_assignment PIN_U21 -to greenled[1]
set_location_assignment PIN_U22 -to greenled[0]
set_location_assignment PIN_R17 -to redled[9]
set_location_assignment PIN_R18 -to redled[8]
set_location_assignment PIN_U18 -to redled[7]
set_location_assignment PIN_Y18 -to redled[6]
set_location_assignment PIN_V19 -to redled[5]
set_location_assignment PIN_T18 -to redled[4]
set_location_assignment PIN_Y19 -to redled[3]
set_location_assignment PIN_U19 -to redled[2]
set_location_assignment PIN_R19 -to redled[1]
set_location_assignment PIN_R20 -to redled[0]
set_location_assignment PIN_F14 -to rx
set_location_assignment PIN_G12 -to tx
set_location_assignment PIN_E2 -to sseg0[6]
set_location_assignment PIN_F1 -to sseg0[5]
set_location_assignment PIN_F2 -to sseg0[4]
set_location_assignment PIN_H1 -to sseg0[3]
set_location_assignment PIN_H2 -to sseg0[2]
set_location_assignment PIN_J1 -to sseg0[1]
set_location_assignment PIN_J2 -to sseg0[0]
set_location_assignment PIN_D1 -to sseg1[6]
set_location_assignment PIN_D2 -to sseg1[5]
set_location_assignment PIN_G3 -to sseg1[4]
set_location_assignment PIN_H4 -to sseg1[3]
set_location_assignment PIN_H5 -to sseg1[2]
set_location_assignment PIN_H6 -to sseg1[1]
set_location_assignment PIN_E1 -to sseg1[0]
set_location_assignment PIN_D3 -to sseg2[6]
set_location_assignment PIN_E4 -to sseg2[5]
set_location_assignment PIN_E3 -to sseg2[4]
set_location_assignment PIN_C1 -to sseg2[3]
set_location_assignment PIN_C2 -to sseg2[2]
set_location_assignment PIN_G6 -to sseg2[1]
set_location_assignment PIN_G5 -to sseg2[0]
set_location_assignment PIN_D4 -to sseg3[6]
set_location_assignment PIN_F3 -to sseg3[5]
set_location_assignment PIN_L8 -to sseg3[4]
set_location_assignment PIN_J4 -to sseg3[3]
set_location_assignment PIN_D6 -to sseg3[2]
set_location_assignment PIN_D5 -to sseg3[1]
set_location_assignment PIN_F4 -to sseg3[0]
set_location_assignment PIN_L2 -to sw[9]
set_location_assignment PIN_M1 -to sw[8]
set_location_assignment PIN_M2 -to sw[7]
set_location_assignment PIN_U11 -to sw[6]
set_location_assignment PIN_U12 -to sw[5]
set_location_assignment PIN_W12 -to sw[4]
set_location_assignment PIN_V12 -to sw[3]
set_location_assignment PIN_M22 -to sw[2]
set_location_assignment PIN_L21 -to sw[1]
set_location_assignment PIN_L22 -to sw[0]
set_location_assignment PIN_R22 -to resetbtn
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_U20 -to sdcard_cs
set_location_assignment PIN_W20 -to sdcard_miso
set_location_assignment PIN_Y20 -to sdcard_mosi
set_location_assignment PIN_V20 -to sdcard_sclk
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS4
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZE_TIMING "NORMAL COMPILATION"
set_global_assignment -name FMAX_REQUIREMENT "5 MHz" -section_id clkin
set_instance_assignment -name CLOCK_SETTINGS clkin -to clkin
set_global_assignment -name POWER_USE_TA_VALUE 21
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name SAVE_DISK_SPACE OFF
set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD_TMV ON
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_location_assignment PIN_B10 -to vgab[3]
set_location_assignment PIN_A10 -to vgab[2]
set_location_assignment PIN_D11 -to vgab[1]
set_location_assignment PIN_A9 -to vgab[0]
set_location_assignment PIN_A8 -to vgag[3]
set_location_assignment PIN_B9 -to vgag[2]
set_location_assignment PIN_C10 -to vgag[1]
set_location_assignment PIN_B8 -to vgag[0]
set_location_assignment PIN_A11 -to vgah
set_location_assignment PIN_B7 -to vgar[3]
set_location_assignment PIN_A7 -to vgar[2]
set_location_assignment PIN_C9 -to vgar[1]
set_location_assignment PIN_D9 -to vgar[0]
set_location_assignment PIN_B11 -to vgav
set_location_assignment PIN_N6 -to dram_addr[11]
set_location_assignment PIN_W3 -to dram_addr[10]
set_location_assignment PIN_N4 -to dram_addr[9]
set_location_assignment PIN_P3 -to dram_addr[8]
set_location_assignment PIN_P5 -to dram_addr[7]
set_location_assignment PIN_P6 -to dram_addr[6]
set_location_assignment PIN_R5 -to dram_addr[5]
set_location_assignment PIN_R6 -to dram_addr[4]
set_location_assignment PIN_Y4 -to dram_addr[3]
set_location_assignment PIN_Y3 -to dram_addr[2]
set_location_assignment PIN_W5 -to dram_addr[1]
set_location_assignment PIN_W4 -to dram_addr[0]
set_location_assignment PIN_U3 -to dram_ba_0
set_location_assignment PIN_V4 -to dram_ba_1
set_location_assignment PIN_T3 -to dram_cas_n
set_location_assignment PIN_N3 -to dram_cke
set_location_assignment PIN_U4 -to dram_clk
set_location_assignment PIN_T6 -to dram_cs_n
set_location_assignment PIN_T2 -to dram_dq[15]
set_location_assignment PIN_T1 -to dram_dq[14]
set_location_assignment PIN_R2 -to dram_dq[13]
set_location_assignment PIN_R1 -to dram_dq[12]
set_location_assignment PIN_P2 -to dram_dq[11]
set_location_assignment PIN_P1 -to dram_dq[10]
set_location_assignment PIN_N2 -to dram_dq[9]
set_location_assignment PIN_N1 -to dram_dq[8]
set_location_assignment PIN_Y2 -to dram_dq[7]
set_location_assignment PIN_Y1 -to dram_dq[6]
set_location_assignment PIN_W2 -to dram_dq[5]
set_location_assignment PIN_W1 -to dram_dq[4]
set_location_assignment PIN_V2 -to dram_dq[3]
set_location_assignment PIN_V1 -to dram_dq[2]
set_location_assignment PIN_U2 -to dram_dq[1]
set_location_assignment PIN_U1 -to dram_dq[0]
set_location_assignment PIN_R7 -to dram_ldqm
set_location_assignment PIN_T5 -to dram_ras_n
set_location_assignment PIN_M5 -to dram_udqm
set_location_assignment PIN_R8 -to dram_we_n
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA OFF
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS "NORMAL COMPILATION"
set_global_assignment -name HDL_MESSAGE_LEVEL LEVEL3
set_global_assignment -name PARALLEL_SYNTHESIS ON
set_global_assignment -name AUTO_RAM_RECOGNITION ON
set_global_assignment -name STRICT_RAM_RECOGNITION OFF
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 5000
set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED 100
set_global_assignment -name SYNTH_MESSAGE_LEVEL MEDIUM
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_location_assignment PIN_H18 -to xu_cs
set_location_assignment PIN_N22 -to xu_miso
set_location_assignment PIN_G18 -to xu_mosi
set_location_assignment PIN_P17 -to xu_sclk
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[11]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[10]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[9]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[8]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[7]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[6]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[5]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[4]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[3]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[2]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[1]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to panel_col[0]
set_location_assignment PIN_F12 -to xu_debug_tx
set_location_assignment PIN_J15 -to panel_col[11]
set_location_assignment PIN_H17 -to panel_col[10]
set_location_assignment PIN_E20 -to panel_col[9]
set_location_assignment PIN_C17 -to panel_col[8]
set_location_assignment PIN_E19 -to panel_col[7]
set_location_assignment PIN_F20 -to panel_col[6]
set_location_assignment PIN_E18 -to panel_col[5]
set_location_assignment PIN_G17 -to panel_col[4]
set_location_assignment PIN_G20 -to panel_col[3]
set_location_assignment PIN_F15 -to panel_col[2]
set_location_assignment PIN_C14 -to panel_col[1]
set_location_assignment PIN_P15 -to panel_col[0]
set_location_assignment PIN_E15 -to panel_row[2]
set_location_assignment PIN_E14 -to panel_row[1]
set_location_assignment PIN_N21 -to panel_row[0]
set_location_assignment PIN_D20 -to panel_xled[5]
set_location_assignment PIN_C18 -to panel_xled[4]
set_location_assignment PIN_D16 -to panel_xled[3]
set_location_assignment PIN_D15 -to panel_xled[2]
set_location_assignment PIN_P18 -to panel_xled[1]
set_location_assignment PIN_N15 -to panel_xled[0]
set_global_assignment -name VHDL_FILE ../sdspi.vhd
set_global_assignment -name VHDL_FILE ../m9312h47.vhd
set_global_assignment -name VHDL_FILE ../m9312l47.vhd
set_global_assignment -name VHDL_FILE ../dr11c.vhd
set_global_assignment -name VHDL_FILE ../panelos.vhd
set_global_assignment -name VHDL_FILE ../paneldriver.vhd
set_global_assignment -name VHDL_FILE ../paneldb.vhd
set_global_assignment -name VHDL_FILE ../xubrt45.vhd
set_global_assignment -name VHDL_FILE ../xubm.vhd
set_global_assignment -name VHDL_FILE ../xubl.vhd
set_global_assignment -name VHDL_FILE ../xu.vhd
set_global_assignment -name VHDL_FILE ../rh11.vhd
set_global_assignment -name VHDL_FILE ../kl11.vhd
set_global_assignment -name VHDL_FILE ../rk11.vhd
set_global_assignment -name VHDL_FILE ../unibus.vhd
set_global_assignment -name VHDL_FILE ../cr.vhd
set_global_assignment -name VHDL_FILE ../rl11.vhd
set_global_assignment -name VHDL_FILE ../mmu.vhd
set_global_assignment -name VHDL_FILE ../kw11l.vhd
set_global_assignment -name VHDL_FILE ../gensdclk.vhd
set_global_assignment -name VHDL_FILE ../genlineclk.vhd
set_global_assignment -name VHDL_FILE ../fpuregs.vhd
set_global_assignment -name VHDL_FILE ../csdr.vhd
set_global_assignment -name VHDL_FILE ../cpuregs.vhd
set_global_assignment -name VHDL_FILE ../cpu.vhd
set_global_assignment -name VHDL_FILE top.vhd
set_global_assignment -name VHDL_FILE ssegdecoder.vhd
set_global_assignment -name CDF_FILE top.cdf
set_global_assignment -name QIP_FILE pll.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top