
smart_door_lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080036bc  080036bc  000136bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003740  08003740  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003740  08003740  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003740  08003740  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003740  08003740  00013740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003744  08003744  00013744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  2000000c  08003754  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  08003754  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ddb  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e46  00000000  00000000  00029e53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  0002bca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007d5  00000000  00000000  0002c6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016dd3  00000000  00000000  0002cec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dde1  00000000  00000000  00043c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081053  00000000  00000000  00051a79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028e8  00000000  00000000  000d2acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d53b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080036a4 	.word	0x080036a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080036a4 	.word	0x080036a4

0800014c <app_loop>:
static void welcome_lcd(struct UID* input_uid);
static uint8_t turn_nibble_to_ascii(uint8_t nibble_data);
*/

void app_loop(SPI_HandleTypeDef* hspi2, I2C_HandleTypeDef* hi2c1)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b094      	sub	sp, #80	; 0x50
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
	struct UID input_uid;
	rfid_rc522_init(hspi2);
 8000156:	6878      	ldr	r0, [r7, #4]
 8000158:	f002 ff5e 	bl	8003018 <rfid_rc522_init>

	lcd_1602_i2c_init(hi2c1);
 800015c:	6838      	ldr	r0, [r7, #0]
 800015e:	f002 fbcd 	bl	80028fc <lcd_1602_i2c_init>

	uint8_t master_uid_data_array[4] = {0x00, 0x47, 0xE6, 0x1E};
 8000162:	4b30      	ldr	r3, [pc, #192]	; (8000224 <app_loop+0xd8>)
 8000164:	647b      	str	r3, [r7, #68]	; 0x44
	struct password master_uid;
	master_uid.byte_count = 4;
 8000166:	2304      	movs	r3, #4
 8000168:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	master_uid.data_array = master_uid_data_array;
 800016c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000170:	63fb      	str	r3, [r7, #60]	; 0x3c
	master_uid.index = 0;
 8000172:	2300      	movs	r3, #0
 8000174:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

	struct password checked_uid;
	checked_uid.byte_count = 4;
 8000178:	2304      	movs	r3, #4
 800017a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	checked_uid.data_array = input_uid.data_array;
 800017e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000182:	3301      	adds	r3, #1
 8000184:	633b      	str	r3, [r7, #48]	; 0x30
	checked_uid.index = 0;
 8000186:	2300      	movs	r3, #0
 8000188:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	uint8_t master_password_array[PASSWORD_COUNT] = {'1', '2', '5', '6'};
 800018c:	4b26      	ldr	r3, [pc, #152]	; (8000228 <app_loop+0xdc>)
 800018e:	62bb      	str	r3, [r7, #40]	; 0x28
	struct password master_password;
	master_password.byte_count = PASSWORD_COUNT;
 8000190:	2304      	movs	r3, #4
 8000192:	773b      	strb	r3, [r7, #28]
	master_password.data_array = master_password_array;
 8000194:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000198:	623b      	str	r3, [r7, #32]
	master_password.index = 0;
 800019a:	2300      	movs	r3, #0
 800019c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t input_password_array[PASSWORD_COUNT];
	struct password input_password;
	input_password.byte_count = PASSWORD_COUNT;
 80001a0:	2304      	movs	r3, #4
 80001a2:	733b      	strb	r3, [r7, #12]
	input_password.data_array = input_password_array;
 80001a4:	f107 0318 	add.w	r3, r7, #24
 80001a8:	613b      	str	r3, [r7, #16]
	input_password.index = 0;
 80001aa:	2300      	movs	r3, #0
 80001ac:	753b      	strb	r3, [r7, #20]

	while (true)
	{
		while (rfid_rc522_wait_for_card() != true)
 80001ae:	e003      	b.n	80001b8 <app_loop+0x6c>
			gettick_delay_ms(300);
 80001b0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80001b4:	f002 fd0b 	bl	8002bce <gettick_delay_ms>
		while (rfid_rc522_wait_for_card() != true)
 80001b8:	f003 fa2d 	bl	8003616 <rfid_rc522_wait_for_card>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b01      	cmp	r3, #1
 80001c0:	d1f6      	bne.n	80001b0 <app_loop+0x64>
		
		rfid_rc522_read_serial(&input_uid);
 80001c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80001c6:	4618      	mov	r0, r3
 80001c8:	f003 f8e2 	bl	8003390 <rfid_rc522_read_serial>

		if (check_password(&master_uid, &checked_uid) == false)
 80001cc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80001d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80001d4:	4611      	mov	r1, r2
 80001d6:	4618      	mov	r0, r3
 80001d8:	f002 fd0d 	bl	8002bf6 <check_password>
 80001dc:	4603      	mov	r3, r0
 80001de:	f083 0301 	eor.w	r3, r3, #1
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d011      	beq.n	800020c <app_loop+0xc0>
		{
			control_lcd_and_backlight(ENABLE);
 80001e8:	2001      	movs	r0, #1
 80001ea:	f002 fcad 	bl	8002b48 <control_lcd_and_backlight>

			lcd_1602_i2c_set_cursor_position(1, 0);
 80001ee:	2100      	movs	r1, #0
 80001f0:	2001      	movs	r0, #1
 80001f2:	f002 fc73 	bl	8002adc <lcd_1602_i2c_set_cursor_position>
			lcd_1602_i2c_print_string("Wrong Card!");
 80001f6:	480d      	ldr	r0, [pc, #52]	; (800022c <app_loop+0xe0>)
 80001f8:	f002 fc1d 	bl	8002a36 <lcd_1602_i2c_print_string>
			gettick_delay_ms(2000);
 80001fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000200:	f002 fce5 	bl	8002bce <gettick_delay_ms>

			control_lcd_and_backlight(DISABLE);
 8000204:	2000      	movs	r0, #0
 8000206:	f002 fc9f 	bl	8002b48 <control_lcd_and_backlight>

			break;
 800020a:	e006      	b.n	800021a <app_loop+0xce>
		}

		input_password_t();
 800020c:	f000 f810 	bl	8000230 <input_password_t>
		gettick_delay_ms(2000);
 8000210:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000214:	f002 fcdb 	bl	8002bce <gettick_delay_ms>
		while (rfid_rc522_wait_for_card() != true)
 8000218:	e7ce      	b.n	80001b8 <app_loop+0x6c>
	}
}
 800021a:	bf00      	nop
 800021c:	3750      	adds	r7, #80	; 0x50
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	1ee64700 	.word	0x1ee64700
 8000228:	36353231 	.word	0x36353231
 800022c:	080036bc 	.word	0x080036bc

08000230 <input_password_t>:
	return true;
}
*/

static void input_password_t(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
	uint8_t gia_tri_phim_nhan;
	char	input_password_array[PASSWORD_COUNT];
	char	master_password_array[PASSWORD_COUNT] = {"1256"};
 8000236:	4b50      	ldr	r3, [pc, #320]	; (8000378 <input_password_t+0x148>)
 8000238:	607b      	str	r3, [r7, #4]
	uint8_t password_index = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	70fb      	strb	r3, [r7, #3]
	uint8_t	input_password_count = 0;
 800023e:	2300      	movs	r3, #0
 8000240:	70bb      	strb	r3, [r7, #2]
	bool	is_password_right = false;
 8000242:	2300      	movs	r3, #0
 8000244:	73fb      	strb	r3, [r7, #15]

	do
	{
		control_lcd_and_backlight(ENABLE);
 8000246:	2001      	movs	r0, #1
 8000248:	f002 fc7e 	bl	8002b48 <control_lcd_and_backlight>

		lcd_1602_i2c_set_cursor_position(1, 0);
 800024c:	2100      	movs	r1, #0
 800024e:	2001      	movs	r0, #1
 8000250:	f002 fc44 	bl	8002adc <lcd_1602_i2c_set_cursor_position>
		lcd_1602_i2c_print_string("Input Password:");
 8000254:	4849      	ldr	r0, [pc, #292]	; (800037c <input_password_t+0x14c>)
 8000256:	f002 fbee 	bl	8002a36 <lcd_1602_i2c_print_string>

		lcd_1602_i2c_set_cursor_position(2, 0);
 800025a:	2100      	movs	r1, #0
 800025c:	2002      	movs	r0, #2
 800025e:	f002 fc3d 	bl	8002adc <lcd_1602_i2c_set_cursor_position>

		while ((gia_tri_phim_nhan = keypad_4x4_return_gia_tri_phim_nhan()) != '*')
 8000262:	e03a      	b.n	80002da <input_password_t+0xaa>
		{
			input_password_count++;
 8000264:	78bb      	ldrb	r3, [r7, #2]
 8000266:	3301      	adds	r3, #1
 8000268:	b2db      	uxtb	r3, r3
 800026a:	70bb      	strb	r3, [r7, #2]

			if (input_password_count > 15)
 800026c:	78bb      	ldrb	r3, [r7, #2]
 800026e:	2b0f      	cmp	r3, #15
 8000270:	d914      	bls.n	800029c <input_password_t+0x6c>
			{
				delete_password_t(input_password_array, &password_index, &input_password_count);
 8000272:	1cba      	adds	r2, r7, #2
 8000274:	1cf9      	adds	r1, r7, #3
 8000276:	f107 0308 	add.w	r3, r7, #8
 800027a:	4618      	mov	r0, r3
 800027c:	f000 f886 	bl	800038c <delete_password_t>

				clear_display_and_print("Too Long!", 2000);
 8000280:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000284:	483e      	ldr	r0, [pc, #248]	; (8000380 <input_password_t+0x150>)
 8000286:	f002 fc84 	bl	8002b92 <clear_display_and_print>
				clear_display_and_print("Input Password:", 0);
 800028a:	2100      	movs	r1, #0
 800028c:	483b      	ldr	r0, [pc, #236]	; (800037c <input_password_t+0x14c>)
 800028e:	f002 fc80 	bl	8002b92 <clear_display_and_print>
				lcd_1602_i2c_set_cursor_position(2, 0);
 8000292:	2100      	movs	r1, #0
 8000294:	2002      	movs	r0, #2
 8000296:	f002 fc21 	bl	8002adc <lcd_1602_i2c_set_cursor_position>

				continue;
 800029a:	e01e      	b.n	80002da <input_password_t+0xaa>
			}

			input_password_array[password_index] = gia_tri_phim_nhan;
 800029c:	78fb      	ldrb	r3, [r7, #3]
 800029e:	3310      	adds	r3, #16
 80002a0:	443b      	add	r3, r7
 80002a2:	7bba      	ldrb	r2, [r7, #14]
 80002a4:	f803 2c08 	strb.w	r2, [r3, #-8]
			password_index++;
 80002a8:	78fb      	ldrb	r3, [r7, #3]
 80002aa:	3301      	adds	r3, #1
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	70fb      	strb	r3, [r7, #3]

			lcd_1602_i2c_write_data('*');
 80002b0:	202a      	movs	r0, #42	; 0x2a
 80002b2:	f002 fb97 	bl	80029e4 <lcd_1602_i2c_write_data>

			if (gia_tri_phim_nhan == '#')
 80002b6:	7bbb      	ldrb	r3, [r7, #14]
 80002b8:	2b23      	cmp	r3, #35	; 0x23
 80002ba:	d10e      	bne.n	80002da <input_password_t+0xaa>
			{
				delete_password_t(input_password_array, &password_index, &input_password_count);
 80002bc:	1cba      	adds	r2, r7, #2
 80002be:	1cf9      	adds	r1, r7, #3
 80002c0:	f107 0308 	add.w	r3, r7, #8
 80002c4:	4618      	mov	r0, r3
 80002c6:	f000 f861 	bl	800038c <delete_password_t>

				clear_display_and_print("Input Password:", 0);
 80002ca:	2100      	movs	r1, #0
 80002cc:	482b      	ldr	r0, [pc, #172]	; (800037c <input_password_t+0x14c>)
 80002ce:	f002 fc60 	bl	8002b92 <clear_display_and_print>
				lcd_1602_i2c_set_cursor_position(2, 0);
 80002d2:	2100      	movs	r1, #0
 80002d4:	2002      	movs	r0, #2
 80002d6:	f002 fc01 	bl	8002adc <lcd_1602_i2c_set_cursor_position>
		while ((gia_tri_phim_nhan = keypad_4x4_return_gia_tri_phim_nhan()) != '*')
 80002da:	f002 fa69 	bl	80027b0 <keypad_4x4_return_gia_tri_phim_nhan>
 80002de:	4603      	mov	r3, r0
 80002e0:	73bb      	strb	r3, [r7, #14]
 80002e2:	7bbb      	ldrb	r3, [r7, #14]
 80002e4:	2b2a      	cmp	r3, #42	; 0x2a
 80002e6:	d1bd      	bne.n	8000264 <input_password_t+0x34>
			}
		}

		for (password_index = 0; password_index <= PASSWORD_COUNT - 1; password_index++)
 80002e8:	2300      	movs	r3, #0
 80002ea:	70fb      	strb	r3, [r7, #3]
 80002ec:	e02d      	b.n	800034a <input_password_t+0x11a>
		{
			if ((master_password_array[password_index] != input_password_array[password_index]) | (input_password_count > PASSWORD_COUNT))
 80002ee:	78fb      	ldrb	r3, [r7, #3]
 80002f0:	3310      	adds	r3, #16
 80002f2:	443b      	add	r3, r7
 80002f4:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80002f8:	78fb      	ldrb	r3, [r7, #3]
 80002fa:	3310      	adds	r3, #16
 80002fc:	443b      	add	r3, r7
 80002fe:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000302:	429a      	cmp	r2, r3
 8000304:	bf14      	ite	ne
 8000306:	2301      	movne	r3, #1
 8000308:	2300      	moveq	r3, #0
 800030a:	b2da      	uxtb	r2, r3
 800030c:	78bb      	ldrb	r3, [r7, #2]
 800030e:	2b04      	cmp	r3, #4
 8000310:	bf8c      	ite	hi
 8000312:	2301      	movhi	r3, #1
 8000314:	2300      	movls	r3, #0
 8000316:	b2db      	uxtb	r3, r3
 8000318:	4313      	orrs	r3, r2
 800031a:	b2db      	uxtb	r3, r3
 800031c:	2b00      	cmp	r3, #0
 800031e:	d00e      	beq.n	800033e <input_password_t+0x10e>
			{
				delete_password_t(input_password_array, &password_index, &input_password_count);
 8000320:	1cba      	adds	r2, r7, #2
 8000322:	1cf9      	adds	r1, r7, #3
 8000324:	f107 0308 	add.w	r3, r7, #8
 8000328:	4618      	mov	r0, r3
 800032a:	f000 f82f 	bl	800038c <delete_password_t>
				is_password_right = false;
 800032e:	2300      	movs	r3, #0
 8000330:	73fb      	strb	r3, [r7, #15]

				clear_display_and_print("Wrong Password!", 2000);
 8000332:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000336:	4813      	ldr	r0, [pc, #76]	; (8000384 <input_password_t+0x154>)
 8000338:	f002 fc2b 	bl	8002b92 <clear_display_and_print>

				break;
 800033c:	e008      	b.n	8000350 <input_password_t+0x120>
			}
			else
				is_password_right = true;
 800033e:	2301      	movs	r3, #1
 8000340:	73fb      	strb	r3, [r7, #15]
		for (password_index = 0; password_index <= PASSWORD_COUNT - 1; password_index++)
 8000342:	78fb      	ldrb	r3, [r7, #3]
 8000344:	3301      	adds	r3, #1
 8000346:	b2db      	uxtb	r3, r3
 8000348:	70fb      	strb	r3, [r7, #3]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	2b03      	cmp	r3, #3
 800034e:	d9ce      	bls.n	80002ee <input_password_t+0xbe>
		}
	}
	while (is_password_right == false);
 8000350:	7bfb      	ldrb	r3, [r7, #15]
 8000352:	f083 0301 	eor.w	r3, r3, #1
 8000356:	b2db      	uxtb	r3, r3
 8000358:	2b00      	cmp	r3, #0
 800035a:	f47f af74 	bne.w	8000246 <input_password_t+0x16>

	clear_display_and_print("Door Open", 2000);
 800035e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000362:	4809      	ldr	r0, [pc, #36]	; (8000388 <input_password_t+0x158>)
 8000364:	f002 fc15 	bl	8002b92 <clear_display_and_print>
	control_lcd_and_backlight(DISABLE);
 8000368:	2000      	movs	r0, #0
 800036a:	f002 fbed 	bl	8002b48 <control_lcd_and_backlight>
}
 800036e:	bf00      	nop
 8000370:	3710      	adds	r7, #16
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	36353231 	.word	0x36353231
 800037c:	080036c8 	.word	0x080036c8
 8000380:	080036d8 	.word	0x080036d8
 8000384:	080036e4 	.word	0x080036e4
 8000388:	080036f4 	.word	0x080036f4

0800038c <delete_password_t>:

static void delete_password_t(char* input_password_array, uint8_t* password_index, uint8_t* input_password_count)
{
 800038c:	b480      	push	{r7}
 800038e:	b087      	sub	sp, #28
 8000390:	af00      	add	r7, sp, #0
 8000392:	60f8      	str	r0, [r7, #12]
 8000394:	60b9      	str	r1, [r7, #8]
 8000396:	607a      	str	r2, [r7, #4]
	*password_index = 0;
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	2200      	movs	r2, #0
 800039c:	701a      	strb	r2, [r3, #0]
	*input_password_count = 0;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	2200      	movs	r2, #0
 80003a2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PASSWORD_COUNT; i++)
 80003a4:	2300      	movs	r3, #0
 80003a6:	617b      	str	r3, [r7, #20]
 80003a8:	e007      	b.n	80003ba <delete_password_t+0x2e>
	{
		input_password_array[i] = 0;
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	68fa      	ldr	r2, [r7, #12]
 80003ae:	4413      	add	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PASSWORD_COUNT; i++)
 80003b4:	697b      	ldr	r3, [r7, #20]
 80003b6:	3301      	adds	r3, #1
 80003b8:	617b      	str	r3, [r7, #20]
 80003ba:	697b      	ldr	r3, [r7, #20]
 80003bc:	2b03      	cmp	r3, #3
 80003be:	ddf4      	ble.n	80003aa <delete_password_t+0x1e>
	}
}
 80003c0:	bf00      	nop
 80003c2:	bf00      	nop
 80003c4:	371c      	adds	r7, #28
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr

080003cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003d0:	f000 fa56 	bl	8000880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003d4:	f000 f810 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d8:	f000 f8ae 	bl	8000538 <MX_GPIO_Init>
  MX_SPI2_Init();
 80003dc:	f000 f876 	bl	80004cc <MX_SPI2_Init>
  MX_I2C1_Init();
 80003e0:	f000 f846 	bl	8000470 <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 app_loop(&hspi2, &hi2c1);
 80003e4:	4902      	ldr	r1, [pc, #8]	; (80003f0 <main+0x24>)
 80003e6:	4803      	ldr	r0, [pc, #12]	; (80003f4 <main+0x28>)
 80003e8:	f7ff feb0 	bl	800014c <app_loop>
 80003ec:	e7fa      	b.n	80003e4 <main+0x18>
 80003ee:	bf00      	nop
 80003f0:	20000028 	.word	0x20000028
 80003f4:	2000007c 	.word	0x2000007c

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b090      	sub	sp, #64	; 0x40
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f003 f920 	bl	800364c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041a:	2302      	movs	r3, #2
 800041c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800041e:	2301      	movs	r3, #1
 8000420:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000422:	2310      	movs	r3, #16
 8000424:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000426:	2300      	movs	r3, #0
 8000428:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042a:	f107 0318 	add.w	r3, r7, #24
 800042e:	4618      	mov	r0, r3
 8000430:	f001 f9a4 	bl	800177c <HAL_RCC_OscConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800043a:	f000 f8f9 	bl	8000630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043e:	230f      	movs	r3, #15
 8000440:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000442:	2300      	movs	r3, #0
 8000444:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800044a:	2300      	movs	r3, #0
 800044c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800044e:	2300      	movs	r3, #0
 8000450:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2100      	movs	r1, #0
 8000456:	4618      	mov	r0, r3
 8000458:	f001 fc12 	bl	8001c80 <HAL_RCC_ClockConfig>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000462:	f000 f8e5 	bl	8000630 <Error_Handler>
  }
}
 8000466:	bf00      	nop
 8000468:	3740      	adds	r7, #64	; 0x40
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
	...

08000470 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000474:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <MX_I2C1_Init+0x50>)
 8000476:	4a13      	ldr	r2, [pc, #76]	; (80004c4 <MX_I2C1_Init+0x54>)
 8000478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800047a:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <MX_I2C1_Init+0x50>)
 800047c:	4a12      	ldr	r2, [pc, #72]	; (80004c8 <MX_I2C1_Init+0x58>)
 800047e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000480:	4b0f      	ldr	r3, [pc, #60]	; (80004c0 <MX_I2C1_Init+0x50>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000486:	4b0e      	ldr	r3, [pc, #56]	; (80004c0 <MX_I2C1_Init+0x50>)
 8000488:	2200      	movs	r2, #0
 800048a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800048c:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <MX_I2C1_Init+0x50>)
 800048e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000492:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000494:	4b0a      	ldr	r3, [pc, #40]	; (80004c0 <MX_I2C1_Init+0x50>)
 8000496:	2200      	movs	r2, #0
 8000498:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800049a:	4b09      	ldr	r3, [pc, #36]	; (80004c0 <MX_I2C1_Init+0x50>)
 800049c:	2200      	movs	r2, #0
 800049e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004a0:	4b07      	ldr	r3, [pc, #28]	; (80004c0 <MX_I2C1_Init+0x50>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a6:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <MX_I2C1_Init+0x50>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004ac:	4804      	ldr	r0, [pc, #16]	; (80004c0 <MX_I2C1_Init+0x50>)
 80004ae:	f000 fcc9 	bl	8000e44 <HAL_I2C_Init>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80004b8:	f000 f8ba 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000028 	.word	0x20000028
 80004c4:	40005400 	.word	0x40005400
 80004c8:	000186a0 	.word	0x000186a0

080004cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80004d0:	4b17      	ldr	r3, [pc, #92]	; (8000530 <MX_SPI2_Init+0x64>)
 80004d2:	4a18      	ldr	r2, [pc, #96]	; (8000534 <MX_SPI2_Init+0x68>)
 80004d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80004d6:	4b16      	ldr	r3, [pc, #88]	; (8000530 <MX_SPI2_Init+0x64>)
 80004d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004de:	4b14      	ldr	r3, [pc, #80]	; (8000530 <MX_SPI2_Init+0x64>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <MX_SPI2_Init+0x64>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80004ea:	4b11      	ldr	r3, [pc, #68]	; (8000530 <MX_SPI2_Init+0x64>)
 80004ec:	2202      	movs	r2, #2
 80004ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80004f0:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <MX_SPI2_Init+0x64>)
 80004f2:	2201      	movs	r2, #1
 80004f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004f6:	4b0e      	ldr	r3, [pc, #56]	; (8000530 <MX_SPI2_Init+0x64>)
 80004f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004fe:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <MX_SPI2_Init+0x64>)
 8000500:	2200      	movs	r2, #0
 8000502:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000504:	4b0a      	ldr	r3, [pc, #40]	; (8000530 <MX_SPI2_Init+0x64>)
 8000506:	2200      	movs	r2, #0
 8000508:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <MX_SPI2_Init+0x64>)
 800050c:	2200      	movs	r2, #0
 800050e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <MX_SPI2_Init+0x64>)
 8000512:	2200      	movs	r2, #0
 8000514:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000516:	4b06      	ldr	r3, [pc, #24]	; (8000530 <MX_SPI2_Init+0x64>)
 8000518:	220a      	movs	r2, #10
 800051a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800051c:	4804      	ldr	r0, [pc, #16]	; (8000530 <MX_SPI2_Init+0x64>)
 800051e:	f001 fd29 	bl	8001f74 <HAL_SPI_Init>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000528:	f000 f882 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}
 8000530:	2000007c 	.word	0x2000007c
 8000534:	40003800 	.word	0x40003800

08000538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b088      	sub	sp, #32
 800053c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	f107 0310 	add.w	r3, r7, #16
 8000542:	2200      	movs	r2, #0
 8000544:	601a      	str	r2, [r3, #0]
 8000546:	605a      	str	r2, [r3, #4]
 8000548:	609a      	str	r2, [r3, #8]
 800054a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800054c:	4b35      	ldr	r3, [pc, #212]	; (8000624 <MX_GPIO_Init+0xec>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a34      	ldr	r2, [pc, #208]	; (8000624 <MX_GPIO_Init+0xec>)
 8000552:	f043 0320 	orr.w	r3, r3, #32
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b32      	ldr	r3, [pc, #200]	; (8000624 <MX_GPIO_Init+0xec>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0320 	and.w	r3, r3, #32
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000564:	4b2f      	ldr	r3, [pc, #188]	; (8000624 <MX_GPIO_Init+0xec>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a2e      	ldr	r2, [pc, #184]	; (8000624 <MX_GPIO_Init+0xec>)
 800056a:	f043 0304 	orr.w	r3, r3, #4
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b2c      	ldr	r3, [pc, #176]	; (8000624 <MX_GPIO_Init+0xec>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0304 	and.w	r3, r3, #4
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800057c:	4b29      	ldr	r3, [pc, #164]	; (8000624 <MX_GPIO_Init+0xec>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a28      	ldr	r2, [pc, #160]	; (8000624 <MX_GPIO_Init+0xec>)
 8000582:	f043 0308 	orr.w	r3, r3, #8
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b26      	ldr	r3, [pc, #152]	; (8000624 <MX_GPIO_Init+0xec>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0308 	and.w	r3, r3, #8
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	21f0      	movs	r1, #240	; 0xf0
 8000598:	4823      	ldr	r0, [pc, #140]	; (8000628 <MX_GPIO_Init+0xf0>)
 800059a:	f000 fc3b 	bl	8000e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80005a4:	4821      	ldr	r0, [pc, #132]	; (800062c <MX_GPIO_Init+0xf4>)
 80005a6:	f000 fc35 	bl	8000e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80005aa:	230f      	movs	r3, #15
 80005ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005b2:	2301      	movs	r3, #1
 80005b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b6:	f107 0310 	add.w	r3, r7, #16
 80005ba:	4619      	mov	r1, r3
 80005bc:	481a      	ldr	r0, [pc, #104]	; (8000628 <MX_GPIO_Init+0xf0>)
 80005be:	f000 faa5 	bl	8000b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005c2:	23f0      	movs	r3, #240	; 0xf0
 80005c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c6:	2301      	movs	r3, #1
 80005c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005ca:	2301      	movs	r3, #1
 80005cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ce:	2302      	movs	r3, #2
 80005d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d2:	f107 0310 	add.w	r3, r7, #16
 80005d6:	4619      	mov	r1, r3
 80005d8:	4813      	ldr	r0, [pc, #76]	; (8000628 <MX_GPIO_Init+0xf0>)
 80005da:	f000 fa97 	bl	8000b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80005de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005e8:	2301      	movs	r3, #1
 80005ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ec:	2302      	movs	r3, #2
 80005ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	4619      	mov	r1, r3
 80005f6:	480d      	ldr	r0, [pc, #52]	; (800062c <MX_GPIO_Init+0xf4>)
 80005f8:	f000 fa88 	bl	8000b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80005fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000600:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000602:	2301      	movs	r3, #1
 8000604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	2300      	movs	r3, #0
 8000608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060a:	2302      	movs	r3, #2
 800060c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800060e:	f107 0310 	add.w	r3, r7, #16
 8000612:	4619      	mov	r1, r3
 8000614:	4805      	ldr	r0, [pc, #20]	; (800062c <MX_GPIO_Init+0xf4>)
 8000616:	f000 fa79 	bl	8000b0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800061a:	bf00      	nop
 800061c:	3720      	adds	r7, #32
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40021000 	.word	0x40021000
 8000628:	40010800 	.word	0x40010800
 800062c:	40010c00 	.word	0x40010c00

08000630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000634:	b672      	cpsid	i
}
 8000636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000638:	e7fe      	b.n	8000638 <Error_Handler+0x8>
	...

0800063c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000642:	4b15      	ldr	r3, [pc, #84]	; (8000698 <HAL_MspInit+0x5c>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	4a14      	ldr	r2, [pc, #80]	; (8000698 <HAL_MspInit+0x5c>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6193      	str	r3, [r2, #24]
 800064e:	4b12      	ldr	r3, [pc, #72]	; (8000698 <HAL_MspInit+0x5c>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065a:	4b0f      	ldr	r3, [pc, #60]	; (8000698 <HAL_MspInit+0x5c>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a0e      	ldr	r2, [pc, #56]	; (8000698 <HAL_MspInit+0x5c>)
 8000660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b0c      	ldr	r3, [pc, #48]	; (8000698 <HAL_MspInit+0x5c>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <HAL_MspInit+0x60>)
 8000674:	685b      	ldr	r3, [r3, #4]
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	4a04      	ldr	r2, [pc, #16]	; (800069c <HAL_MspInit+0x60>)
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	40021000 	.word	0x40021000
 800069c:	40010000 	.word	0x40010000

080006a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	; 0x28
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a1d      	ldr	r2, [pc, #116]	; (8000730 <HAL_I2C_MspInit+0x90>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d132      	bne.n	8000726 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c0:	4b1c      	ldr	r3, [pc, #112]	; (8000734 <HAL_I2C_MspInit+0x94>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	4a1b      	ldr	r2, [pc, #108]	; (8000734 <HAL_I2C_MspInit+0x94>)
 80006c6:	f043 0308 	orr.w	r3, r3, #8
 80006ca:	6193      	str	r3, [r2, #24]
 80006cc:	4b19      	ldr	r3, [pc, #100]	; (8000734 <HAL_I2C_MspInit+0x94>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f003 0308 	and.w	r3, r3, #8
 80006d4:	613b      	str	r3, [r7, #16]
 80006d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006de:	2312      	movs	r3, #18
 80006e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e2:	2303      	movs	r3, #3
 80006e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4812      	ldr	r0, [pc, #72]	; (8000738 <HAL_I2C_MspInit+0x98>)
 80006ee:	f000 fa0d 	bl	8000b0c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80006f2:	4b12      	ldr	r3, [pc, #72]	; (800073c <HAL_I2C_MspInit+0x9c>)
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	627b      	str	r3, [r7, #36]	; 0x24
 80006f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006fa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80006fe:	627b      	str	r3, [r7, #36]	; 0x24
 8000700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000702:	f043 0302 	orr.w	r3, r3, #2
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
 8000708:	4a0c      	ldr	r2, [pc, #48]	; (800073c <HAL_I2C_MspInit+0x9c>)
 800070a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <HAL_I2C_MspInit+0x94>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	4a08      	ldr	r2, [pc, #32]	; (8000734 <HAL_I2C_MspInit+0x94>)
 8000714:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000718:	61d3      	str	r3, [r2, #28]
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_I2C_MspInit+0x94>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000726:	bf00      	nop
 8000728:	3728      	adds	r7, #40	; 0x28
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40005400 	.word	0x40005400
 8000734:	40021000 	.word	0x40021000
 8000738:	40010c00 	.word	0x40010c00
 800073c:	40010000 	.word	0x40010000

08000740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b088      	sub	sp, #32
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	f107 0310 	add.w	r3, r7, #16
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a1c      	ldr	r2, [pc, #112]	; (80007cc <HAL_SPI_MspInit+0x8c>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d131      	bne.n	80007c4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 8000762:	69db      	ldr	r3, [r3, #28]
 8000764:	4a1a      	ldr	r2, [pc, #104]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 8000766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076a:	61d3      	str	r3, [r2, #28]
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 800076e:	69db      	ldr	r3, [r3, #28]
 8000770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	4a14      	ldr	r2, [pc, #80]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 800077e:	f043 0308 	orr.w	r3, r3, #8
 8000782:	6193      	str	r3, [r2, #24]
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_SPI_MspInit+0x90>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	f003 0308 	and.w	r3, r3, #8
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000790:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000794:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000796:	2302      	movs	r3, #2
 8000798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800079a:	2303      	movs	r3, #3
 800079c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079e:	f107 0310 	add.w	r3, r7, #16
 80007a2:	4619      	mov	r1, r3
 80007a4:	480b      	ldr	r0, [pc, #44]	; (80007d4 <HAL_SPI_MspInit+0x94>)
 80007a6:	f000 f9b1 	bl	8000b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80007aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b8:	f107 0310 	add.w	r3, r7, #16
 80007bc:	4619      	mov	r1, r3
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <HAL_SPI_MspInit+0x94>)
 80007c0:	f000 f9a4 	bl	8000b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80007c4:	bf00      	nop
 80007c6:	3720      	adds	r7, #32
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40003800 	.word	0x40003800
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010c00 	.word	0x40010c00

080007d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <NMI_Handler+0x4>

080007de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <HardFault_Handler+0x4>

080007e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <MemManage_Handler+0x4>

080007ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ee:	e7fe      	b.n	80007ee <BusFault_Handler+0x4>

080007f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f4:	e7fe      	b.n	80007f4 <UsageFault_Handler+0x4>

080007f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007fa:	bf00      	nop
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr

08000802 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000806:	bf00      	nop
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800081e:	f000 f875 	bl	800090c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}

08000826 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
	...

08000834 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000834:	f7ff fff7 	bl	8000826 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000838:	480b      	ldr	r0, [pc, #44]	; (8000868 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800083a:	490c      	ldr	r1, [pc, #48]	; (800086c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800083c:	4a0c      	ldr	r2, [pc, #48]	; (8000870 <LoopFillZerobss+0x16>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000840:	e002      	b.n	8000848 <LoopCopyDataInit>

08000842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000846:	3304      	adds	r3, #4

08000848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800084c:	d3f9      	bcc.n	8000842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800084e:	4a09      	ldr	r2, [pc, #36]	; (8000874 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000850:	4c09      	ldr	r4, [pc, #36]	; (8000878 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000854:	e001      	b.n	800085a <LoopFillZerobss>

08000856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000858:	3204      	adds	r2, #4

0800085a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800085c:	d3fb      	bcc.n	8000856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800085e:	f002 fefd 	bl	800365c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000862:	f7ff fdb3 	bl	80003cc <main>
  bx lr
 8000866:	4770      	bx	lr
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000870:	08003748 	.word	0x08003748
  ldr r2, =_sbss
 8000874:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000878:	200000e4 	.word	0x200000e4

0800087c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC1_2_IRQHandler>
	...

08000880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000884:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <HAL_Init+0x28>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a07      	ldr	r2, [pc, #28]	; (80008a8 <HAL_Init+0x28>)
 800088a:	f043 0310 	orr.w	r3, r3, #16
 800088e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000890:	2003      	movs	r0, #3
 8000892:	f000 f907 	bl	8000aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000896:	200f      	movs	r0, #15
 8000898:	f000 f808 	bl	80008ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800089c:	f7ff fece 	bl	800063c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40022000 	.word	0x40022000

080008ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <HAL_InitTick+0x54>)
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	4b12      	ldr	r3, [pc, #72]	; (8000904 <HAL_InitTick+0x58>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	4619      	mov	r1, r3
 80008be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f911 	bl	8000af2 <HAL_SYSTICK_Config>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e00e      	b.n	80008f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b0f      	cmp	r3, #15
 80008de:	d80a      	bhi.n	80008f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e0:	2200      	movs	r2, #0
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	f04f 30ff 	mov.w	r0, #4294967295
 80008e8:	f000 f8e7 	bl	8000aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008ec:	4a06      	ldr	r2, [pc, #24]	; (8000908 <HAL_InitTick+0x5c>)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008f2:	2300      	movs	r3, #0
 80008f4:	e000      	b.n	80008f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000000 	.word	0x20000000
 8000904:	20000008 	.word	0x20000008
 8000908:	20000004 	.word	0x20000004

0800090c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_IncTick+0x1c>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	461a      	mov	r2, r3
 8000916:	4b05      	ldr	r3, [pc, #20]	; (800092c <HAL_IncTick+0x20>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4413      	add	r3, r2
 800091c:	4a03      	ldr	r2, [pc, #12]	; (800092c <HAL_IncTick+0x20>)
 800091e:	6013      	str	r3, [r2, #0]
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr
 8000928:	20000008 	.word	0x20000008
 800092c:	200000d4 	.word	0x200000d4

08000930 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  return uwTick;
 8000934:	4b02      	ldr	r3, [pc, #8]	; (8000940 <HAL_GetTick+0x10>)
 8000936:	681b      	ldr	r3, [r3, #0]
}
 8000938:	4618      	mov	r0, r3
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr
 8000940:	200000d4 	.word	0x200000d4

08000944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800095a:	68ba      	ldr	r2, [r7, #8]
 800095c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000960:	4013      	ands	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800096c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000976:	4a04      	ldr	r2, [pc, #16]	; (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	60d3      	str	r3, [r2, #12]
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000990:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	0a1b      	lsrs	r3, r3, #8
 8000996:	f003 0307 	and.w	r3, r3, #7
}
 800099a:	4618      	mov	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	6039      	str	r1, [r7, #0]
 80009b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	db0a      	blt.n	80009d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	490c      	ldr	r1, [pc, #48]	; (80009f4 <__NVIC_SetPriority+0x4c>)
 80009c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c6:	0112      	lsls	r2, r2, #4
 80009c8:	b2d2      	uxtb	r2, r2
 80009ca:	440b      	add	r3, r1
 80009cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009d0:	e00a      	b.n	80009e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	4908      	ldr	r1, [pc, #32]	; (80009f8 <__NVIC_SetPriority+0x50>)
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	f003 030f 	and.w	r3, r3, #15
 80009de:	3b04      	subs	r3, #4
 80009e0:	0112      	lsls	r2, r2, #4
 80009e2:	b2d2      	uxtb	r2, r2
 80009e4:	440b      	add	r3, r1
 80009e6:	761a      	strb	r2, [r3, #24]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000e100 	.word	0xe000e100
 80009f8:	e000ed00 	.word	0xe000ed00

080009fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b089      	sub	sp, #36	; 0x24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a10:	69fb      	ldr	r3, [r7, #28]
 8000a12:	f1c3 0307 	rsb	r3, r3, #7
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	bf28      	it	cs
 8000a1a:	2304      	movcs	r3, #4
 8000a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	3304      	adds	r3, #4
 8000a22:	2b06      	cmp	r3, #6
 8000a24:	d902      	bls.n	8000a2c <NVIC_EncodePriority+0x30>
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	3b03      	subs	r3, #3
 8000a2a:	e000      	b.n	8000a2e <NVIC_EncodePriority+0x32>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a30:	f04f 32ff 	mov.w	r2, #4294967295
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	43da      	mvns	r2, r3
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	401a      	ands	r2, r3
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a44:	f04f 31ff 	mov.w	r1, #4294967295
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4e:	43d9      	mvns	r1, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a54:	4313      	orrs	r3, r2
         );
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3724      	adds	r7, #36	; 0x24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr

08000a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a70:	d301      	bcc.n	8000a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a72:	2301      	movs	r3, #1
 8000a74:	e00f      	b.n	8000a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a76:	4a0a      	ldr	r2, [pc, #40]	; (8000aa0 <SysTick_Config+0x40>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a7e:	210f      	movs	r1, #15
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	f7ff ff90 	bl	80009a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <SysTick_Config+0x40>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8e:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <SysTick_Config+0x40>)
 8000a90:	2207      	movs	r2, #7
 8000a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	e000e010 	.word	0xe000e010

08000aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff ff49 	bl	8000944 <__NVIC_SetPriorityGrouping>
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b086      	sub	sp, #24
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
 8000ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000acc:	f7ff ff5e 	bl	800098c <__NVIC_GetPriorityGrouping>
 8000ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	68b9      	ldr	r1, [r7, #8]
 8000ad6:	6978      	ldr	r0, [r7, #20]
 8000ad8:	f7ff ff90 	bl	80009fc <NVIC_EncodePriority>
 8000adc:	4602      	mov	r2, r0
 8000ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ae2:	4611      	mov	r1, r2
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff5f 	bl	80009a8 <__NVIC_SetPriority>
}
 8000aea:	bf00      	nop
 8000aec:	3718      	adds	r7, #24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b082      	sub	sp, #8
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f7ff ffb0 	bl	8000a60 <SysTick_Config>
 8000b00:	4603      	mov	r3, r0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
	...

08000b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b08b      	sub	sp, #44	; 0x2c
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b16:	2300      	movs	r3, #0
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b1e:	e169      	b.n	8000df4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b20:	2201      	movs	r2, #1
 8000b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	69fa      	ldr	r2, [r7, #28]
 8000b30:	4013      	ands	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	f040 8158 	bne.w	8000dee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	4a9a      	ldr	r2, [pc, #616]	; (8000dac <HAL_GPIO_Init+0x2a0>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d05e      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
 8000b48:	4a98      	ldr	r2, [pc, #608]	; (8000dac <HAL_GPIO_Init+0x2a0>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d875      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b4e:	4a98      	ldr	r2, [pc, #608]	; (8000db0 <HAL_GPIO_Init+0x2a4>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d058      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
 8000b54:	4a96      	ldr	r2, [pc, #600]	; (8000db0 <HAL_GPIO_Init+0x2a4>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d86f      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b5a:	4a96      	ldr	r2, [pc, #600]	; (8000db4 <HAL_GPIO_Init+0x2a8>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d052      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
 8000b60:	4a94      	ldr	r2, [pc, #592]	; (8000db4 <HAL_GPIO_Init+0x2a8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d869      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b66:	4a94      	ldr	r2, [pc, #592]	; (8000db8 <HAL_GPIO_Init+0x2ac>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d04c      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
 8000b6c:	4a92      	ldr	r2, [pc, #584]	; (8000db8 <HAL_GPIO_Init+0x2ac>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d863      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b72:	4a92      	ldr	r2, [pc, #584]	; (8000dbc <HAL_GPIO_Init+0x2b0>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d046      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
 8000b78:	4a90      	ldr	r2, [pc, #576]	; (8000dbc <HAL_GPIO_Init+0x2b0>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d85d      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b7e:	2b12      	cmp	r3, #18
 8000b80:	d82a      	bhi.n	8000bd8 <HAL_GPIO_Init+0xcc>
 8000b82:	2b12      	cmp	r3, #18
 8000b84:	d859      	bhi.n	8000c3a <HAL_GPIO_Init+0x12e>
 8000b86:	a201      	add	r2, pc, #4	; (adr r2, 8000b8c <HAL_GPIO_Init+0x80>)
 8000b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8c:	08000c07 	.word	0x08000c07
 8000b90:	08000be1 	.word	0x08000be1
 8000b94:	08000bf3 	.word	0x08000bf3
 8000b98:	08000c35 	.word	0x08000c35
 8000b9c:	08000c3b 	.word	0x08000c3b
 8000ba0:	08000c3b 	.word	0x08000c3b
 8000ba4:	08000c3b 	.word	0x08000c3b
 8000ba8:	08000c3b 	.word	0x08000c3b
 8000bac:	08000c3b 	.word	0x08000c3b
 8000bb0:	08000c3b 	.word	0x08000c3b
 8000bb4:	08000c3b 	.word	0x08000c3b
 8000bb8:	08000c3b 	.word	0x08000c3b
 8000bbc:	08000c3b 	.word	0x08000c3b
 8000bc0:	08000c3b 	.word	0x08000c3b
 8000bc4:	08000c3b 	.word	0x08000c3b
 8000bc8:	08000c3b 	.word	0x08000c3b
 8000bcc:	08000c3b 	.word	0x08000c3b
 8000bd0:	08000be9 	.word	0x08000be9
 8000bd4:	08000bfd 	.word	0x08000bfd
 8000bd8:	4a79      	ldr	r2, [pc, #484]	; (8000dc0 <HAL_GPIO_Init+0x2b4>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d013      	beq.n	8000c06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bde:	e02c      	b.n	8000c3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	623b      	str	r3, [r7, #32]
          break;
 8000be6:	e029      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	3304      	adds	r3, #4
 8000bee:	623b      	str	r3, [r7, #32]
          break;
 8000bf0:	e024      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	3308      	adds	r3, #8
 8000bf8:	623b      	str	r3, [r7, #32]
          break;
 8000bfa:	e01f      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	330c      	adds	r3, #12
 8000c02:	623b      	str	r3, [r7, #32]
          break;
 8000c04:	e01a      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d102      	bne.n	8000c14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c0e:	2304      	movs	r3, #4
 8000c10:	623b      	str	r3, [r7, #32]
          break;
 8000c12:	e013      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d105      	bne.n	8000c28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c1c:	2308      	movs	r3, #8
 8000c1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	69fa      	ldr	r2, [r7, #28]
 8000c24:	611a      	str	r2, [r3, #16]
          break;
 8000c26:	e009      	b.n	8000c3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c28:	2308      	movs	r3, #8
 8000c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	69fa      	ldr	r2, [r7, #28]
 8000c30:	615a      	str	r2, [r3, #20]
          break;
 8000c32:	e003      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
          break;
 8000c38:	e000      	b.n	8000c3c <HAL_GPIO_Init+0x130>
          break;
 8000c3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	2bff      	cmp	r3, #255	; 0xff
 8000c40:	d801      	bhi.n	8000c46 <HAL_GPIO_Init+0x13a>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	e001      	b.n	8000c4a <HAL_GPIO_Init+0x13e>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	2bff      	cmp	r3, #255	; 0xff
 8000c50:	d802      	bhi.n	8000c58 <HAL_GPIO_Init+0x14c>
 8000c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	e002      	b.n	8000c5e <HAL_GPIO_Init+0x152>
 8000c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5a:	3b08      	subs	r3, #8
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	210f      	movs	r1, #15
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	401a      	ands	r2, r3
 8000c70:	6a39      	ldr	r1, [r7, #32]
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	fa01 f303 	lsl.w	r3, r1, r3
 8000c78:	431a      	orrs	r2, r3
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f000 80b1 	beq.w	8000dee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c8c:	4b4d      	ldr	r3, [pc, #308]	; (8000dc4 <HAL_GPIO_Init+0x2b8>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a4c      	ldr	r2, [pc, #304]	; (8000dc4 <HAL_GPIO_Init+0x2b8>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b4a      	ldr	r3, [pc, #296]	; (8000dc4 <HAL_GPIO_Init+0x2b8>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0301 	and.w	r3, r3, #1
 8000ca0:	60bb      	str	r3, [r7, #8]
 8000ca2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ca4:	4a48      	ldr	r2, [pc, #288]	; (8000dc8 <HAL_GPIO_Init+0x2bc>)
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca8:	089b      	lsrs	r3, r3, #2
 8000caa:	3302      	adds	r3, #2
 8000cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	220f      	movs	r2, #15
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a40      	ldr	r2, [pc, #256]	; (8000dcc <HAL_GPIO_Init+0x2c0>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d013      	beq.n	8000cf8 <HAL_GPIO_Init+0x1ec>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a3f      	ldr	r2, [pc, #252]	; (8000dd0 <HAL_GPIO_Init+0x2c4>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d00d      	beq.n	8000cf4 <HAL_GPIO_Init+0x1e8>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a3e      	ldr	r2, [pc, #248]	; (8000dd4 <HAL_GPIO_Init+0x2c8>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d007      	beq.n	8000cf0 <HAL_GPIO_Init+0x1e4>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a3d      	ldr	r2, [pc, #244]	; (8000dd8 <HAL_GPIO_Init+0x2cc>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d101      	bne.n	8000cec <HAL_GPIO_Init+0x1e0>
 8000ce8:	2303      	movs	r3, #3
 8000cea:	e006      	b.n	8000cfa <HAL_GPIO_Init+0x1ee>
 8000cec:	2304      	movs	r3, #4
 8000cee:	e004      	b.n	8000cfa <HAL_GPIO_Init+0x1ee>
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	e002      	b.n	8000cfa <HAL_GPIO_Init+0x1ee>
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e000      	b.n	8000cfa <HAL_GPIO_Init+0x1ee>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cfc:	f002 0203 	and.w	r2, r2, #3
 8000d00:	0092      	lsls	r2, r2, #2
 8000d02:	4093      	lsls	r3, r2
 8000d04:	68fa      	ldr	r2, [r7, #12]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d0a:	492f      	ldr	r1, [pc, #188]	; (8000dc8 <HAL_GPIO_Init+0x2bc>)
 8000d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0e:	089b      	lsrs	r3, r3, #2
 8000d10:	3302      	adds	r3, #2
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d006      	beq.n	8000d32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d24:	4b2d      	ldr	r3, [pc, #180]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	492c      	ldr	r1, [pc, #176]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	608b      	str	r3, [r1, #8]
 8000d30:	e006      	b.n	8000d40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d32:	4b2a      	ldr	r3, [pc, #168]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	69bb      	ldr	r3, [r7, #24]
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	4928      	ldr	r1, [pc, #160]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d4c:	4b23      	ldr	r3, [pc, #140]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d4e:	68da      	ldr	r2, [r3, #12]
 8000d50:	4922      	ldr	r1, [pc, #136]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	60cb      	str	r3, [r1, #12]
 8000d58:	e006      	b.n	8000d68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d5a:	4b20      	ldr	r3, [pc, #128]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d5c:	68da      	ldr	r2, [r3, #12]
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	43db      	mvns	r3, r3
 8000d62:	491e      	ldr	r1, [pc, #120]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d64:	4013      	ands	r3, r2
 8000d66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d006      	beq.n	8000d82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d74:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	4918      	ldr	r1, [pc, #96]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	604b      	str	r3, [r1, #4]
 8000d80:	e006      	b.n	8000d90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d82:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d84:	685a      	ldr	r2, [r3, #4]
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	4914      	ldr	r1, [pc, #80]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d021      	beq.n	8000de0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	490e      	ldr	r1, [pc, #56]	; (8000ddc <HAL_GPIO_Init+0x2d0>)
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	600b      	str	r3, [r1, #0]
 8000da8:	e021      	b.n	8000dee <HAL_GPIO_Init+0x2e2>
 8000daa:	bf00      	nop
 8000dac:	10320000 	.word	0x10320000
 8000db0:	10310000 	.word	0x10310000
 8000db4:	10220000 	.word	0x10220000
 8000db8:	10210000 	.word	0x10210000
 8000dbc:	10120000 	.word	0x10120000
 8000dc0:	10110000 	.word	0x10110000
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	40010000 	.word	0x40010000
 8000dcc:	40010800 	.word	0x40010800
 8000dd0:	40010c00 	.word	0x40010c00
 8000dd4:	40011000 	.word	0x40011000
 8000dd8:	40011400 	.word	0x40011400
 8000ddc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000de0:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <HAL_GPIO_Init+0x304>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	4909      	ldr	r1, [pc, #36]	; (8000e10 <HAL_GPIO_Init+0x304>)
 8000dea:	4013      	ands	r3, r2
 8000dec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df0:	3301      	adds	r3, #1
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f47f ae8e 	bne.w	8000b20 <HAL_GPIO_Init+0x14>
  }
}
 8000e04:	bf00      	nop
 8000e06:	bf00      	nop
 8000e08:	372c      	adds	r7, #44	; 0x2c
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	40010400 	.word	0x40010400

08000e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	807b      	strh	r3, [r7, #2]
 8000e20:	4613      	mov	r3, r2
 8000e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e24:	787b      	ldrb	r3, [r7, #1]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d003      	beq.n	8000e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e2a:	887a      	ldrh	r2, [r7, #2]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e30:	e003      	b.n	8000e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e32:	887b      	ldrh	r3, [r7, #2]
 8000e34:	041a      	lsls	r2, r3, #16
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	611a      	str	r2, [r3, #16]
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr

08000e44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d101      	bne.n	8000e56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e12b      	b.n	80010ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d106      	bne.n	8000e70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff fc18 	bl	80006a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2224      	movs	r2, #36	; 0x24
 8000e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f022 0201 	bic.w	r2, r2, #1
 8000e86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ea6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ea8:	f001 f832 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8000eac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	4a81      	ldr	r2, [pc, #516]	; (80010b8 <HAL_I2C_Init+0x274>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d807      	bhi.n	8000ec8 <HAL_I2C_Init+0x84>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a80      	ldr	r2, [pc, #512]	; (80010bc <HAL_I2C_Init+0x278>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	bf94      	ite	ls
 8000ec0:	2301      	movls	r3, #1
 8000ec2:	2300      	movhi	r3, #0
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	e006      	b.n	8000ed6 <HAL_I2C_Init+0x92>
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4a7d      	ldr	r2, [pc, #500]	; (80010c0 <HAL_I2C_Init+0x27c>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	bf94      	ite	ls
 8000ed0:	2301      	movls	r3, #1
 8000ed2:	2300      	movhi	r3, #0
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e0e7      	b.n	80010ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4a78      	ldr	r2, [pc, #480]	; (80010c4 <HAL_I2C_Init+0x280>)
 8000ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee6:	0c9b      	lsrs	r3, r3, #18
 8000ee8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	430a      	orrs	r2, r1
 8000efc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4a6a      	ldr	r2, [pc, #424]	; (80010b8 <HAL_I2C_Init+0x274>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d802      	bhi.n	8000f18 <HAL_I2C_Init+0xd4>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	3301      	adds	r3, #1
 8000f16:	e009      	b.n	8000f2c <HAL_I2C_Init+0xe8>
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f1e:	fb02 f303 	mul.w	r3, r2, r3
 8000f22:	4a69      	ldr	r2, [pc, #420]	; (80010c8 <HAL_I2C_Init+0x284>)
 8000f24:	fba2 2303 	umull	r2, r3, r2, r3
 8000f28:	099b      	lsrs	r3, r3, #6
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	430b      	orrs	r3, r1
 8000f32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000f3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	495c      	ldr	r1, [pc, #368]	; (80010b8 <HAL_I2C_Init+0x274>)
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	d819      	bhi.n	8000f80 <HAL_I2C_Init+0x13c>
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	1e59      	subs	r1, r3, #1
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f5a:	1c59      	adds	r1, r3, #1
 8000f5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000f60:	400b      	ands	r3, r1
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d00a      	beq.n	8000f7c <HAL_I2C_Init+0x138>
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1e59      	subs	r1, r3, #1
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f74:	3301      	adds	r3, #1
 8000f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f7a:	e051      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	e04f      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d111      	bne.n	8000fac <HAL_I2C_Init+0x168>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1e58      	subs	r0, r3, #1
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6859      	ldr	r1, [r3, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	440b      	add	r3, r1
 8000f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	bf0c      	ite	eq
 8000fa4:	2301      	moveq	r3, #1
 8000fa6:	2300      	movne	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	e012      	b.n	8000fd2 <HAL_I2C_Init+0x18e>
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	1e58      	subs	r0, r3, #1
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6859      	ldr	r1, [r3, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	0099      	lsls	r1, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	bf0c      	ite	eq
 8000fcc:	2301      	moveq	r3, #1
 8000fce:	2300      	movne	r3, #0
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_I2C_Init+0x196>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e022      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10e      	bne.n	8001000 <HAL_I2C_Init+0x1bc>
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	1e58      	subs	r0, r3, #1
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6859      	ldr	r1, [r3, #4]
 8000fea:	460b      	mov	r3, r1
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	440b      	add	r3, r1
 8000ff0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ffa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ffe:	e00f      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1e58      	subs	r0, r3, #1
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6859      	ldr	r1, [r3, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	440b      	add	r3, r1
 800100e:	0099      	lsls	r1, r3, #2
 8001010:	440b      	add	r3, r1
 8001012:	fbb0 f3f3 	udiv	r3, r0, r3
 8001016:	3301      	adds	r3, #1
 8001018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800101c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	6809      	ldr	r1, [r1, #0]
 8001024:	4313      	orrs	r3, r2
 8001026:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69da      	ldr	r2, [r3, #28]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a1b      	ldr	r3, [r3, #32]
 800103a:	431a      	orrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	430a      	orrs	r2, r1
 8001042:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800104e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	6911      	ldr	r1, [r2, #16]
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	68d2      	ldr	r2, [r2, #12]
 800105a:	4311      	orrs	r1, r2
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	430b      	orrs	r3, r1
 8001062:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	695a      	ldr	r2, [r3, #20]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	431a      	orrs	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	430a      	orrs	r2, r1
 800107e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0201 	orr.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2220      	movs	r2, #32
 800109a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	000186a0 	.word	0x000186a0
 80010bc:	001e847f 	.word	0x001e847f
 80010c0:	003d08ff 	.word	0x003d08ff
 80010c4:	431bde83 	.word	0x431bde83
 80010c8:	10624dd3 	.word	0x10624dd3

080010cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	817b      	strh	r3, [r7, #10]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010e0:	f7ff fc26 	bl	8000930 <HAL_GetTick>
 80010e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b20      	cmp	r3, #32
 80010f0:	f040 80e0 	bne.w	80012b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2319      	movs	r3, #25
 80010fa:	2201      	movs	r2, #1
 80010fc:	4970      	ldr	r1, [pc, #448]	; (80012c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f000 f964 	bl	80013cc <I2C_WaitOnFlagUntilTimeout>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800110a:	2302      	movs	r3, #2
 800110c:	e0d3      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001114:	2b01      	cmp	r3, #1
 8001116:	d101      	bne.n	800111c <HAL_I2C_Master_Transmit+0x50>
 8001118:	2302      	movs	r3, #2
 800111a:	e0cc      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2201      	movs	r2, #1
 8001120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b01      	cmp	r3, #1
 8001130:	d007      	beq.n	8001142 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f042 0201 	orr.w	r2, r2, #1
 8001140:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001150:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2221      	movs	r2, #33	; 0x21
 8001156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2210      	movs	r2, #16
 800115e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	893a      	ldrh	r2, [r7, #8]
 8001172:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001178:	b29a      	uxth	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	4a50      	ldr	r2, [pc, #320]	; (80012c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001182:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001184:	8979      	ldrh	r1, [r7, #10]
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	6a3a      	ldr	r2, [r7, #32]
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f000 f89c 	bl	80012c8 <I2C_MasterRequestWrite>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e08d      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80011b0:	e066      	b.n	8001280 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	6a39      	ldr	r1, [r7, #32]
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f000 fa22 	bl	8001600 <I2C_WaitOnTXEFlagUntilTimeout>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00d      	beq.n	80011de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d107      	bne.n	80011da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e06b      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e2:	781a      	ldrb	r2, [r3, #0]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ee:	1c5a      	adds	r2, r3, #1
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	3b01      	subs	r3, #1
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001206:	3b01      	subs	r3, #1
 8001208:	b29a      	uxth	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b04      	cmp	r3, #4
 800121a:	d11b      	bne.n	8001254 <HAL_I2C_Master_Transmit+0x188>
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001220:	2b00      	cmp	r3, #0
 8001222:	d017      	beq.n	8001254 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	1c5a      	adds	r2, r3, #1
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800123e:	b29b      	uxth	r3, r3
 8001240:	3b01      	subs	r3, #1
 8001242:	b29a      	uxth	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800124c:	3b01      	subs	r3, #1
 800124e:	b29a      	uxth	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	6a39      	ldr	r1, [r7, #32]
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f000 fa19 	bl	8001690 <I2C_WaitOnBTFFlagUntilTimeout>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00d      	beq.n	8001280 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	2b04      	cmp	r3, #4
 800126a:	d107      	bne.n	800127c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800127a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e01a      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001284:	2b00      	cmp	r3, #0
 8001286:	d194      	bne.n	80011b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2220      	movs	r2, #32
 800129c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e000      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80012b4:	2302      	movs	r3, #2
  }
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	00100002 	.word	0x00100002
 80012c4:	ffff0000 	.word	0xffff0000

080012c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	460b      	mov	r3, r1
 80012d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2b08      	cmp	r3, #8
 80012e2:	d006      	beq.n	80012f2 <I2C_MasterRequestWrite+0x2a>
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d003      	beq.n	80012f2 <I2C_MasterRequestWrite+0x2a>
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012f0:	d108      	bne.n	8001304 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	e00b      	b.n	800131c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001308:	2b12      	cmp	r3, #18
 800130a:	d107      	bne.n	800131c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800131a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 f84f 	bl	80013cc <I2C_WaitOnFlagUntilTimeout>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00d      	beq.n	8001350 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001342:	d103      	bne.n	800134c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f44f 7200 	mov.w	r2, #512	; 0x200
 800134a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e035      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001358:	d108      	bne.n	800136c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800135a:	897b      	ldrh	r3, [r7, #10]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	461a      	mov	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	e01b      	b.n	80013a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800136c:	897b      	ldrh	r3, [r7, #10]
 800136e:	11db      	asrs	r3, r3, #7
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f003 0306 	and.w	r3, r3, #6
 8001376:	b2db      	uxtb	r3, r3
 8001378:	f063 030f 	orn	r3, r3, #15
 800137c:	b2da      	uxtb	r2, r3
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	490e      	ldr	r1, [pc, #56]	; (80013c4 <I2C_MasterRequestWrite+0xfc>)
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f000 f898 	bl	80014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e010      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800139a:	897b      	ldrh	r3, [r7, #10]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4907      	ldr	r1, [pc, #28]	; (80013c8 <I2C_MasterRequestWrite+0x100>)
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f000 f888 	bl	80014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	00010008 	.word	0x00010008
 80013c8:	00010002 	.word	0x00010002

080013cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	4613      	mov	r3, r2
 80013da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013dc:	e048      	b.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e4:	d044      	beq.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013e6:	f7ff faa3 	bl	8000930 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d302      	bcc.n	80013fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d139      	bne.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	0c1b      	lsrs	r3, r3, #16
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b01      	cmp	r3, #1
 8001404:	d10d      	bne.n	8001422 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	43da      	mvns	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	4013      	ands	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	bf0c      	ite	eq
 8001418:	2301      	moveq	r3, #1
 800141a:	2300      	movne	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	e00c      	b.n	800143c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	43da      	mvns	r2, r3
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	4013      	ands	r3, r2
 800142e:	b29b      	uxth	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	bf0c      	ite	eq
 8001434:	2301      	moveq	r3, #1
 8001436:	2300      	movne	r3, #0
 8001438:	b2db      	uxtb	r3, r3
 800143a:	461a      	mov	r2, r3
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	429a      	cmp	r2, r3
 8001440:	d116      	bne.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2220      	movs	r2, #32
 800144c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145c:	f043 0220 	orr.w	r2, r3, #32
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e023      	b.n	80014b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	0c1b      	lsrs	r3, r3, #16
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d10d      	bne.n	8001496 <I2C_WaitOnFlagUntilTimeout+0xca>
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	43da      	mvns	r2, r3
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4013      	ands	r3, r2
 8001486:	b29b      	uxth	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	bf0c      	ite	eq
 800148c:	2301      	moveq	r3, #1
 800148e:	2300      	movne	r3, #0
 8001490:	b2db      	uxtb	r3, r3
 8001492:	461a      	mov	r2, r3
 8001494:	e00c      	b.n	80014b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	43da      	mvns	r2, r3
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	4013      	ands	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bf0c      	ite	eq
 80014a8:	2301      	moveq	r3, #1
 80014aa:	2300      	movne	r3, #0
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d093      	beq.n	80013de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
 80014cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80014ce:	e071      	b.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014de:	d123      	bne.n	8001528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80014f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2220      	movs	r2, #32
 8001504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2200      	movs	r2, #0
 800150c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	f043 0204 	orr.w	r2, r3, #4
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e067      	b.n	80015f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800152e:	d041      	beq.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001530:	f7ff f9fe 	bl	8000930 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	429a      	cmp	r2, r3
 800153e:	d302      	bcc.n	8001546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d136      	bne.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	0c1b      	lsrs	r3, r3, #16
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b01      	cmp	r3, #1
 800154e:	d10c      	bne.n	800156a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	43da      	mvns	r2, r3
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4013      	ands	r3, r2
 800155c:	b29b      	uxth	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	bf14      	ite	ne
 8001562:	2301      	movne	r3, #1
 8001564:	2300      	moveq	r3, #0
 8001566:	b2db      	uxtb	r3, r3
 8001568:	e00b      	b.n	8001582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	43da      	mvns	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4013      	ands	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	2b00      	cmp	r3, #0
 800157a:	bf14      	ite	ne
 800157c:	2301      	movne	r3, #1
 800157e:	2300      	moveq	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d016      	beq.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2200      	movs	r2, #0
 800158a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2220      	movs	r2, #32
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a0:	f043 0220 	orr.w	r2, r3, #32
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e021      	b.n	80015f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	0c1b      	lsrs	r3, r3, #16
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d10c      	bne.n	80015d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	43da      	mvns	r2, r3
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	4013      	ands	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf14      	ite	ne
 80015d0:	2301      	movne	r3, #1
 80015d2:	2300      	moveq	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	e00b      	b.n	80015f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	43da      	mvns	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4013      	ands	r3, r2
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	bf14      	ite	ne
 80015ea:	2301      	movne	r3, #1
 80015ec:	2300      	moveq	r3, #0
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f47f af6d 	bne.w	80014d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800160c:	e034      	b.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 f886 	bl	8001720 <I2C_IsAcknowledgeFailed>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e034      	b.n	8001688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001624:	d028      	beq.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001626:	f7ff f983 	bl	8000930 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	429a      	cmp	r2, r3
 8001634:	d302      	bcc.n	800163c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d11d      	bne.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001646:	2b80      	cmp	r3, #128	; 0x80
 8001648:	d016      	beq.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2220      	movs	r2, #32
 8001654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	f043 0220 	orr.w	r2, r3, #32
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e007      	b.n	8001688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001682:	2b80      	cmp	r3, #128	; 0x80
 8001684:	d1c3      	bne.n	800160e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800169c:	e034      	b.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f000 f83e 	bl	8001720 <I2C_IsAcknowledgeFailed>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e034      	b.n	8001718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d028      	beq.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016b6:	f7ff f93b 	bl	8000930 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d302      	bcc.n	80016cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d11d      	bne.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d016      	beq.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2220      	movs	r2, #32
 80016e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	f043 0220 	orr.w	r2, r3, #32
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e007      	b.n	8001718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	2b04      	cmp	r3, #4
 8001714:	d1c3      	bne.n	800169e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001736:	d11b      	bne.n	8001770 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001740:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2220      	movs	r2, #32
 800174c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	f043 0204 	orr.w	r2, r3, #4
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr

0800177c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e272      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 8087 	beq.w	80018aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800179c:	4b92      	ldr	r3, [pc, #584]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 030c 	and.w	r3, r3, #12
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d00c      	beq.n	80017c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017a8:	4b8f      	ldr	r3, [pc, #572]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d112      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
 80017b4:	4b8c      	ldr	r3, [pc, #560]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c0:	d10b      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c2:	4b89      	ldr	r3, [pc, #548]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d06c      	beq.n	80018a8 <HAL_RCC_OscConfig+0x12c>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d168      	bne.n	80018a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e24c      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017e2:	d106      	bne.n	80017f2 <HAL_RCC_OscConfig+0x76>
 80017e4:	4b80      	ldr	r3, [pc, #512]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a7f      	ldr	r2, [pc, #508]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	e02e      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <HAL_RCC_OscConfig+0x98>
 80017fa:	4b7b      	ldr	r3, [pc, #492]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a7a      	ldr	r2, [pc, #488]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b78      	ldr	r3, [pc, #480]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a77      	ldr	r2, [pc, #476]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800180c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e01d      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800181c:	d10c      	bne.n	8001838 <HAL_RCC_OscConfig+0xbc>
 800181e:	4b72      	ldr	r3, [pc, #456]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a71      	ldr	r2, [pc, #452]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001824:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b6f      	ldr	r3, [pc, #444]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a6e      	ldr	r2, [pc, #440]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e00b      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001838:	4b6b      	ldr	r3, [pc, #428]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a6a      	ldr	r2, [pc, #424]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b68      	ldr	r3, [pc, #416]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a67      	ldr	r2, [pc, #412]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800184a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800184e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d013      	beq.n	8001880 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff f86a 	bl	8000930 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001860:	f7ff f866 	bl	8000930 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	; 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e200      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001872:	4b5d      	ldr	r3, [pc, #372]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0f0      	beq.n	8001860 <HAL_RCC_OscConfig+0xe4>
 800187e:	e014      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff f856 	bl	8000930 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff f852 	bl	8000930 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	; 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e1ec      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189a:	4b53      	ldr	r3, [pc, #332]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x10c>
 80018a6:	e000      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d063      	beq.n	800197e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b6:	4b4c      	ldr	r3, [pc, #304]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00b      	beq.n	80018da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018c2:	4b49      	ldr	r3, [pc, #292]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 030c 	and.w	r3, r3, #12
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d11c      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
 80018ce:	4b46      	ldr	r3, [pc, #280]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d116      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	4b43      	ldr	r3, [pc, #268]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d001      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e1c0      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f2:	4b3d      	ldr	r3, [pc, #244]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	4939      	ldr	r1, [pc, #228]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	e03a      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d020      	beq.n	8001952 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001910:	4b36      	ldr	r3, [pc, #216]	; (80019ec <HAL_RCC_OscConfig+0x270>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001916:	f7ff f80b 	bl	8000930 <HAL_GetTick>
 800191a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191e:	f7ff f807 	bl	8000930 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e1a1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001930:	4b2d      	ldr	r3, [pc, #180]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4927      	ldr	r1, [pc, #156]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e015      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b26      	ldr	r3, [pc, #152]	; (80019ec <HAL_RCC_OscConfig+0x270>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7fe ffea 	bl	8000930 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001960:	f7fe ffe6 	bl	8000930 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e180      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d03a      	beq.n	8001a00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d019      	beq.n	80019c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001992:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <HAL_RCC_OscConfig+0x274>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7fe ffca 	bl	8000930 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a0:	f7fe ffc6 	bl	8000930 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e160      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 faba 	bl	8001f38 <RCC_Delay>
 80019c4:	e01c      	b.n	8001a00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7fe ffb0 	bl	8000930 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d2:	e00f      	b.n	80019f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7fe ffac 	bl	8000930 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d908      	bls.n	80019f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e146      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000
 80019ec:	42420000 	.word	0x42420000
 80019f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f4:	4b92      	ldr	r3, [pc, #584]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1e9      	bne.n	80019d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f000 80a6 	beq.w	8001b5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a12:	4b8b      	ldr	r3, [pc, #556]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d10d      	bne.n	8001a3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b88      	ldr	r3, [pc, #544]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a87      	ldr	r2, [pc, #540]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]
 8001a2a:	4b85      	ldr	r3, [pc, #532]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a36:	2301      	movs	r3, #1
 8001a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3a:	4b82      	ldr	r3, [pc, #520]	; (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d118      	bne.n	8001a78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a46:	4b7f      	ldr	r3, [pc, #508]	; (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a7e      	ldr	r2, [pc, #504]	; (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a52:	f7fe ff6d 	bl	8000930 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5a:	f7fe ff69 	bl	8000930 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b64      	cmp	r3, #100	; 0x64
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e103      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6c:	4b75      	ldr	r3, [pc, #468]	; (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x312>
 8001a80:	4b6f      	ldr	r3, [pc, #444]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	4a6e      	ldr	r2, [pc, #440]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6213      	str	r3, [r2, #32]
 8001a8c:	e02d      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x334>
 8001a96:	4b6a      	ldr	r3, [pc, #424]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	4a69      	ldr	r2, [pc, #420]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 0301 	bic.w	r3, r3, #1
 8001aa0:	6213      	str	r3, [r2, #32]
 8001aa2:	4b67      	ldr	r3, [pc, #412]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a66      	ldr	r2, [pc, #408]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	6213      	str	r3, [r2, #32]
 8001aae:	e01c      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	2b05      	cmp	r3, #5
 8001ab6:	d10c      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x356>
 8001ab8:	4b61      	ldr	r3, [pc, #388]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4a60      	ldr	r2, [pc, #384]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	6213      	str	r3, [r2, #32]
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4a5d      	ldr	r2, [pc, #372]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6213      	str	r3, [r2, #32]
 8001ad0:	e00b      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ad2:	4b5b      	ldr	r3, [pc, #364]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	4a5a      	ldr	r2, [pc, #360]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6213      	str	r3, [r2, #32]
 8001ade:	4b58      	ldr	r3, [pc, #352]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a57      	ldr	r2, [pc, #348]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d015      	beq.n	8001b1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af2:	f7fe ff1d 	bl	8000930 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af8:	e00a      	b.n	8001b10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7fe ff19 	bl	8000930 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e0b1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b10:	4b4b      	ldr	r3, [pc, #300]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0ee      	beq.n	8001afa <HAL_RCC_OscConfig+0x37e>
 8001b1c:	e014      	b.n	8001b48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1e:	f7fe ff07 	bl	8000930 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b24:	e00a      	b.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7fe ff03 	bl	8000930 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e09b      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3c:	4b40      	ldr	r3, [pc, #256]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1ee      	bne.n	8001b26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b48:	7dfb      	ldrb	r3, [r7, #23]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d105      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b4e:	4b3c      	ldr	r3, [pc, #240]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a3b      	ldr	r2, [pc, #236]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8087 	beq.w	8001c72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b64:	4b36      	ldr	r3, [pc, #216]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d061      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d146      	bne.n	8001c06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b78:	4b33      	ldr	r3, [pc, #204]	; (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7fe fed7 	bl	8000930 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b86:	f7fe fed3 	bl	8000930 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e06d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b98:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f0      	bne.n	8001b86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bac:	d108      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bae:	4b24      	ldr	r3, [pc, #144]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	4921      	ldr	r1, [pc, #132]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc0:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a19      	ldr	r1, [r3, #32]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	491b      	ldr	r1, [pc, #108]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7fe fea7 	bl	8000930 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7fe fea3 	bl	8000930 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e03d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x46a>
 8001c04:	e035      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7fe fe90 	bl	8000930 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c14:	f7fe fe8c 	bl	8000930 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e026      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x498>
 8001c32:	e01e      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d107      	bne.n	8001c4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e019      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40007000 	.word	0x40007000
 8001c48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <HAL_RCC_OscConfig+0x500>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d106      	bne.n	8001c6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000

08001c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0d0      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c94:	4b6a      	ldr	r3, [pc, #424]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d910      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b67      	ldr	r3, [pc, #412]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 0207 	bic.w	r2, r3, #7
 8001caa:	4965      	ldr	r1, [pc, #404]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b63      	ldr	r3, [pc, #396]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b8      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cdc:	4b59      	ldr	r3, [pc, #356]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	4a58      	ldr	r2, [pc, #352]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cf4:	4b53      	ldr	r3, [pc, #332]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a52      	ldr	r2, [pc, #328]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d00:	4b50      	ldr	r3, [pc, #320]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	494d      	ldr	r1, [pc, #308]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d040      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d26:	4b47      	ldr	r3, [pc, #284]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d115      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e07f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3e:	4b41      	ldr	r3, [pc, #260]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d109      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e073      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e06b      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d5e:	4b39      	ldr	r3, [pc, #228]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f023 0203 	bic.w	r2, r3, #3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	4936      	ldr	r1, [pc, #216]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d70:	f7fe fdde 	bl	8000930 <HAL_GetTick>
 8001d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d76:	e00a      	b.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7fe fdda 	bl	8000930 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e053      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 020c 	and.w	r2, r3, #12
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d1eb      	bne.n	8001d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da0:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d210      	bcs.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 0207 	bic.w	r2, r3, #7
 8001db6:	4922      	ldr	r1, [pc, #136]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b20      	ldr	r3, [pc, #128]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e032      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ddc:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	4916      	ldr	r1, [pc, #88]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	490e      	ldr	r1, [pc, #56]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e0e:	f000 f821 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e12:	4602      	mov	r2, r0
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	490a      	ldr	r1, [pc, #40]	; (8001e48 <HAL_RCC_ClockConfig+0x1c8>)
 8001e20:	5ccb      	ldrb	r3, [r1, r3]
 8001e22:	fa22 f303 	lsr.w	r3, r2, r3
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_RCC_ClockConfig+0x1cc>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_ClockConfig+0x1d0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fd3c 	bl	80008ac <HAL_InitTick>

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	08003714 	.word	0x08003714
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b087      	sub	sp, #28
 8001e58:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d002      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x30>
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d003      	beq.n	8001e8a <HAL_RCC_GetSysClockFreq+0x36>
 8001e82:	e027      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001e86:	613b      	str	r3, [r7, #16]
      break;
 8001e88:	e027      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	0c9b      	lsrs	r3, r3, #18
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	4a17      	ldr	r2, [pc, #92]	; (8001ef0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d010      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ea2:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	0c5b      	lsrs	r3, r3, #17
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	4a11      	ldr	r2, [pc, #68]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	; (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	fb03 f202 	mul.w	r2, r3, r2
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e004      	b.n	8001ece <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ec8:	fb02 f303 	mul.w	r3, r2, r3
 8001ecc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	613b      	str	r3, [r7, #16]
      break;
 8001ed2:	e002      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed6:	613b      	str	r3, [r7, #16]
      break;
 8001ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eda:	693b      	ldr	r3, [r7, #16]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	007a1200 	.word	0x007a1200
 8001ef0:	0800372c 	.word	0x0800372c
 8001ef4:	0800373c 	.word	0x0800373c
 8001ef8:	003d0900 	.word	0x003d0900

08001efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f00:	4b02      	ldr	r3, [pc, #8]	; (8001f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000000 	.word	0x20000000

08001f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f14:	f7ff fff2 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	4903      	ldr	r1, [pc, #12]	; (8001f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f26:	5ccb      	ldrb	r3, [r1, r3]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	08003724 	.word	0x08003724

08001f38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f40:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <RCC_Delay+0x34>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <RCC_Delay+0x38>)
 8001f46:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4a:	0a5b      	lsrs	r3, r3, #9
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	fb02 f303 	mul.w	r3, r2, r3
 8001f52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f54:	bf00      	nop
  }
  while (Delay --);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1e5a      	subs	r2, r3, #1
 8001f5a:	60fa      	str	r2, [r7, #12]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f9      	bne.n	8001f54 <RCC_Delay+0x1c>
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	10624dd3 	.word	0x10624dd3

08001f74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e076      	b.n	8002074 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d108      	bne.n	8001fa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f96:	d009      	beq.n	8001fac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
 8001f9e:	e005      	b.n	8001fac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d106      	bne.n	8001fcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7fe fbba 	bl	8000740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2202      	movs	r2, #2
 8001fd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fe2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	431a      	orrs	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800201c:	431a      	orrs	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	ea42 0103 	orr.w	r1, r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	0c1a      	lsrs	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f002 0204 	and.w	r2, r2, #4
 8002052:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	69da      	ldr	r2, [r3, #28]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002062:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	4613      	mov	r3, r2
 800208a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002096:	2b01      	cmp	r3, #1
 8002098:	d101      	bne.n	800209e <HAL_SPI_Transmit+0x22>
 800209a:	2302      	movs	r3, #2
 800209c:	e12d      	b.n	80022fa <HAL_SPI_Transmit+0x27e>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020a6:	f7fe fc43 	bl	8000930 <HAL_GetTick>
 80020aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80020ac:	88fb      	ldrh	r3, [r7, #6]
 80020ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d002      	beq.n	80020c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80020bc:	2302      	movs	r3, #2
 80020be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80020c0:	e116      	b.n	80022f0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <HAL_SPI_Transmit+0x52>
 80020c8:	88fb      	ldrh	r3, [r7, #6]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d102      	bne.n	80020d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80020d2:	e10d      	b.n	80022f0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2203      	movs	r2, #3
 80020d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	88fa      	ldrh	r2, [r7, #6]
 80020ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	88fa      	ldrh	r2, [r7, #6]
 80020f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800211a:	d10f      	bne.n	800213c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800212a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800213a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002146:	2b40      	cmp	r3, #64	; 0x40
 8002148:	d007      	beq.n	800215a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002162:	d14f      	bne.n	8002204 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d002      	beq.n	8002172 <HAL_SPI_Transmit+0xf6>
 800216c:	8afb      	ldrh	r3, [r7, #22]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d142      	bne.n	80021f8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	881a      	ldrh	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	1c9a      	adds	r2, r3, #2
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800218c:	b29b      	uxth	r3, r3
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002196:	e02f      	b.n	80021f8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d112      	bne.n	80021cc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	881a      	ldrh	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	1c9a      	adds	r2, r3, #2
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80021ca:	e015      	b.n	80021f8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021cc:	f7fe fbb0 	bl	8000930 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d803      	bhi.n	80021e4 <HAL_SPI_Transmit+0x168>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e2:	d102      	bne.n	80021ea <HAL_SPI_Transmit+0x16e>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d106      	bne.n	80021f8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80021f6:	e07b      	b.n	80022f0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1ca      	bne.n	8002198 <HAL_SPI_Transmit+0x11c>
 8002202:	e050      	b.n	80022a6 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d002      	beq.n	8002212 <HAL_SPI_Transmit+0x196>
 800220c:	8afb      	ldrh	r3, [r7, #22]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d144      	bne.n	800229c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	330c      	adds	r3, #12
 800221c:	7812      	ldrb	r2, [r2, #0]
 800221e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002238:	e030      	b.n	800229c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b02      	cmp	r3, #2
 8002246:	d113      	bne.n	8002270 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	330c      	adds	r3, #12
 8002252:	7812      	ldrb	r2, [r2, #0]
 8002254:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002264:	b29b      	uxth	r3, r3
 8002266:	3b01      	subs	r3, #1
 8002268:	b29a      	uxth	r2, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	86da      	strh	r2, [r3, #54]	; 0x36
 800226e:	e015      	b.n	800229c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002270:	f7fe fb5e 	bl	8000930 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d803      	bhi.n	8002288 <HAL_SPI_Transmit+0x20c>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002286:	d102      	bne.n	800228e <HAL_SPI_Transmit+0x212>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d106      	bne.n	800229c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2201      	movs	r2, #1
 8002296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800229a:	e029      	b.n	80022f0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1c9      	bne.n	800223a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	6839      	ldr	r1, [r7, #0]
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fa62 	bl	8002774 <SPI_EndRxTxTransaction>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d002      	beq.n	80022bc <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2220      	movs	r2, #32
 80022ba:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10a      	bne.n	80022da <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	77fb      	strb	r3, [r7, #31]
 80022e6:	e003      	b.n	80022f0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80022f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b08c      	sub	sp, #48	; 0x30
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
 800230e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002310:	2301      	movs	r3, #1
 8002312:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002314:	2300      	movs	r3, #0
 8002316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_SPI_TransmitReceive+0x26>
 8002324:	2302      	movs	r3, #2
 8002326:	e198      	b.n	800265a <HAL_SPI_TransmitReceive+0x358>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002330:	f7fe fafe 	bl	8000930 <HAL_GetTick>
 8002334:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800233c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800234a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800234e:	2b01      	cmp	r3, #1
 8002350:	d00f      	beq.n	8002372 <HAL_SPI_TransmitReceive+0x70>
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002358:	d107      	bne.n	800236a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d103      	bne.n	800236a <HAL_SPI_TransmitReceive+0x68>
 8002362:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002366:	2b04      	cmp	r3, #4
 8002368:	d003      	beq.n	8002372 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800236a:	2302      	movs	r3, #2
 800236c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002370:	e16d      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_SPI_TransmitReceive+0x82>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <HAL_SPI_TransmitReceive+0x82>
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d103      	bne.n	800238c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800238a:	e160      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b04      	cmp	r3, #4
 8002396:	d003      	beq.n	80023a0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2205      	movs	r2, #5
 800239c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	887a      	ldrh	r2, [r7, #2]
 80023b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	887a      	ldrh	r2, [r7, #2]
 80023c2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	887a      	ldrh	r2, [r7, #2]
 80023c8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2200      	movs	r2, #0
 80023ce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e0:	2b40      	cmp	r3, #64	; 0x40
 80023e2:	d007      	beq.n	80023f4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023fc:	d17c      	bne.n	80024f8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_SPI_TransmitReceive+0x10a>
 8002406:	8b7b      	ldrh	r3, [r7, #26]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d16a      	bne.n	80024e2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	881a      	ldrh	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	1c9a      	adds	r2, r3, #2
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002426:	b29b      	uxth	r3, r3
 8002428:	3b01      	subs	r3, #1
 800242a:	b29a      	uxth	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002430:	e057      	b.n	80024e2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b02      	cmp	r3, #2
 800243e:	d11b      	bne.n	8002478 <HAL_SPI_TransmitReceive+0x176>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002444:	b29b      	uxth	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d016      	beq.n	8002478 <HAL_SPI_TransmitReceive+0x176>
 800244a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800244c:	2b01      	cmp	r3, #1
 800244e:	d113      	bne.n	8002478 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002454:	881a      	ldrh	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002460:	1c9a      	adds	r2, r3, #2
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800246a:	b29b      	uxth	r3, r3
 800246c:	3b01      	subs	r3, #1
 800246e:	b29a      	uxth	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b01      	cmp	r3, #1
 8002484:	d119      	bne.n	80024ba <HAL_SPI_TransmitReceive+0x1b8>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800248a:	b29b      	uxth	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d014      	beq.n	80024ba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249a:	b292      	uxth	r2, r2
 800249c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a2:	1c9a      	adds	r2, r3, #2
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80024b6:	2301      	movs	r3, #1
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80024ba:	f7fe fa39 	bl	8000930 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d80b      	bhi.n	80024e2 <HAL_SPI_TransmitReceive+0x1e0>
 80024ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d007      	beq.n	80024e2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80024e0:	e0b5      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1a2      	bne.n	8002432 <HAL_SPI_TransmitReceive+0x130>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d19d      	bne.n	8002432 <HAL_SPI_TransmitReceive+0x130>
 80024f6:	e080      	b.n	80025fa <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <HAL_SPI_TransmitReceive+0x204>
 8002500:	8b7b      	ldrh	r3, [r7, #26]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d16f      	bne.n	80025e6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	330c      	adds	r3, #12
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002522:	b29b      	uxth	r3, r3
 8002524:	3b01      	subs	r3, #1
 8002526:	b29a      	uxth	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800252c:	e05b      	b.n	80025e6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b02      	cmp	r3, #2
 800253a:	d11c      	bne.n	8002576 <HAL_SPI_TransmitReceive+0x274>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002540:	b29b      	uxth	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d017      	beq.n	8002576 <HAL_SPI_TransmitReceive+0x274>
 8002546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002548:	2b01      	cmp	r3, #1
 800254a:	d114      	bne.n	8002576 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	330c      	adds	r3, #12
 8002556:	7812      	ldrb	r2, [r2, #0]
 8002558:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002568:	b29b      	uxth	r3, r3
 800256a:	3b01      	subs	r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b01      	cmp	r3, #1
 8002582:	d119      	bne.n	80025b8 <HAL_SPI_TransmitReceive+0x2b6>
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002588:	b29b      	uxth	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d014      	beq.n	80025b8 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	3b01      	subs	r3, #1
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80025b4:	2301      	movs	r3, #1
 80025b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80025b8:	f7fe f9ba 	bl	8000930 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d803      	bhi.n	80025d0 <HAL_SPI_TransmitReceive+0x2ce>
 80025c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ce:	d102      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x2d4>
 80025d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d107      	bne.n	80025e6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80025e4:	e033      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d19e      	bne.n	800252e <HAL_SPI_TransmitReceive+0x22c>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d199      	bne.n	800252e <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f8b8 	bl	8002774 <SPI_EndRxTxTransaction>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d006      	beq.n	8002618 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2220      	movs	r2, #32
 8002614:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002616:	e01a      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10a      	bne.n	8002636 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002644:	e003      	b.n	800264e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002656:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800265a:	4618      	mov	r0, r3
 800265c:	3730      	adds	r7, #48	; 0x30
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b088      	sub	sp, #32
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	603b      	str	r3, [r7, #0]
 8002670:	4613      	mov	r3, r2
 8002672:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002674:	f7fe f95c 	bl	8000930 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	4413      	add	r3, r2
 8002682:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002684:	f7fe f954 	bl	8000930 <HAL_GetTick>
 8002688:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800268a:	4b39      	ldr	r3, [pc, #228]	; (8002770 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	015b      	lsls	r3, r3, #5
 8002690:	0d1b      	lsrs	r3, r3, #20
 8002692:	69fa      	ldr	r2, [r7, #28]
 8002694:	fb02 f303 	mul.w	r3, r2, r3
 8002698:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800269a:	e054      	b.n	8002746 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a2:	d050      	beq.n	8002746 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026a4:	f7fe f944 	bl	8000930 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	69fa      	ldr	r2, [r7, #28]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d902      	bls.n	80026ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d13d      	bne.n	8002736 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80026c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026d2:	d111      	bne.n	80026f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026dc:	d004      	beq.n	80026e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026e6:	d107      	bne.n	80026f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002700:	d10f      	bne.n	8002722 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002720:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e017      	b.n	8002766 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	3b01      	subs	r3, #1
 8002744:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	4013      	ands	r3, r2
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	429a      	cmp	r2, r3
 8002754:	bf0c      	ite	eq
 8002756:	2301      	moveq	r3, #1
 8002758:	2300      	movne	r3, #0
 800275a:	b2db      	uxtb	r3, r3
 800275c:	461a      	mov	r2, r3
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	429a      	cmp	r2, r3
 8002762:	d19b      	bne.n	800269c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3720      	adds	r7, #32
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20000000 	.word	0x20000000

08002774 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2200      	movs	r2, #0
 8002788:	2180      	movs	r1, #128	; 0x80
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f7ff ff6a 	bl	8002664 <SPI_WaitFlagStateUntilTimeout>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279a:	f043 0220 	orr.w	r2, r3, #32
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e000      	b.n	80027a8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <keypad_4x4_return_gia_tri_phim_nhan>:

static void check_trang_thai_phim(bool *phim_co_nhan, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim);
static void doc_gia_tri_phim(uint8_t vi_tri_cot, uint32_t trang_thai_hang, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim);

uint8_t keypad_4x4_return_gia_tri_phim_nhan(void)
{
 80027b0:	b590      	push	{r4, r7, lr}
 80027b2:	b087      	sub	sp, #28
 80027b4:	af00      	add	r7, sp, #0
	uint8_t gia_tri_phim_nhan;
	uint8_t to_hop_phim [16] = {'1', '4', '7', '*', '2', '5', '8', '0', '3', '6', '9', '#', 'A', 'B', 'C', 'D'};
 80027b6:	4b21      	ldr	r3, [pc, #132]	; (800283c <keypad_4x4_return_gia_tri_phim_nhan+0x8c>)
 80027b8:	1d3c      	adds	r4, r7, #4
 80027ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool phim_co_nhan = true;
 80027c0:	2301      	movs	r3, #1
 80027c2:	70fb      	strb	r3, [r7, #3]

	for (int8_t nhan_count = 1; nhan_count <= 50; nhan_count++)
 80027c4:	2301      	movs	r3, #1
 80027c6:	75fb      	strb	r3, [r7, #23]
 80027c8:	e015      	b.n	80027f6 <keypad_4x4_return_gia_tri_phim_nhan+0x46>
	{
		check_trang_thai_phim(&phim_co_nhan, &gia_tri_phim_nhan, to_hop_phim);
 80027ca:	1d3a      	adds	r2, r7, #4
 80027cc:	f107 0115 	add.w	r1, r7, #21
 80027d0:	1cfb      	adds	r3, r7, #3
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 f834 	bl	8002840 <check_trang_thai_phim>

		if (phim_co_nhan == false) {
 80027d8:	78fb      	ldrb	r3, [r7, #3]
 80027da:	f083 0301 	eor.w	r3, r3, #1
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <keypad_4x4_return_gia_tri_phim_nhan+0x3a>
			nhan_count = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	75fb      	strb	r3, [r7, #23]
			continue;
 80027e8:	bf00      	nop
	for (int8_t nhan_count = 1; nhan_count <= 50; nhan_count++)
 80027ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	3301      	adds	r3, #1
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	75fb      	strb	r3, [r7, #23]
 80027f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027fa:	2b32      	cmp	r3, #50	; 0x32
 80027fc:	dde5      	ble.n	80027ca <keypad_4x4_return_gia_tri_phim_nhan+0x1a>
		}
	}

	for (int8_t nha_count = 1; nha_count <= 50; nha_count++)
 80027fe:	2301      	movs	r3, #1
 8002800:	75bb      	strb	r3, [r7, #22]
 8002802:	e012      	b.n	800282a <keypad_4x4_return_gia_tri_phim_nhan+0x7a>
	{
		check_trang_thai_phim(&phim_co_nhan, &gia_tri_phim_nhan, to_hop_phim);
 8002804:	1d3a      	adds	r2, r7, #4
 8002806:	f107 0115 	add.w	r1, r7, #21
 800280a:	1cfb      	adds	r3, r7, #3
 800280c:	4618      	mov	r0, r3
 800280e:	f000 f817 	bl	8002840 <check_trang_thai_phim>

		if (phim_co_nhan == true) {
 8002812:	78fb      	ldrb	r3, [r7, #3]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <keypad_4x4_return_gia_tri_phim_nhan+0x6e>
			nha_count = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	75bb      	strb	r3, [r7, #22]
			continue;
 800281c:	bf00      	nop
	for (int8_t nha_count = 1; nha_count <= 50; nha_count++)
 800281e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	3301      	adds	r3, #1
 8002826:	b2db      	uxtb	r3, r3
 8002828:	75bb      	strb	r3, [r7, #22]
 800282a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800282e:	2b32      	cmp	r3, #50	; 0x32
 8002830:	dde8      	ble.n	8002804 <keypad_4x4_return_gia_tri_phim_nhan+0x54>
		}
	}

	return gia_tri_phim_nhan;
 8002832:	7d7b      	ldrb	r3, [r7, #21]
}
 8002834:	4618      	mov	r0, r3
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	bd90      	pop	{r4, r7, pc}
 800283c:	08003700 	.word	0x08003700

08002840 <check_trang_thai_phim>:

static void check_trang_thai_phim(bool *phim_co_nhan, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
	uint8_t vi_tri_cot = 0, gia_tri_xuat_cot = 16;
 800284c:	2300      	movs	r3, #0
 800284e:	75fb      	strb	r3, [r7, #23]
 8002850:	2310      	movs	r3, #16
 8002852:	75bb      	strb	r3, [r7, #22]

	for (; vi_tri_cot <= 3; vi_tri_cot++, gia_tri_xuat_cot <<= 1)
 8002854:	e01f      	b.n	8002896 <check_trang_thai_phim+0x56>
	{
		KEYPAD_OUT_REGISTER = gia_tri_xuat_cot;
 8002856:	4a13      	ldr	r2, [pc, #76]	; (80028a4 <check_trang_thai_phim+0x64>)
 8002858:	7dbb      	ldrb	r3, [r7, #22]
 800285a:	60d3      	str	r3, [r2, #12]

		uint32_t trang_thai_hang = KEYPAD_IN_REGISTER;
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <check_trang_thai_phim+0x64>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	613b      	str	r3, [r7, #16]
		trang_thai_hang &= 0x000F;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	613b      	str	r3, [r7, #16]

		if (trang_thai_hang != 0)
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d009      	beq.n	8002884 <check_trang_thai_phim+0x44>
		{
			*phim_co_nhan = true;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2201      	movs	r2, #1
 8002874:	701a      	strb	r2, [r3, #0]
			doc_gia_tri_phim(vi_tri_cot, trang_thai_hang, gia_tri_phim_nhan, to_hop_phim);
 8002876:	7df8      	ldrb	r0, [r7, #23]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	6939      	ldr	r1, [r7, #16]
 800287e:	f000 f813 	bl	80028a8 <doc_gia_tri_phim>
			return;
 8002882:	e00b      	b.n	800289c <check_trang_thai_phim+0x5c>
		}

		else
			*phim_co_nhan = false;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
	for (; vi_tri_cot <= 3; vi_tri_cot++, gia_tri_xuat_cot <<= 1)
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	3301      	adds	r3, #1
 800288e:	75fb      	strb	r3, [r7, #23]
 8002890:	7dbb      	ldrb	r3, [r7, #22]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	75bb      	strb	r3, [r7, #22]
 8002896:	7dfb      	ldrb	r3, [r7, #23]
 8002898:	2b03      	cmp	r3, #3
 800289a:	d9dc      	bls.n	8002856 <check_trang_thai_phim+0x16>
	}
}
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40010800 	.word	0x40010800

080028a8 <doc_gia_tri_phim>:

static void doc_gia_tri_phim(uint8_t vi_tri_cot, uint32_t trang_thai_hang, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	4603      	mov	r3, r0
 80028b6:	73fb      	strb	r3, [r7, #15]
	uint8_t vi_tri_hang = 0, vi_tri_nhan = 1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	75fb      	strb	r3, [r7, #23]
 80028bc:	2301      	movs	r3, #1
 80028be:	75bb      	strb	r3, [r7, #22]

	for (; vi_tri_hang <= 12; vi_tri_hang += 4, vi_tri_nhan <<= 1)
 80028c0:	e013      	b.n	80028ea <doc_gia_tri_phim+0x42>
	{
		if ((trang_thai_hang & vi_tri_nhan) != 0)
 80028c2:	7dba      	ldrb	r2, [r7, #22]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	4013      	ands	r3, r2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <doc_gia_tri_phim+0x36>

			*gia_tri_phim_nhan = to_hop_phim [vi_tri_cot + vi_tri_hang];
 80028cc:	7bfa      	ldrb	r2, [r7, #15]
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	4413      	add	r3, r2
 80028d2:	461a      	mov	r2, r3
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	4413      	add	r3, r2
 80028d8:	781a      	ldrb	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	701a      	strb	r2, [r3, #0]
	for (; vi_tri_hang <= 12; vi_tri_hang += 4, vi_tri_nhan <<= 1)
 80028de:	7dfb      	ldrb	r3, [r7, #23]
 80028e0:	3304      	adds	r3, #4
 80028e2:	75fb      	strb	r3, [r7, #23]
 80028e4:	7dbb      	ldrb	r3, [r7, #22]
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	75bb      	strb	r3, [r7, #22]
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
 80028ec:	2b0c      	cmp	r3, #12
 80028ee:	d9e8      	bls.n	80028c2 <doc_gia_tri_phim+0x1a>
	}
}
 80028f0:	bf00      	nop
 80028f2:	bf00      	nop
 80028f4:	371c      	adds	r7, #28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <lcd_1602_i2c_init>:
 * it can be commanded to go back to 4-bit mode. This needs basically three nybbles - first an 8-bit command to go to 4-bit mode,
 * and then it will be in 4-bit mode, but without proper font and lines configuration. From this point on, the command bytes can be sent as two nybbles as usual,
 * so first thing it needs is the command byte again as two nybbles, so it stays in 4-bit mode but this time it gets proper font and lines config. 
 */
void lcd_1602_i2c_init(I2C_HandleTypeDef* connect_mode)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
    ptr_lcd_1602_i2c_connect_mode = connect_mode;
 8002904:	4a25      	ldr	r2, [pc, #148]	; (800299c <lcd_1602_i2c_init+0xa0>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]
    
    //reset khoi dong nguon
    //delay 100ms sau khi cap nguon
    gettick_delay_ms(55);
 800290a:	2037      	movs	r0, #55	; 0x37
 800290c:	f000 f95f 	bl	8002bce <gettick_delay_ms>
    // Reset LCD_ENABLE
    lcd_1602_i2c_write_4bit(0x00);
 8002910:	2000      	movs	r0, #0
 8002912:	f000 f8a7 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    // Turn backlight off
    backlight_state = BACKLIGHT_OFF;
 8002916:	4b22      	ldr	r3, [pc, #136]	; (80029a0 <lcd_1602_i2c_init+0xa4>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
    //delay 4.5 ms sau khi gui lenh 0x30 lan 1
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 800291c:	2030      	movs	r0, #48	; 0x30
 800291e:	f000 f8a1 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002922:	2030      	movs	r0, #48	; 0x30
 8002924:	f000 f8bc 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 8002928:	2005      	movs	r0, #5
 800292a:	f000 f950 	bl	8002bce <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x30 lan 2
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 800292e:	2030      	movs	r0, #48	; 0x30
 8002930:	f000 f898 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002934:	2030      	movs	r0, #48	; 0x30
 8002936:	f000 f8b3 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 800293a:	2005      	movs	r0, #5
 800293c:	f000 f947 	bl	8002bce <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x30 lan 3
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 8002940:	2030      	movs	r0, #48	; 0x30
 8002942:	f000 f88f 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002946:	2030      	movs	r0, #48	; 0x30
 8002948:	f000 f8aa 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 800294c:	2005      	movs	r0, #5
 800294e:	f000 f93e 	bl	8002bce <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x20
    lcd_1602_i2c_write_4bit(RESET_INIT_2);
 8002952:	2020      	movs	r0, #32
 8002954:	f000 f886 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_2);
 8002958:	2020      	movs	r0, #32
 800295a:	f000 f8a1 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(1);
 800295e:	2001      	movs	r0, #1
 8002960:	f000 f935 	bl	8002bce <gettick_delay_ms>

    //khoi dong LCD
    //delay 100us sau khi gui lenh function set
    lcd_1602_i2c_write_instruction(FUNCTION_SET);
 8002964:	2028      	movs	r0, #40	; 0x28
 8002966:	f000 f81d 	bl	80029a4 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 800296a:	2001      	movs	r0, #1
 800296c:	f000 f92f 	bl	8002bce <gettick_delay_ms>
    //delay 2 ms sau khi gui lenh clear display
    lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002970:	2001      	movs	r0, #1
 8002972:	f000 f817 	bl	80029a4 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(2);
 8002976:	2002      	movs	r0, #2
 8002978:	f000 f929 	bl	8002bce <gettick_delay_ms>
    //delay 2ms sau khi gui lenh display control
    lcd_1602_i2c_write_instruction(LCD_OFF);
 800297c:	2008      	movs	r0, #8
 800297e:	f000 f811 	bl	80029a4 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 8002982:	2001      	movs	r0, #1
 8002984:	f000 f923 	bl	8002bce <gettick_delay_ms>
    //delay 100us sau khi gui lenh entry mode set
    lcd_1602_i2c_write_instruction(ENTRY_MODE_SET);
 8002988:	2006      	movs	r0, #6
 800298a:	f000 f80b 	bl	80029a4 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 800298e:	2001      	movs	r0, #1
 8002990:	f000 f91d 	bl	8002bce <gettick_delay_ms>
}
 8002994:	bf00      	nop
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	200000d8 	.word	0x200000d8
 80029a0:	200000dc 	.word	0x200000dc

080029a4 <lcd_1602_i2c_write_instruction>:

void lcd_1602_i2c_write_instruction(uint8_t lcd_instruction)
{   
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (lcd_instruction & 0xF0) | WRITE_INSTRUCTION;
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	f023 030f 	bic.w	r3, r3, #15
 80029b4:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble  = ((lcd_instruction << 4) & 0xF0) | WRITE_INSTRUCTION;
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	73bb      	strb	r3, [r7, #14]

    lcd_1602_i2c_write_4bit(high_nibble);
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 f850 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(high_nibble);
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 f86a 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>

    lcd_1602_i2c_write_4bit(low_nibble);
 80029cc:	7bbb      	ldrb	r3, [r7, #14]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 f848 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(low_nibble);
 80029d4:	7bbb      	ldrb	r3, [r7, #14]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f862 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
}
 80029dc:	bf00      	nop
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <lcd_1602_i2c_write_data>:

void lcd_1602_i2c_write_data(uint8_t lcd_data)
{   
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (lcd_data & 0xF0) | WRITE_DATA;
 80029ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f2:	f023 030f 	bic.w	r3, r3, #15
 80029f6:	b25b      	sxtb	r3, r3
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	b25b      	sxtb	r3, r3
 80029fe:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble  = ((lcd_data << 4) & 0xF0) | WRITE_DATA;
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	b25b      	sxtb	r3, r3
 8002a0c:	73bb      	strb	r3, [r7, #14]

    lcd_1602_i2c_write_4bit(high_nibble);
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 f827 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(high_nibble);
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 f841 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>

    lcd_1602_i2c_write_4bit(low_nibble);
 8002a1e:	7bbb      	ldrb	r3, [r7, #14]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 f81f 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(low_nibble);
 8002a26:	7bbb      	ldrb	r3, [r7, #14]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 f839 	bl	8002aa0 <lcd_1602_i2c_pulse_enable>
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <lcd_1602_i2c_print_string>:

void lcd_1602_i2c_print_string(const char string_array[])
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
    while (*string_array != END_OF_LINE)
 8002a3e:	e007      	b.n	8002a50 <lcd_1602_i2c_print_string+0x1a>
    {
        lcd_1602_i2c_write_data(*string_array);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ffcd 	bl	80029e4 <lcd_1602_i2c_write_data>
        string_array++;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	607b      	str	r3, [r7, #4]
    while (*string_array != END_OF_LINE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f3      	bne.n	8002a40 <lcd_1602_i2c_print_string+0xa>
    }       
}
 8002a58:	bf00      	nop
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <lcd_1602_i2c_write_4bit>:

static void lcd_1602_i2c_write_4bit(uint8_t write_data)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
    uint8_t data = write_data | backlight_state;
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <lcd_1602_i2c_write_4bit+0x34>)
 8002a70:	781a      	ldrb	r2, [r3, #0]
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(ptr_lcd_1602_i2c_connect_mode, DEVICE_I2C_ADDRESS, (uint8_t*)&data, 1, 1);
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <lcd_1602_i2c_write_4bit+0x38>)
 8002a7c:	6818      	ldr	r0, [r3, #0]
 8002a7e:	f107 020f 	add.w	r2, r7, #15
 8002a82:	2301      	movs	r3, #1
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	2301      	movs	r3, #1
 8002a88:	214e      	movs	r1, #78	; 0x4e
 8002a8a:	f7fe fb1f 	bl	80010cc <HAL_I2C_Master_Transmit>
}
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	200000dc 	.word	0x200000dc
 8002a9c:	200000d8 	.word	0x200000d8

08002aa0 <lcd_1602_i2c_pulse_enable>:

static void lcd_1602_i2c_pulse_enable(uint8_t write_data)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
    lcd_1602_i2c_write_4bit(write_data | LCD_ENABLE);
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff ffd6 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    gettick_delay_ms(1);
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f000 f888 	bl	8002bce <gettick_delay_ms>

    lcd_1602_i2c_write_4bit(write_data & (~LCD_ENABLE));
 8002abe:	79fb      	ldrb	r3, [r7, #7]
 8002ac0:	f023 0304 	bic.w	r3, r3, #4
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff ffcc 	bl	8002a64 <lcd_1602_i2c_write_4bit>
    gettick_delay_ms(1);
 8002acc:	2001      	movs	r0, #1
 8002ace:	f000 f87e 	bl	8002bce <gettick_delay_ms>
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <lcd_1602_i2c_set_cursor_position>:

void lcd_1602_i2c_set_cursor_position(uint8_t vi_tri_cot, uint8_t vi_tri_hang)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	460a      	mov	r2, r1
 8002ae6:	71fb      	strb	r3, [r7, #7]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	71bb      	strb	r3, [r7, #6]
    uint8_t cursor_address_array[3] = {0x0, 0x80, 0xC0};
 8002aec:	4a0d      	ldr	r2, [pc, #52]	; (8002b24 <lcd_1602_i2c_set_cursor_position+0x48>)
 8002aee:	f107 030c 	add.w	r3, r7, #12
 8002af2:	6812      	ldr	r2, [r2, #0]
 8002af4:	4611      	mov	r1, r2
 8002af6:	8019      	strh	r1, [r3, #0]
 8002af8:	3302      	adds	r3, #2
 8002afa:	0c12      	lsrs	r2, r2, #16
 8002afc:	701a      	strb	r2, [r3, #0]
    uint8_t cursor_address = cursor_address_array[vi_tri_cot] + vi_tri_hang;
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	3310      	adds	r3, #16
 8002b02:	443b      	add	r3, r7
 8002b04:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8002b08:	79bb      	ldrb	r3, [r7, #6]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	73fb      	strb	r3, [r7, #15]
    lcd_1602_i2c_write_instruction(cursor_address);
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff ff47 	bl	80029a4 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 8002b16:	2001      	movs	r0, #1
 8002b18:	f000 f859 	bl	8002bce <gettick_delay_ms>
}
 8002b1c:	bf00      	nop
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	08003710 	.word	0x08003710

08002b28 <lcd_1602_i2c_control_backlight>:

void lcd_1602_i2c_control_backlight(uint8_t backlight_data)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	71fb      	strb	r3, [r7, #7]
    backlight_state = backlight_data;
 8002b32:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <lcd_1602_i2c_control_backlight+0x1c>)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	7013      	strb	r3, [r2, #0]
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc80      	pop	{r7}
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	200000dc 	.word	0x200000dc

08002b48 <control_lcd_and_backlight>:

void control_lcd_and_backlight(bool control_state)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
	lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002b52:	2001      	movs	r0, #1
 8002b54:	f7ff ff26 	bl	80029a4 <lcd_1602_i2c_write_instruction>
	gettick_delay_ms(2);
 8002b58:	2002      	movs	r0, #2
 8002b5a:	f000 f838 	bl	8002bce <gettick_delay_ms>

	if (control_state == ENABLE)
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d009      	beq.n	8002b78 <control_lcd_and_backlight+0x30>
	{
		lcd_1602_i2c_control_backlight(BACKLIGHT_ON);
 8002b64:	2008      	movs	r0, #8
 8002b66:	f7ff ffdf 	bl	8002b28 <lcd_1602_i2c_control_backlight>
		lcd_1602_i2c_write_instruction(LCD_ON);
 8002b6a:	200c      	movs	r0, #12
 8002b6c:	f7ff ff1a 	bl	80029a4 <lcd_1602_i2c_write_instruction>
		gettick_delay_ms(1);
 8002b70:	2001      	movs	r0, #1
 8002b72:	f000 f82c 	bl	8002bce <gettick_delay_ms>
	{
		lcd_1602_i2c_control_backlight(BACKLIGHT_OFF);
		lcd_1602_i2c_write_instruction(LCD_OFF);
		gettick_delay_ms(1);
	}
}
 8002b76:	e008      	b.n	8002b8a <control_lcd_and_backlight+0x42>
		lcd_1602_i2c_control_backlight(BACKLIGHT_OFF);
 8002b78:	2000      	movs	r0, #0
 8002b7a:	f7ff ffd5 	bl	8002b28 <lcd_1602_i2c_control_backlight>
		lcd_1602_i2c_write_instruction(LCD_OFF);
 8002b7e:	2008      	movs	r0, #8
 8002b80:	f7ff ff10 	bl	80029a4 <lcd_1602_i2c_write_instruction>
		gettick_delay_ms(1);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f000 f822 	bl	8002bce <gettick_delay_ms>
}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <clear_display_and_print>:

void clear_display_and_print(const char string_array[], uint16_t delay_time_ms)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	807b      	strh	r3, [r7, #2]
	lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	f7ff ff00 	bl	80029a4 <lcd_1602_i2c_write_instruction>
	gettick_delay_ms(2);
 8002ba4:	2002      	movs	r0, #2
 8002ba6:	f000 f812 	bl	8002bce <gettick_delay_ms>
	lcd_1602_i2c_set_cursor_position(1, 0);
 8002baa:	2100      	movs	r1, #0
 8002bac:	2001      	movs	r0, #1
 8002bae:	f7ff ff95 	bl	8002adc <lcd_1602_i2c_set_cursor_position>

	lcd_1602_i2c_print_string(string_array);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff ff3f 	bl	8002a36 <lcd_1602_i2c_print_string>

	if (delay_time_ms != 0)
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <clear_display_and_print+0x34>
		gettick_delay_ms(delay_time_ms);
 8002bbe:	887b      	ldrh	r3, [r7, #2]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 f804 	bl	8002bce <gettick_delay_ms>
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <gettick_delay_ms>:
#include "misc.h"

void gettick_delay_ms(uint32_t delay_time_ms)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b084      	sub	sp, #16
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
    uint32_t reference_time = HAL_GetTick();
 8002bd6:	f7fd feab 	bl	8000930 <HAL_GetTick>
 8002bda:	60f8      	str	r0, [r7, #12]

	while(true){
		if(HAL_GetTick() - reference_time >= delay_time_ms)
 8002bdc:	f7fd fea8 	bl	8000930 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d900      	bls.n	8002bee <gettick_delay_ms+0x20>
 8002bec:	e7f6      	b.n	8002bdc <gettick_delay_ms+0xe>
			return;
 8002bee:	bf00      	nop
	}

}
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <check_password>:
#include "password_manager.h"

bool check_password(struct password* master_password, struct password* input_password)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b085      	sub	sp, #20
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	6039      	str	r1, [r7, #0]
	uint8_t password_index = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]

	for (password_index = 0; password_index <= 3; password_index++)
 8002c04:	2300      	movs	r3, #0
 8002c06:	73fb      	strb	r3, [r7, #15]
 8002c08:	e010      	b.n	8002c2c <check_password+0x36>
	{
		if (input_password->data_array[password_index] != master_password->data_array[password_index])
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	4413      	add	r3, r2
 8002c12:	781a      	ldrb	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6859      	ldr	r1, [r3, #4]
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	440b      	add	r3, r1
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d001      	beq.n	8002c26 <check_password+0x30>
		{
			return false;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e006      	b.n	8002c34 <check_password+0x3e>
	for (password_index = 0; password_index <= 3; password_index++)
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d9eb      	bls.n	8002c0a <check_password+0x14>
		}
	}

	return true;
 8002c32:	2301      	movs	r3, #1
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
	...

08002c40 <rfid_rc522_write_one_data>:
 * 			The interface is described in the datasheet section 8.1.2.
 * @param	write_register		The register to write to. One of the rfid_rc522_register_address enums.
 * @param	write_data			The values to write.
 */
void rfid_rc522_write_one_data(uint8_t write_register, uint8_t write_data)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	460a      	mov	r2, r1
 8002c4a:	71fb      	strb	r3, [r7, #7]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	71bb      	strb	r3, [r7, #6]
    uint8_t transmit_data_array[2] =
 8002c50:	79fb      	ldrb	r3, [r7, #7]
 8002c52:	733b      	strb	r3, [r7, #12]
 8002c54:	79bb      	ldrb	r3, [r7, #6]
 8002c56:	737b      	strb	r3, [r7, #13]
    {
        write_register,
        write_data
    };

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c5e:	480a      	ldr	r0, [pc, #40]	; (8002c88 <rfid_rc522_write_one_data+0x48>)
 8002c60:	f7fe f8d8 	bl	8000e14 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(ptr_rfid_rc522_connect_mode, transmit_data_array, 2, 1);
 8002c64:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <rfid_rc522_write_one_data+0x4c>)
 8002c66:	6818      	ldr	r0, [r3, #0]
 8002c68:	f107 010c 	add.w	r1, r7, #12
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	2202      	movs	r2, #2
 8002c70:	f7ff fa04 	bl	800207c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002c74:	2201      	movs	r2, #1
 8002c76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c7a:	4803      	ldr	r0, [pc, #12]	; (8002c88 <rfid_rc522_write_one_data+0x48>)
 8002c7c:	f7fe f8ca 	bl	8000e14 <HAL_GPIO_WritePin>
}
 8002c80:	bf00      	nop
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40010c00 	.word	0x40010c00
 8002c8c:	200000e0 	.word	0x200000e0

08002c90 <rfid_rc522_write_many_data>:
 * @param	write_register		The register to write to. One of the rfid_rc522_register_address enums.
 * @param	write_data_array	The values to write. Byte array.
 * @param	write_byte_count	number of ONLY data byte to write
 */
void rfid_rc522_write_many_data(uint8_t write_register, uint8_t *write_data_array, uint8_t write_byte_count)
{
 8002c90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c94:	b087      	sub	sp, #28
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	6039      	str	r1, [r7, #0]
 8002c9c:	71fb      	strb	r3, [r7, #7]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	71bb      	strb	r3, [r7, #6]
 8002ca2:	466b      	mov	r3, sp
 8002ca4:	461e      	mov	r6, r3
	uint8_t transmit_byte_count = write_byte_count + 1;
 8002ca6:	79bb      	ldrb	r3, [r7, #6]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	75bb      	strb	r3, [r7, #22]
	uint8_t transmit_data_array[transmit_byte_count];
 8002cac:	7db9      	ldrb	r1, [r7, #22]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	b2cb      	uxtb	r3, r1
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	4698      	mov	r8, r3
 8002cba:	4691      	mov	r9, r2
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ccc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cd0:	b2cb      	uxtb	r3, r1
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	461c      	mov	r4, r3
 8002cd6:	4615      	mov	r5, r2
 8002cd8:	f04f 0200 	mov.w	r2, #0
 8002cdc:	f04f 0300 	mov.w	r3, #0
 8002ce0:	00eb      	lsls	r3, r5, #3
 8002ce2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ce6:	00e2      	lsls	r2, r4, #3
 8002ce8:	460b      	mov	r3, r1
 8002cea:	3307      	adds	r3, #7
 8002cec:	08db      	lsrs	r3, r3, #3
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	ebad 0d03 	sub.w	sp, sp, r3
 8002cf4:	466b      	mov	r3, sp
 8002cf6:	3300      	adds	r3, #0
 8002cf8:	60fb      	str	r3, [r7, #12]

	transmit_data_array[0] = write_register;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	79fa      	ldrb	r2, [r7, #7]
 8002cfe:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 1; i <= transmit_byte_count; i++)
 8002d00:	2301      	movs	r3, #1
 8002d02:	75fb      	strb	r3, [r7, #23]
 8002d04:	e00a      	b.n	8002d1c <rfid_rc522_write_many_data+0x8c>
	{
		transmit_data_array[i] = write_data_array[i - 1];
 8002d06:	7dfb      	ldrb	r3, [r7, #23]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	441a      	add	r2, r3
 8002d0e:	7dfb      	ldrb	r3, [r7, #23]
 8002d10:	7811      	ldrb	r1, [r2, #0]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 1; i <= transmit_byte_count; i++)
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	75fb      	strb	r3, [r7, #23]
 8002d1c:	7dfa      	ldrb	r2, [r7, #23]
 8002d1e:	7dbb      	ldrb	r3, [r7, #22]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d9f0      	bls.n	8002d06 <rfid_rc522_write_many_data+0x76>
	}

	//Calculate the timeout for hal spi, 500000 Bytes/s, this is from the speed of 4Mb/s
	//+1 so that we can generous.
	uint8_t timeout_ms = (transmit_byte_count / 500000) + 1;
 8002d24:	7dbb      	ldrb	r3, [r7, #22]
 8002d26:	4a11      	ldr	r2, [pc, #68]	; (8002d6c <rfid_rc522_write_many_data+0xdc>)
 8002d28:	fb82 1203 	smull	r1, r2, r2, r3
 8002d2c:	1452      	asrs	r2, r2, #17
 8002d2e:	17db      	asrs	r3, r3, #31
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	72fb      	strb	r3, [r7, #11]


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d3e:	480c      	ldr	r0, [pc, #48]	; (8002d70 <rfid_rc522_write_many_data+0xe0>)
 8002d40:	f7fe f868 	bl	8000e14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ptr_rfid_rc522_connect_mode, transmit_data_array, transmit_byte_count, timeout_ms);
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <rfid_rc522_write_many_data+0xe4>)
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	7dbb      	ldrb	r3, [r7, #22]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	7afb      	ldrb	r3, [r7, #11]
 8002d4e:	68f9      	ldr	r1, [r7, #12]
 8002d50:	f7ff f994 	bl	800207c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002d54:	2201      	movs	r2, #1
 8002d56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d5a:	4805      	ldr	r0, [pc, #20]	; (8002d70 <rfid_rc522_write_many_data+0xe0>)
 8002d5c:	f7fe f85a 	bl	8000e14 <HAL_GPIO_WritePin>
 8002d60:	46b5      	mov	sp, r6
}
 8002d62:	bf00      	nop
 8002d64:	371c      	adds	r7, #28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d6c:	431bde83 	.word	0x431bde83
 8002d70:	40010c00 	.word	0x40010c00
 8002d74:	200000e0 	.word	0x200000e0

08002d78 <rfid_rc522_read_one_data>:
 * @param	read_register		The register to read from. One of the rfid_rc522_register_address enums.
 * @param	read_data			The read value.
 * @return	read_data - 1 byte.
 */
uint8_t rfid_rc522_read_one_data(uint8_t read_register)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	4603      	mov	r3, r0
 8002d80:	71fb      	strb	r3, [r7, #7]
    uint8_t read_address_array[2] =
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	733b      	strb	r3, [r7, #12]
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	737b      	strb	r3, [r7, #13]
        END_OF_SPI_READ
    };

    uint8_t read_data_array[2];

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002d90:	2200      	movs	r2, #0
 8002d92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d96:	480c      	ldr	r0, [pc, #48]	; (8002dc8 <rfid_rc522_read_one_data+0x50>)
 8002d98:	f7fe f83c 	bl	8000e14 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(ptr_rfid_rc522_connect_mode, read_address_array, read_data_array, 2, 1);
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <rfid_rc522_read_one_data+0x54>)
 8002d9e:	6818      	ldr	r0, [r3, #0]
 8002da0:	f107 0208 	add.w	r2, r7, #8
 8002da4:	f107 010c 	add.w	r1, r7, #12
 8002da8:	2301      	movs	r3, #1
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	2302      	movs	r3, #2
 8002dae:	f7ff faa8 	bl	8002302 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002db2:	2201      	movs	r2, #1
 8002db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002db8:	4803      	ldr	r0, [pc, #12]	; (8002dc8 <rfid_rc522_read_one_data+0x50>)
 8002dba:	f7fe f82b 	bl	8000e14 <HAL_GPIO_WritePin>

    return read_data_array[1];
 8002dbe:	7a7b      	ldrb	r3, [r7, #9]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40010c00 	.word	0x40010c00
 8002dcc:	200000e0 	.word	0x200000e0

08002dd0 <rfid_rc522_read_many_data>:
 * @param	rxAlign_value		used for reception of bit-oriented frames: defines the bit position
 * 								for the first bit received to be stored in the FIFO buffer.
 * @return	read_data_array with the data from the read register
 */
void rfid_rc522_read_many_data(uint8_t read_register, uint8_t *read_data_array, uint8_t read_byte_count, uint8_t rxAlign_value)
{
 8002dd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dd4:	b089      	sub	sp, #36	; 0x24
 8002dd6:	af02      	add	r7, sp, #8
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	4611      	mov	r1, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
 8002de2:	460b      	mov	r3, r1
 8002de4:	71bb      	strb	r3, [r7, #6]
 8002de6:	4613      	mov	r3, r2
 8002de8:	717b      	strb	r3, [r7, #5]
 8002dea:	466b      	mov	r3, sp
 8002dec:	461e      	mov	r6, r3
	uint8_t transmit_byte_count = read_byte_count + 1;
 8002dee:	79bb      	ldrb	r3, [r7, #6]
 8002df0:	3301      	adds	r3, #1
 8002df2:	75bb      	strb	r3, [r7, #22]
	uint8_t transmit_data_array[transmit_byte_count];
 8002df4:	7db9      	ldrb	r1, [r7, #22]
 8002df6:	460b      	mov	r3, r1
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	613b      	str	r3, [r7, #16]
 8002dfc:	b2cb      	uxtb	r3, r1
 8002dfe:	2200      	movs	r2, #0
 8002e00:	4698      	mov	r8, r3
 8002e02:	4691      	mov	r9, r2
 8002e04:	f04f 0200 	mov.w	r2, #0
 8002e08:	f04f 0300 	mov.w	r3, #0
 8002e0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e18:	b2cb      	uxtb	r3, r1
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	461c      	mov	r4, r3
 8002e1e:	4615      	mov	r5, r2
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	00eb      	lsls	r3, r5, #3
 8002e2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e2e:	00e2      	lsls	r2, r4, #3
 8002e30:	460b      	mov	r3, r1
 8002e32:	3307      	adds	r3, #7
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	ebad 0d03 	sub.w	sp, sp, r3
 8002e3c:	ab02      	add	r3, sp, #8
 8002e3e:	3300      	adds	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]

	transmit_data_array[transmit_byte_count - 1] = END_OF_SPI_READ;
 8002e42:	7dbb      	ldrb	r3, [r7, #22]
 8002e44:	3b01      	subs	r3, #1
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	2100      	movs	r1, #0
 8002e4a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i <= (transmit_byte_count - 2); i++)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	75fb      	strb	r3, [r7, #23]
 8002e50:	e009      	b.n	8002e66 <rfid_rc522_read_many_data+0x96>
	{
		transmit_data_array[i] = READ_MASK | read_register;
 8002e52:	7dfb      	ldrb	r3, [r7, #23]
 8002e54:	79fa      	ldrb	r2, [r7, #7]
 8002e56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002e5a:	b2d1      	uxtb	r1, r2
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i <= (transmit_byte_count - 2); i++)
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	3301      	adds	r3, #1
 8002e64:	75fb      	strb	r3, [r7, #23]
 8002e66:	7dbb      	ldrb	r3, [r7, #22]
 8002e68:	1e5a      	subs	r2, r3, #1
 8002e6a:	7dfb      	ldrb	r3, [r7, #23]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	dcf0      	bgt.n	8002e52 <rfid_rc522_read_many_data+0x82>
	}

	//Calculate the timeout for hal spi, 500000 Bytes/s, this is from the speed of 4Mb/s
	//+1 so that we can generous.
	uint8_t timeout_ms = (transmit_byte_count / 500000) + 1;
 8002e70:	7dbb      	ldrb	r3, [r7, #22]
 8002e72:	4a19      	ldr	r2, [pc, #100]	; (8002ed8 <rfid_rc522_read_many_data+0x108>)
 8002e74:	fb82 1203 	smull	r1, r2, r2, r3
 8002e78:	1452      	asrs	r2, r2, #17
 8002e7a:	17db      	asrs	r3, r3, #31
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002e84:	2200      	movs	r2, #0
 8002e86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e8a:	4814      	ldr	r0, [pc, #80]	; (8002edc <rfid_rc522_read_many_data+0x10c>)
 8002e8c:	f7fd ffc2 	bl	8000e14 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(ptr_rfid_rc522_connect_mode, transmit_data_array, read_data_array, read_byte_count, timeout_ms);
 8002e90:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <rfid_rc522_read_many_data+0x110>)
 8002e92:	6818      	ldr	r0, [r3, #0]
 8002e94:	79bb      	ldrb	r3, [r7, #6]
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	7afb      	ldrb	r3, [r7, #11]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	68f9      	ldr	r1, [r7, #12]
 8002ea2:	f7ff fa2e 	bl	8002302 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002eac:	480b      	ldr	r0, [pc, #44]	; (8002edc <rfid_rc522_read_many_data+0x10c>)
 8002eae:	f7fd ffb1 	bl	8000e14 <HAL_GPIO_WritePin>

	//Read the first byte of the read data according to the rxAlign_value
	uint8_t rxAlign_mask = 0xff << rxAlign_value;
 8002eb2:	797b      	ldrb	r3, [r7, #5]
 8002eb4:	22ff      	movs	r2, #255	; 0xff
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	72bb      	strb	r3, [r7, #10]
	read_data_array[0] = read_data_array[0] & rxAlign_mask;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	781a      	ldrb	r2, [r3, #0]
 8002ec0:	7abb      	ldrb	r3, [r7, #10]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	701a      	strb	r2, [r3, #0]
 8002eca:	46b5      	mov	sp, r6
}
 8002ecc:	bf00      	nop
 8002ece:	371c      	adds	r7, #28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ed6:	bf00      	nop
 8002ed8:	431bde83 	.word	0x431bde83
 8002edc:	40010c00 	.word	0x40010c00
 8002ee0:	200000e0 	.word	0x200000e0

08002ee4 <rfid_rc522_clear_register_bit_mask>:
 * @brief	Clears the bits given in mask from register reg.
 * @param	register_address	The register to clear the bits according to the bit mask.
 * @param	bit_mask			The bit mask.
 */
void rfid_rc522_clear_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	460a      	mov	r2, r1
 8002eee:	71fb      	strb	r3, [r7, #7]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	71bb      	strb	r3, [r7, #6]
    uint8_t register_data = rfid_rc522_read_one_data(register_address);
 8002ef4:	79fb      	ldrb	r3, [r7, #7]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff ff3e 	bl	8002d78 <rfid_rc522_read_one_data>
 8002efc:	4603      	mov	r3, r0
 8002efe:	73fb      	strb	r3, [r7, #15]

    rfid_rc522_write_one_data(register_address, register_data & (~bit_mask));
 8002f00:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	b25a      	sxtb	r2, r3
 8002f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	b25b      	sxtb	r3, r3
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	4611      	mov	r1, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff fe92 	bl	8002c40 <rfid_rc522_write_one_data>
}
 8002f1c:	bf00      	nop
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <rfid_rc522_set_register_bit_mask>:
 * @brief	Sets the bits given in mask in register reg.
 * @param	register_address	The register to update. One of the rfid_rc522_register enums.
 * @param	bit_mask			The bits to set.
 */
void rfid_rc522_set_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{ 
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	460a      	mov	r2, r1
 8002f2e:	71fb      	strb	r3, [r7, #7]
 8002f30:	4613      	mov	r3, r2
 8002f32:	71bb      	strb	r3, [r7, #6]
	uint8_t register_data = rfid_rc522_read_one_data(register_address);
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff ff1e 	bl	8002d78 <rfid_rc522_read_one_data>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]

	rfid_rc522_write_one_data(register_address, register_data | bit_mask); // set bit mask		
 8002f40:	7bfa      	ldrb	r2, [r7, #15]
 8002f42:	79bb      	ldrb	r3, [r7, #6]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff fe77 	bl	8002c40 <rfid_rc522_write_one_data>
}
 8002f52:	bf00      	nop
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <rfid_rc522_get_register_bit_mask>:
 * @param	register_address	The register to get data. One of the rfid_rc522_register enums.
 * @param	bit_mask			The bits to get data.
 * @return	The register data with the bit mask apply.
 */
uint8_t rfid_rc522_get_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	4603      	mov	r3, r0
 8002f62:	460a      	mov	r2, r1
 8002f64:	71fb      	strb	r3, [r7, #7]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71bb      	strb	r3, [r7, #6]
    return rfid_rc522_read_one_data(register_address) & bit_mask;
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff03 	bl	8002d78 <rfid_rc522_read_one_data>
 8002f72:	4603      	mov	r3, r0
 8002f74:	461a      	mov	r2, r3
 8002f76:	79bb      	ldrb	r3, [r7, #6]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	b2db      	uxtb	r3, r3
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <rfid_rc522_calculate_crc>:
 * @param   data_byte_count  	In: The number of bytes to transfer.
 * @param   result_array  		Out: Pointer to result buffer. Result is written to result[0..1], low byte first.
 * @return  STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_calculate_crc(uint8_t *data_to_crc, uint8_t data_byte_count, uint8_t *result_array)
{
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	72fb      	strb	r3, [r7, #11]
	// Stop any active command.
	rfid_rc522_write_one_data(CommandReg, Idle);
 8002f92:	2100      	movs	r1, #0
 8002f94:	2002      	movs	r0, #2
 8002f96:	f7ff fe53 	bl	8002c40 <rfid_rc522_write_one_data>
	// Clear the CRCIRq interrupt request bit
	rfid_rc522_write_one_data(DivIrqReg, 0x04);
 8002f9a:	2104      	movs	r1, #4
 8002f9c:	200a      	movs	r0, #10
 8002f9e:	f7ff fe4f 	bl	8002c40 <rfid_rc522_write_one_data>
	// FlushBuffer = 1, FIFO initialization
	rfid_rc522_write_one_data(FIFOLevelReg, 0x80);
 8002fa2:	2180      	movs	r1, #128	; 0x80
 8002fa4:	2014      	movs	r0, #20
 8002fa6:	f7ff fe4b 	bl	8002c40 <rfid_rc522_write_one_data>
	// Write data to the FIFO
	rfid_rc522_write_many_data(FIFODataReg, data_to_crc, data_byte_count);
 8002faa:	7afb      	ldrb	r3, [r7, #11]
 8002fac:	461a      	mov	r2, r3
 8002fae:	68f9      	ldr	r1, [r7, #12]
 8002fb0:	2012      	movs	r0, #18
 8002fb2:	f7ff fe6d 	bl	8002c90 <rfid_rc522_write_many_data>
	// Start the calculation
	rfid_rc522_write_one_data(CommandReg, CalcCRC);
 8002fb6:	2103      	movs	r1, #3
 8002fb8:	2002      	movs	r0, #2
 8002fba:	f7ff fe41 	bl	8002c40 <rfid_rc522_write_one_data>
	
	// Wait for the CRC calculation to complete. Check for the register to
	// indicate that the CRC calculation is complete in a loop. If the
	// calculation is not indicated as complete in ~90ms, then time out
	// the operation.
	const uint32_t complete_time = HAL_GetTick() + 90;
 8002fbe:	f7fd fcb7 	bl	8000930 <HAL_GetTick>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	335a      	adds	r3, #90	; 0x5a
 8002fc6:	617b      	str	r3, [r7, #20]

	do
	{
		// DivIrqReg[7..0] bits are: Set2 reserved reserved MfinActIRq reserved CRCIRq reserved reserved
		uint8_t CRCIRq_value = rfid_rc522_get_register_bit_mask(DivIrqReg, 0x04);
 8002fc8:	2104      	movs	r1, #4
 8002fca:	200a      	movs	r0, #10
 8002fcc:	f7ff ffc5 	bl	8002f5a <rfid_rc522_get_register_bit_mask>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	74fb      	strb	r3, [r7, #19]
		if (CRCIRq_value)
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d013      	beq.n	8003002 <rfid_rc522_calculate_crc+0x7e>
		{	// CRCIRq bit set - calculation done
			// Stop calculating CRC for new content in the FIFO.
			rfid_rc522_write_one_data(CommandReg, Idle);
 8002fda:	2100      	movs	r1, #0
 8002fdc:	2002      	movs	r0, #2
 8002fde:	f7ff fe2f 	bl	8002c40 <rfid_rc522_write_one_data>
			// Transfer the result from the registers to the result buffer
			result_array[0] = rfid_rc522_read_one_data(CRCResultRegL);
 8002fe2:	2044      	movs	r0, #68	; 0x44
 8002fe4:	f7ff fec8 	bl	8002d78 <rfid_rc522_read_one_data>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	461a      	mov	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	701a      	strb	r2, [r3, #0]
			result_array[1] = rfid_rc522_read_one_data(CRCResultRegH);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	1c5c      	adds	r4, r3, #1
 8002ff4:	2042      	movs	r0, #66	; 0x42
 8002ff6:	f7ff febf 	bl	8002d78 <rfid_rc522_read_one_data>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	7023      	strb	r3, [r4, #0]
			return STATUS_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e006      	b.n	8003010 <rfid_rc522_calculate_crc+0x8c>
		}
	}
	while (HAL_GetTick() < complete_time);
 8003002:	f7fd fc95 	bl	8000930 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	4293      	cmp	r3, r2
 800300c:	d8dc      	bhi.n	8002fc8 <rfid_rc522_calculate_crc+0x44>

	// 89ms passed and nothing happened. Communication with the MFRC522 might be down.
	return STATUS_TIMEOUT;
 800300e:	2303      	movs	r3, #3
}
 8003010:	4618      	mov	r0, r3
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	bd90      	pop	{r4, r7, pc}

08003018 <rfid_rc522_init>:

/**
 * @brief	Initializes the MFRC522 chip.
 */
void rfid_rc522_init(SPI_HandleTypeDef* connect_mode)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	ptr_rfid_rc522_connect_mode = connect_mode;
 8003020:	4a17      	ldr	r2, [pc, #92]	; (8003080 <rfid_rc522_init+0x68>)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6013      	str	r3, [r2, #0]

	//Do a soft reset
    rfid_rc522_soft_reset();
 8003026:	f000 f82d 	bl	8003084 <rfid_rc522_soft_reset>

    // Reset baud rates
	rfid_rc522_write_one_data(TxModeReg, 0x00);
 800302a:	2100      	movs	r1, #0
 800302c:	2024      	movs	r0, #36	; 0x24
 800302e:	f7ff fe07 	bl	8002c40 <rfid_rc522_write_one_data>
	rfid_rc522_write_one_data(RxModeReg, 0x00);
 8003032:	2100      	movs	r1, #0
 8003034:	2026      	movs	r0, #38	; 0x26
 8003036:	f7ff fe03 	bl	8002c40 <rfid_rc522_write_one_data>

	// Reset ModWidthReg
	rfid_rc522_write_one_data(ModWidthReg, 0x26);
 800303a:	2126      	movs	r1, #38	; 0x26
 800303c:	2048      	movs	r0, #72	; 0x48
 800303e:	f7ff fdff 	bl	8002c40 <rfid_rc522_write_one_data>

	// When communicating with a PICC we need a timeout if something goes wrong.
	// f_timer = 13.56 MHz / (2*TPreScaler+1) where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo].
	// TPrescaler_Hi are the four low bits in TModeReg. TPrescaler_Lo is TPrescalerReg.
	// TAuto=1; timer starts automatically at the end of the transmission in all communication modes at all speeds
	rfid_rc522_write_one_data(TModeReg, 0x80);
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	2054      	movs	r0, #84	; 0x54
 8003046:	f7ff fdfb 	bl	8002c40 <rfid_rc522_write_one_data>
	// TPreScaler = TModeReg[3..0]:TPrescalerReg, ie 0x0A9 = 169 => f_timer=40kHz, ie a timer period of 25s.
	rfid_rc522_write_one_data(TPrescalerReg, 0xA9);
 800304a:	21a9      	movs	r1, #169	; 0xa9
 800304c:	2056      	movs	r0, #86	; 0x56
 800304e:	f7ff fdf7 	bl	8002c40 <rfid_rc522_write_one_data>
	// Reload timer with 0x7D0 = 2000, ie 50ms before timeout.
	rfid_rc522_write_one_data(TReloadRegH, 0x07);
 8003052:	2107      	movs	r1, #7
 8003054:	2058      	movs	r0, #88	; 0x58
 8003056:	f7ff fdf3 	bl	8002c40 <rfid_rc522_write_one_data>
	rfid_rc522_write_one_data(TReloadRegL, 0xD0);
 800305a:	21d0      	movs	r1, #208	; 0xd0
 800305c:	205a      	movs	r0, #90	; 0x5a
 800305e:	f7ff fdef 	bl	8002c40 <rfid_rc522_write_one_data>
	
	// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
	rfid_rc522_write_one_data(TxASKReg, 0x40);
 8003062:	2140      	movs	r1, #64	; 0x40
 8003064:	202a      	movs	r0, #42	; 0x2a
 8003066:	f7ff fdeb 	bl	8002c40 <rfid_rc522_write_one_data>
	// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
	rfid_rc522_write_one_data(ModeReg, 0x3D);
 800306a:	213d      	movs	r1, #61	; 0x3d
 800306c:	2022      	movs	r0, #34	; 0x22
 800306e:	f7ff fde7 	bl	8002c40 <rfid_rc522_write_one_data>
	// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
	rfid_rc522_antenna_on();
 8003072:	f000 f825 	bl	80030c0 <rfid_rc522_antenna_on>
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	200000e0 	.word	0x200000e0

08003084 <rfid_rc522_soft_reset>:

/**
 * @brief Performs a soft reset on the MFRC522 chip and waits for it to be ready again.
 */
void rfid_rc522_soft_reset()
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
    rfid_rc522_write_one_data(CommandReg, SoftReset);
 800308a:	210f      	movs	r1, #15
 800308c:	2002      	movs	r0, #2
 800308e:	f7ff fdd7 	bl	8002c40 <rfid_rc522_write_one_data>
    // Issue the SoftReset command.
	// The datasheet does not mention how long the SoftRest command takes to complete.
	// But the MFRC522 might have been in soft power-down mode (triggered by bit 4 of CommandReg) 
	// Section 8.8.2 in the datasheet says the oscillator start-up time is the start up time of the crystal + 37,74s. Let us be generous: 50ms.

    uint8_t count = 0;
 8003092:	2300      	movs	r3, #0
 8003094:	71fb      	strb	r3, [r7, #7]

    do
    {
        gettick_delay_ms(50);
 8003096:	2032      	movs	r0, #50	; 0x32
 8003098:	f7ff fd99 	bl	8002bce <gettick_delay_ms>
    }
    while ((rfid_rc522_read_one_data(CommandReg) & (1 << 4)) && (++count) < 3);
 800309c:	2002      	movs	r0, #2
 800309e:	f7ff fe6b 	bl	8002d78 <rfid_rc522_read_one_data>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <rfid_rc522_soft_reset+0x34>
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	3301      	adds	r3, #1
 80030b0:	71fb      	strb	r3, [r7, #7]
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d9ee      	bls.n	8003096 <rfid_rc522_soft_reset+0x12>
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <rfid_rc522_antenna_on>:
/**
 * @brief	Turns the antenna on by enabling pins TX1 and TX2.
 * 			After a reset these pins are disabled.
 */
void rfid_rc522_antenna_on()
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
    uint8_t TxnRFEn_bit = rfid_rc522_get_register_bit_mask(TxControlReg, 0x03);
 80030c6:	2103      	movs	r1, #3
 80030c8:	2028      	movs	r0, #40	; 0x28
 80030ca:	f7ff ff46 	bl	8002f5a <rfid_rc522_get_register_bit_mask>
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]

    if (TxnRFEn_bit != 0x03)
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d003      	beq.n	80030e0 <rfid_rc522_antenna_on+0x20>
        rfid_rc522_set_register_bit_mask(TxControlReg, 0x03);
 80030d8:	2103      	movs	r1, #3
 80030da:	2028      	movs	r0, #40	; 0x28
 80030dc:	f7ff ff22 	bl	8002f24 <rfid_rc522_set_register_bit_mask>
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <rfid_rc522_transceive_data>:
 * @param	rxAlign_value			In: Defines the bit position in backData[0] for the first bit received. Default 0.
 * @param	check_crc				In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_transceive_data(uint8_t *transmit_data, uint8_t transmit_byte_count, uint8_t *receive_data, uint8_t *receive_byte_count, uint8_t *valid_bit, uint8_t rxAlign_value, bool check_crc)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08c      	sub	sp, #48	; 0x30
 80030ec:	af06      	add	r7, sp, #24
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	607a      	str	r2, [r7, #4]
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	460b      	mov	r3, r1
 80030f6:	72fb      	strb	r3, [r7, #11]
	uint8_t waitIRq_bit = 0x30;		// RxIRq and IdleIRq
 80030f8:	2330      	movs	r3, #48	; 0x30
 80030fa:	75fb      	strb	r3, [r7, #23]
	return rfid_rc522_communicate_with_rfid_card(Transceive, waitIRq_bit, transmit_data, transmit_byte_count, receive_data, receive_byte_count, valid_bit, rxAlign_value, check_crc);
 80030fc:	7afa      	ldrb	r2, [r7, #11]
 80030fe:	7df9      	ldrb	r1, [r7, #23]
 8003100:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003104:	9304      	str	r3, [sp, #16]
 8003106:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800310a:	9303      	str	r3, [sp, #12]
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	9302      	str	r3, [sp, #8]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	200c      	movs	r0, #12
 800311e:	f000 f805 	bl	800312c <rfid_rc522_communicate_with_rfid_card>
 8003122:	4603      	mov	r3, r0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <rfid_rc522_communicate_with_rfid_card>:
 * @param	rxAlign_value			In: Defines the bit position in backData[0] for the first bit received. Default 0.
 * @param	check_crc				In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_communicate_with_rfid_card(uint8_t command, uint8_t waitIRq_bit, uint8_t *transmit_data, uint8_t transmit_byte_count, uint8_t *receive_data, uint8_t *receive_byte_count, uint8_t *valid_bit, uint8_t rxAlign_value, bool check_crc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	603a      	str	r2, [r7, #0]
 8003134:	461a      	mov	r2, r3
 8003136:	4603      	mov	r3, r0
 8003138:	71fb      	strb	r3, [r7, #7]
 800313a:	460b      	mov	r3, r1
 800313c:	71bb      	strb	r3, [r7, #6]
 800313e:	4613      	mov	r3, r2
 8003140:	717b      	strb	r3, [r7, #5]
	// Prepare values for BitFramingReg
	uint8_t txLastBits_bit = (valid_bit != 0) ? *valid_bit : 0;
 8003142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <rfid_rc522_communicate_with_rfid_card+0x22>
 8003148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	e000      	b.n	8003150 <rfid_rc522_communicate_with_rfid_card+0x24>
 800314e:	2300      	movs	r3, #0
 8003150:	757b      	strb	r3, [r7, #21]
	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
	uint8_t BitFramingReg_value = (rxAlign_value << 4) + txLastBits_bit;
 8003152:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	b2da      	uxtb	r2, r3
 800315a:	7d7b      	ldrb	r3, [r7, #21]
 800315c:	4413      	add	r3, r2
 800315e:	753b      	strb	r3, [r7, #20]
	
	// Stop any active command.
	rfid_rc522_write_one_data(CommandReg, Idle);
 8003160:	2100      	movs	r1, #0
 8003162:	2002      	movs	r0, #2
 8003164:	f7ff fd6c 	bl	8002c40 <rfid_rc522_write_one_data>
	// Clear all seven interrupt request bits
	rfid_rc522_write_one_data(ComIrqReg, 0x7F);
 8003168:	217f      	movs	r1, #127	; 0x7f
 800316a:	2008      	movs	r0, #8
 800316c:	f7ff fd68 	bl	8002c40 <rfid_rc522_write_one_data>
	// FlushBuffer = 1, FIFO initialization
	rfid_rc522_write_one_data(FIFOLevelReg, 0x80);
 8003170:	2180      	movs	r1, #128	; 0x80
 8003172:	2014      	movs	r0, #20
 8003174:	f7ff fd64 	bl	8002c40 <rfid_rc522_write_one_data>
	// Write sendData to the FIFO
	rfid_rc522_write_many_data(FIFODataReg, transmit_data, transmit_byte_count);
 8003178:	797b      	ldrb	r3, [r7, #5]
 800317a:	461a      	mov	r2, r3
 800317c:	6839      	ldr	r1, [r7, #0]
 800317e:	2012      	movs	r0, #18
 8003180:	f7ff fd86 	bl	8002c90 <rfid_rc522_write_many_data>
	// Bit adjustments
	rfid_rc522_write_one_data(BitFramingReg, BitFramingReg_value);
 8003184:	7d3b      	ldrb	r3, [r7, #20]
 8003186:	4619      	mov	r1, r3
 8003188:	201a      	movs	r0, #26
 800318a:	f7ff fd59 	bl	8002c40 <rfid_rc522_write_one_data>

	// Execute the command
	rfid_rc522_write_one_data(CommandReg, command);
 800318e:	79fb      	ldrb	r3, [r7, #7]
 8003190:	4619      	mov	r1, r3
 8003192:	2002      	movs	r0, #2
 8003194:	f7ff fd54 	bl	8002c40 <rfid_rc522_write_one_data>
	if (command == Transceive)
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	2b0c      	cmp	r3, #12
 800319c:	d103      	bne.n	80031a6 <rfid_rc522_communicate_with_rfid_card+0x7a>
	{
		// BitFramingReg[7] = StartSend = 1, transmission of data starts
		rfid_rc522_set_register_bit_mask(BitFramingReg, 0x80);
 800319e:	2180      	movs	r1, #128	; 0x80
 80031a0:	201a      	movs	r0, #26
 80031a2:	f7ff febf 	bl	8002f24 <rfid_rc522_set_register_bit_mask>
	// Wait here for the command to complete. The bits specified in the
	// `waitIRq` parameter define what bits constitute a completed command.
	// When they are set in the ComIrqReg register, then the command is
	// considered complete. If the command is not indicated as complete in
	// ~36ms, then consider the command as timed out.
	const uint32_t complete_time = HAL_GetTick() + 55;
 80031a6:	f7fd fbc3 	bl	8000930 <HAL_GetTick>
 80031aa:	4603      	mov	r3, r0
 80031ac:	3337      	adds	r3, #55	; 0x37
 80031ae:	613b      	str	r3, [r7, #16]
	bool command_is_completed = false;
 80031b0:	2300      	movs	r3, #0
 80031b2:	75fb      	strb	r3, [r7, #23]

	do 
	{
		// ComIrqReg[7..0] bits are: Set1 TxIRq RxIRq IdleIRq HiAlertIRq LoAlertIRq ErrIRq TimerIRq
		uint8_t ComIrqReg_value = rfid_rc522_read_one_data(ComIrqReg);
 80031b4:	2008      	movs	r0, #8
 80031b6:	f7ff fddf 	bl	8002d78 <rfid_rc522_read_one_data>
 80031ba:	4603      	mov	r3, r0
 80031bc:	73fb      	strb	r3, [r7, #15]
		// One of the interrupts that signal success has been set.
		if (ComIrqReg_value & waitIRq_bit)
 80031be:	7bfa      	ldrb	r2, [r7, #15]
 80031c0:	79bb      	ldrb	r3, [r7, #6]
 80031c2:	4013      	ands	r3, r2
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <rfid_rc522_communicate_with_rfid_card+0xa4>
		{
			command_is_completed = true;
 80031ca:	2301      	movs	r3, #1
 80031cc:	75fb      	strb	r3, [r7, #23]
			break;
 80031ce:	e00c      	b.n	80031ea <rfid_rc522_communicate_with_rfid_card+0xbe>
		}
		// Timer interrupt - nothing received in 25ms
		if (ComIrqReg_value & 0x01)
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <rfid_rc522_communicate_with_rfid_card+0xb2>
		{
			return STATUS_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e08c      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
	}
	while (HAL_GetTick() < complete_time);
 80031de:	f7fd fba7 	bl	8000930 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d8e4      	bhi.n	80031b4 <rfid_rc522_communicate_with_rfid_card+0x88>

	// 36ms and nothing happened. Communication with the MFRC522 might be down.
	if (!command_is_completed)
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
 80031ec:	f083 0301 	eor.w	r3, r3, #1
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <rfid_rc522_communicate_with_rfid_card+0xce>
	{
		return STATUS_INTERNAL_ERROR;
 80031f6:	2305      	movs	r3, #5
 80031f8:	e07e      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}
	
	// ERROR HANDLING
	// Stop now if any errors except collisions were detected.
	// ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl CollErr CRCErr ParityErr ProtocolErr
	uint8_t ErrorReg_value = rfid_rc522_read_one_data(ErrorReg);
 80031fa:	200c      	movs	r0, #12
 80031fc:	f7ff fdbc 	bl	8002d78 <rfid_rc522_read_one_data>
 8003200:	4603      	mov	r3, r0
 8003202:	73bb      	strb	r3, [r7, #14]
	
	// Tell about BufferOvfl ParityErr ProtocolErr error
	if (ErrorReg_value & 0x13)	// 0x13 = BufferOvfl ParityErr ProtocolErr
 8003204:	7bbb      	ldrb	r3, [r7, #14]
 8003206:	f003 0313 	and.w	r3, r3, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <rfid_rc522_communicate_with_rfid_card+0xe6>
	{	 						
		return STATUS_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e072      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}

	// DATA RETURNING FROM FIFO TO MCU
	// If the caller wants data back, get it from the MFRC522.
	uint8_t _validBits = 0;
 8003212:	2300      	movs	r3, #0
 8003214:	75bb      	strb	r3, [r7, #22]
	if (receive_data && receive_byte_count)
 8003216:	6a3b      	ldr	r3, [r7, #32]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d024      	beq.n	8003266 <rfid_rc522_communicate_with_rfid_card+0x13a>
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	2b00      	cmp	r3, #0
 8003220:	d021      	beq.n	8003266 <rfid_rc522_communicate_with_rfid_card+0x13a>
	{
		// Number of bytes in the FIFO
		uint8_t FIFODataReg_byte_count = rfid_rc522_read_one_data(FIFOLevelReg);
 8003222:	2014      	movs	r0, #20
 8003224:	f7ff fda8 	bl	8002d78 <rfid_rc522_read_one_data>
 8003228:	4603      	mov	r3, r0
 800322a:	737b      	strb	r3, [r7, #13]
		
		if (FIFODataReg_byte_count > *receive_byte_count)
 800322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	7b7a      	ldrb	r2, [r7, #13]
 8003232:	429a      	cmp	r2, r3
 8003234:	d901      	bls.n	800323a <rfid_rc522_communicate_with_rfid_card+0x10e>
		{
			return STATUS_NO_ROOM;
 8003236:	2304      	movs	r3, #4
 8003238:	e05e      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}

		// Number of bytes returned
		*receive_byte_count = FIFODataReg_byte_count;
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	7b7a      	ldrb	r2, [r7, #13]
 800323e:	701a      	strb	r2, [r3, #0]
		// Get received data from FIFO
		rfid_rc522_read_many_data(FIFODataReg, receive_data, FIFODataReg_byte_count, rxAlign_value);
 8003240:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003244:	7b7a      	ldrb	r2, [r7, #13]
 8003246:	6a39      	ldr	r1, [r7, #32]
 8003248:	2012      	movs	r0, #18
 800324a:	f7ff fdc1 	bl	8002dd0 <rfid_rc522_read_many_data>
		/**
		 * @brief _validBits:
		 * RxLastBits[2:0] indicates the number of valid bits in the last received byte.
		 * If this value is 000b, the whole byte is valid.
		 */
		_validBits = rfid_rc522_get_register_bit_mask(ControlReg, 0x07);
 800324e:	2107      	movs	r1, #7
 8003250:	2018      	movs	r0, #24
 8003252:	f7ff fe82 	bl	8002f5a <rfid_rc522_get_register_bit_mask>
 8003256:	4603      	mov	r3, r0
 8003258:	75bb      	strb	r3, [r7, #22]
		if (valid_bit)
 800325a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <rfid_rc522_communicate_with_rfid_card+0x13a>
		{
			*valid_bit = _validBits;
 8003260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003262:	7dba      	ldrb	r2, [r7, #22]
 8003264:	701a      	strb	r2, [r3, #0]
		}
	}

	// Tell about collisions
	if (ErrorReg_value & 0x08)	// 0x08 = CollErr
 8003266:	7bbb      	ldrb	r3, [r7, #14]
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <rfid_rc522_communicate_with_rfid_card+0x148>
	{	
		return STATUS_COLLISION;
 8003270:	2302      	movs	r3, #2
 8003272:	e041      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}

	// Perform CRC_A validation if requested.
	if (receive_data && receive_byte_count && check_crc)
 8003274:	6a3b      	ldr	r3, [r7, #32]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d03d      	beq.n	80032f6 <rfid_rc522_communicate_with_rfid_card+0x1ca>
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	2b00      	cmp	r3, #0
 800327e:	d03a      	beq.n	80032f6 <rfid_rc522_communicate_with_rfid_card+0x1ca>
 8003280:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003284:	2b00      	cmp	r3, #0
 8003286:	d036      	beq.n	80032f6 <rfid_rc522_communicate_with_rfid_card+0x1ca>
	{
		// In this case a MIFARE Classic NAK is not OK.
		if (*receive_byte_count == 1 && _validBits == 4)
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d104      	bne.n	800329a <rfid_rc522_communicate_with_rfid_card+0x16e>
 8003290:	7dbb      	ldrb	r3, [r7, #22]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d101      	bne.n	800329a <rfid_rc522_communicate_with_rfid_card+0x16e>
		{
			return STATUS_MIFARE_NACK;
 8003296:	23ff      	movs	r3, #255	; 0xff
 8003298:	e02e      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		// We need at least the CRC_A value and all 8 bits of the last byte must be received.
		if (*receive_byte_count < 2 || _validBits != 0)
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d902      	bls.n	80032a8 <rfid_rc522_communicate_with_rfid_card+0x17c>
 80032a2:	7dbb      	ldrb	r3, [r7, #22]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <rfid_rc522_communicate_with_rfid_card+0x180>
		{
			return STATUS_CRC_WRONG;
 80032a8:	2307      	movs	r3, #7
 80032aa:	e025      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		// Verify CRC_A - do our own calculation and store the control in crc_control_buffer.
		uint8_t crc_control_buffer[2];
		enum rfid_rc522_status_code status = rfid_rc522_calculate_crc(&receive_data[0], *receive_byte_count - 2, &crc_control_buffer[0]);
 80032ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	3b02      	subs	r3, #2
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f107 0208 	add.w	r2, r7, #8
 80032b8:	4619      	mov	r1, r3
 80032ba:	6a38      	ldr	r0, [r7, #32]
 80032bc:	f7ff fe62 	bl	8002f84 <rfid_rc522_calculate_crc>
 80032c0:	4603      	mov	r3, r0
 80032c2:	733b      	strb	r3, [r7, #12]
		if (status != STATUS_OK)
 80032c4:	7b3b      	ldrb	r3, [r7, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <rfid_rc522_communicate_with_rfid_card+0x1a2>
		{
			return status;
 80032ca:	7b3b      	ldrb	r3, [r7, #12]
 80032cc:	e014      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		if ((receive_data[*receive_byte_count - 2] != crc_control_buffer[0]) || (receive_data[*receive_byte_count - 1] != crc_control_buffer[1]))
 80032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	3b02      	subs	r3, #2
 80032d4:	6a3a      	ldr	r2, [r7, #32]
 80032d6:	4413      	add	r3, r2
 80032d8:	781a      	ldrb	r2, [r3, #0]
 80032da:	7a3b      	ldrb	r3, [r7, #8]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d108      	bne.n	80032f2 <rfid_rc522_communicate_with_rfid_card+0x1c6>
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	6a3a      	ldr	r2, [r7, #32]
 80032e8:	4413      	add	r3, r2
 80032ea:	781a      	ldrb	r2, [r3, #0]
 80032ec:	7a7b      	ldrb	r3, [r7, #9]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d001      	beq.n	80032f6 <rfid_rc522_communicate_with_rfid_card+0x1ca>
		{
			return STATUS_CRC_WRONG;
 80032f2:	2307      	movs	r3, #7
 80032f4:	e000      	b.n	80032f8 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
	}
	
	return STATUS_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <rfid_card_request_A>:
 * @param	buffer_ATQA			The buffer to store the ATQA (Answer to request) in
 * @param	buffer_byte_count	Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_card_request_A(uint8_t *buffer_ATQA, uint8_t *buffer_byte_count)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
	return rfid_card_REQA_or_WUPA(PICC_CMD_REQA, buffer_ATQA, buffer_byte_count);
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	2026      	movs	r0, #38	; 0x26
 8003310:	f000 f805 	bl	800331e <rfid_card_REQA_or_WUPA>
 8003314:	4603      	mov	r3, r0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <rfid_card_REQA_or_WUPA>:
 * @param 	buffer_ATQA			The buffer to store the ATQA (Answer to request) in
 * @param	buffer_byte_count	Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */ 
enum rfid_rc522_status_code rfid_card_REQA_or_WUPA(uint8_t command, uint8_t *buffer_ATQA, uint8_t *buffer_byte_count)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b08a      	sub	sp, #40	; 0x28
 8003322:	af04      	add	r7, sp, #16
 8003324:	4603      	mov	r3, r0
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	607a      	str	r2, [r7, #4]
 800332a:	73fb      	strb	r3, [r7, #15]
	uint8_t valid_bit;
	enum rfid_rc522_status_code command_status;
	
	// The ATQA response is 2 bytes long.
	if (buffer_ATQA == NULL || *buffer_byte_count < 2)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <rfid_card_REQA_or_WUPA+0x1c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d801      	bhi.n	800333e <rfid_card_REQA_or_WUPA+0x20>
	{
		return STATUS_NO_ROOM;
 800333a:	2304      	movs	r3, #4
 800333c:	e024      	b.n	8003388 <rfid_card_REQA_or_WUPA+0x6a>
	}

	// ValuesAfterColl=1 => Bits received after collision are cleared.
	rfid_rc522_clear_register_bit_mask(CollReg, 0x80);
 800333e:	2180      	movs	r1, #128	; 0x80
 8003340:	201c      	movs	r0, #28
 8003342:	f7ff fdcf 	bl	8002ee4 <rfid_rc522_clear_register_bit_mask>
	// For REQA and WUPA we need the short frame format - transmit only 7 bits of the last (and only) byte. TxLastBits = BitFramingReg[2..0]	
	valid_bit = 7;
 8003346:	2307      	movs	r3, #7
 8003348:	75bb      	strb	r3, [r7, #22]
	command_status = rfid_rc522_transceive_data(&command, 1, buffer_ATQA, buffer_byte_count, &valid_bit, 0, false);
 800334a:	f107 000f 	add.w	r0, r7, #15
 800334e:	2300      	movs	r3, #0
 8003350:	9302      	str	r3, [sp, #8]
 8003352:	2300      	movs	r3, #0
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	f107 0316 	add.w	r3, r7, #22
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	2101      	movs	r1, #1
 8003362:	f7ff fec1 	bl	80030e8 <rfid_rc522_transceive_data>
 8003366:	4603      	mov	r3, r0
 8003368:	75fb      	strb	r3, [r7, #23]

	if (command_status != STATUS_OK)
 800336a:	7dfb      	ldrb	r3, [r7, #23]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <rfid_card_REQA_or_WUPA+0x56>
	{
		return command_status;
 8003370:	7dfb      	ldrb	r3, [r7, #23]
 8003372:	e009      	b.n	8003388 <rfid_card_REQA_or_WUPA+0x6a>
	}
	if (*buffer_byte_count != 2 || valid_bit != 0)	// ATQA must be exactly 16 bits.
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d102      	bne.n	8003382 <rfid_card_REQA_or_WUPA+0x64>
 800337c:	7dbb      	ldrb	r3, [r7, #22]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <rfid_card_REQA_or_WUPA+0x68>
	{		
		return STATUS_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <rfid_card_REQA_or_WUPA+0x6a>
	}
	return STATUS_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <rfid_rc522_read_serial>:
 * @param	uid	            Pointer to Uid struct. Normally output, but can also be used to supply a known UID.
 *                          If set you must also supply uid->size. You must set the uid_bit_count, if give it 0 the command will run in loop.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_read_serial(struct UID *uid)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b090      	sub	sp, #64	; 0x40
 8003394:	af04      	add	r7, sp, #16
 8003396:	6078      	str	r0, [r7, #4]
	bool uid_is_complete;
	bool select_is_done;
	uint8_t uid_bit_count = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t cascade_level = 1;
 800339e:	2301      	movs	r3, #1
 80033a0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	//		10 bytes		1			CT		uid0	uid1	uid2
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9
	
// Prepare MFRC522
	rfid_rc522_clear_register_bit_mask(CollReg, 0x80);		// ValuesAfterColl=1 => Bits received after collision are cleared.
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	201c      	movs	r0, #28
 80033a8:	f7ff fd9c 	bl	8002ee4 <rfid_rc522_clear_register_bit_mask>
	
	// Repeat Cascade Level loop until we have a complete UID.
	uid_is_complete = false;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	while (uid_is_complete == false)
 80033b2:	e119      	b.n	80035e8 <rfid_rc522_read_serial+0x258>
	{
		card_command_array[0] = PICC_CMD_SEL_CL1;
 80033b4:	2393      	movs	r3, #147	; 0x93
 80033b6:	743b      	strb	r3, [r7, #16]
		uid_data_index = 0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f887 3020 	strb.w	r3, [r7, #32]
		
		// How many UID bits are known in this Cascade Level?
		current_level_uid_bit_count = uid_bit_count - (8 * uid_data_index);
 80033be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		
		// Repeat anti collision loop until we can transmit all UID bits + BCC and receive a SAK - max 32 iterations.
		select_is_done = false;
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		while (select_is_done == false)
 80033d8:	e0c6      	b.n	8003568 <rfid_rc522_read_serial+0x1d8>
			// the PICC will send back the complete UID_data, if there is,
			// We will go to ANTICOLLISION loop ie this while (select_is_done == false) loop
			// untill the collision is resolve then we can only go forward. If the collision is not
			// resolve, this algorithim can not pick one card out but will go to the eternal loop due to
			// it post-anticollison process that you will see down there.
			txLastBits_value			= current_level_uid_bit_count % 8; //4
 80033da:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80033de:	425a      	negs	r2, r3
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	f002 0207 	and.w	r2, r2, #7
 80033e8:	bf58      	it	pl
 80033ea:	4253      	negpl	r3, r2
 80033ec:	b25b      	sxtb	r3, r3
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	73fb      	strb	r3, [r7, #15]
			count						= current_level_uid_bit_count / 8;	// Number of whole bytes in the UID part. //1
 80033f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	da00      	bge.n	80033fc <rfid_rc522_read_serial+0x6c>
 80033fa:	3307      	adds	r3, #7
 80033fc:	10db      	asrs	r3, r3, #3
 80033fe:	b25b      	sxtb	r3, r3
 8003400:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			card_command_index			= 2 + count;						// Number of whole bytes: SEL + NVB + UIDs //3
 8003404:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003408:	3302      	adds	r3, #2
 800340a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			card_command_array[1]		= (card_command_index << 4) + txLastBits_value;	// NVB - Number of Valid Bits //3B + 4b
 800340e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	b2da      	uxtb	r2, r3
 8003416:	7bfb      	ldrb	r3, [r7, #15]
 8003418:	4413      	add	r3, r2
 800341a:	b2db      	uxtb	r3, r3
 800341c:	747b      	strb	r3, [r7, #17]
			card_command_byte_count		= card_command_index + (txLastBits_value ? 1 : 0);
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	bf14      	ite	ne
 8003424:	2301      	movne	r3, #1
 8003426:	2300      	moveq	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	461a      	mov	r2, r3
 800342c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003430:	4413      	add	r3, r2
 8003432:	77bb      	strb	r3, [r7, #30]

			// Store response in the unused part of card_command_array
			card_response_ptr			= &card_command_array[card_command_index];
 8003434:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003438:	f107 0210 	add.w	r2, r7, #16
 800343c:	4413      	add	r3, r2
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
			card_response_byte_count	= sizeof(card_command_array) - card_command_index;
 8003440:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003444:	f1c3 0309 	rsb	r3, r3, #9
 8003448:	b2db      	uxtb	r3, r3
 800344a:	73bb      	strb	r3, [r7, #14]
			
			// Setting up the rfid_rc522 to send the card_command_array that
			// we prepare above.
			// Set bit adjustments
			// Having a separate variable is overkill. But it makes the next line easier to read.
			rxAlign_value = txLastBits_value;
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	777b      	strb	r3, [r7, #29]
			// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
			rfid_rc522_write_one_data(BitFramingReg, (rxAlign_value << 4) + txLastBits_value);
 8003450:	7f7b      	ldrb	r3, [r7, #29]
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	b2da      	uxtb	r2, r3
 8003456:	7bfb      	ldrb	r3, [r7, #15]
 8003458:	4413      	add	r3, r2
 800345a:	b2db      	uxtb	r3, r3
 800345c:	4619      	mov	r1, r3
 800345e:	201a      	movs	r0, #26
 8003460:	f7ff fbee 	bl	8002c40 <rfid_rc522_write_one_data>
			
			// Transmit the card_command_array and receive the response.
			result_status = rfid_rc522_transceive_data(card_command_array, card_command_byte_count, card_response_ptr, &card_response_byte_count, &txLastBits_value, rxAlign_value, false);
 8003464:	f107 020e 	add.w	r2, r7, #14
 8003468:	7fb9      	ldrb	r1, [r7, #30]
 800346a:	f107 0010 	add.w	r0, r7, #16
 800346e:	2300      	movs	r3, #0
 8003470:	9302      	str	r3, [sp, #8]
 8003472:	7f7b      	ldrb	r3, [r7, #29]
 8003474:	9301      	str	r3, [sp, #4]
 8003476:	f107 030f 	add.w	r3, r7, #15
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	4613      	mov	r3, r2
 800347e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003480:	f7ff fe32 	bl	80030e8 <rfid_rc522_transceive_data>
 8003484:	4603      	mov	r3, r0
 8003486:	773b      	strb	r3, [r7, #28]
			
			// If there is more than one PICC in the field => collision.
			// This is our post-collision procedure.
			if (result_status == STATUS_COLLISION)
 8003488:	7f3b      	ldrb	r3, [r7, #28]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d164      	bne.n	8003558 <rfid_rc522_read_serial+0x1c8>
			{ 
				// CollReg[7..0] bits are: ValuesAfterColl reserved CollPosNotValid CollPos[4:0]
				uint8_t CollReg_data = rfid_rc522_read_one_data(CollReg);
 800348e:	201c      	movs	r0, #28
 8003490:	f7ff fc72 	bl	8002d78 <rfid_rc522_read_one_data>
 8003494:	4603      	mov	r3, r0
 8003496:	76fb      	strb	r3, [r7, #27]
				// CollPosNotValid
				if (CollReg_data & 0x20)
 8003498:	7efb      	ldrb	r3, [r7, #27]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <rfid_rc522_read_serial+0x116>
				{ 
					// Without a valid collision position we cannot continue
					return STATUS_COLLISION; 
 80034a2:	2302      	movs	r3, #2
 80034a4:	e0b3      	b.n	800360e <rfid_rc522_read_serial+0x27e>
				}
				// Values 0-31, 0 means bit 32.
				uint8_t CollPos_value = CollReg_data & 0x1F;
 80034a6:	7efb      	ldrb	r3, [r7, #27]
 80034a8:	f003 031f 	and.w	r3, r3, #31
 80034ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				if (CollPos_value == 0)
 80034b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d102      	bne.n	80034be <rfid_rc522_read_serial+0x12e>
				{
					CollPos_value = 32;
 80034b8:	2320      	movs	r3, #32
 80034ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				}
				// No progress - should not happen 
				if (CollPos_value <= current_level_uid_bit_count)
 80034be:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80034c2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034c6:	429a      	cmp	r2, r3
 80034c8:	dc01      	bgt.n	80034ce <rfid_rc522_read_serial+0x13e>
				{ 
					return STATUS_INTERNAL_ERROR;
 80034ca:	2305      	movs	r3, #5
 80034cc:	e09f      	b.n	800360e <rfid_rc522_read_serial+0x27e>

				// After able to dettect collision, we choose the PICC.
				// FIRST, we set up the card_command_buffer so that we
				// continue send the already reapeted byte and bit.
				//Ex = 12b -> 1B + 4b 
				current_level_uid_bit_count				= CollPos_value;
 80034ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80034d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				// The bit to modify
				count									= current_level_uid_bit_count % 8; //4
 80034d6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034da:	425a      	negs	r2, r3
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	f002 0207 	and.w	r2, r2, #7
 80034e4:	bf58      	it	pl
 80034e6:	4253      	negpl	r3, r2
 80034e8:	b25b      	sxtb	r3, r3
 80034ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				check_bit								= (current_level_uid_bit_count - 1) % 8; //3
 80034ee:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034f2:	3b01      	subs	r3, #1
 80034f4:	425a      	negs	r2, r3
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	f002 0207 	and.w	r2, r2, #7
 80034fe:	bf58      	it	pl
 8003500:	4253      	negpl	r3, r2
 8003502:	76bb      	strb	r3, [r7, #26]
				// First byte is card_command_index 0.
				// If = 3B => 1B SEL + 1B NVB + 1B uid_data + 1B uid_data collision
				card_command_index						= 1 + (current_level_uid_bit_count / 8) + (count ? 1 : 0);
 8003504:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003508:	2b00      	cmp	r3, #0
 800350a:	da00      	bge.n	800350e <rfid_rc522_read_serial+0x17e>
 800350c:	3307      	adds	r3, #7
 800350e:	10db      	asrs	r3, r3, #3
 8003510:	b25b      	sxtb	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003518:	2a00      	cmp	r2, #0
 800351a:	bf14      	ite	ne
 800351c:	2201      	movne	r2, #1
 800351e:	2200      	moveq	r2, #0
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	4413      	add	r3, r2
 8003524:	b2db      	uxtb	r3, r3
 8003526:	3301      	adds	r3, #1
 8003528:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
				// no collision at all!
				// If the collision is still happen, as you can see the no PICC will be able to select
				// since at the collision bit position, we default it = 1. So the only way for any PICC
				// to be selected is collision is resolved.
				// If CollPoss = 4 in that byte, check_bit = 3, xxxx x[repeated bit] | 0000 1000
				card_command_array[card_command_index]	|= (1 << check_bit);
 800352c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003530:	3330      	adds	r3, #48	; 0x30
 8003532:	443b      	add	r3, r7
 8003534:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003538:	b25a      	sxtb	r2, r3
 800353a:	7ebb      	ldrb	r3, [r7, #26]
 800353c:	2101      	movs	r1, #1
 800353e:	fa01 f303 	lsl.w	r3, r1, r3
 8003542:	b25b      	sxtb	r3, r3
 8003544:	4313      	orrs	r3, r2
 8003546:	b25a      	sxtb	r2, r3
 8003548:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800354c:	b2d2      	uxtb	r2, r2
 800354e:	3330      	adds	r3, #48	; 0x30
 8003550:	443b      	add	r3, r7
 8003552:	f803 2c20 	strb.w	r2, [r3, #-32]
 8003556:	e007      	b.n	8003568 <rfid_rc522_read_serial+0x1d8>
			}
			else if (result_status != STATUS_OK)
 8003558:	7f3b      	ldrb	r3, [r7, #28]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <rfid_rc522_read_serial+0x1d2>
			{
				return result_status;
 800355e:	7f3b      	ldrb	r3, [r7, #28]
 8003560:	e055      	b.n	800360e <rfid_rc522_read_serial+0x27e>
			}
			else // STATUS_OK
			{ 
				// This was a SELECT. 
				select_is_done = true;
 8003562:	2301      	movs	r3, #1
 8003564:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		while (select_is_done == false)
 8003568:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800356c:	f083 0301 	eor.w	r3, r3, #1
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	f47f af31 	bne.w	80033da <rfid_rc522_read_serial+0x4a>
		// We do not check the CBB - it was constructed by us above.
		
		// Copy the found UID bytes from card_command_array[] to uid->uidByte[]
		// 
		uint8_t uid_bytes_to_copy;
		card_command_index	= (card_command_array[2] == PICC_CMD_CT) ? 3 : 2; // source index in card_command_array[]
 8003578:	7cbb      	ldrb	r3, [r7, #18]
 800357a:	2b88      	cmp	r3, #136	; 0x88
 800357c:	d101      	bne.n	8003582 <rfid_rc522_read_serial+0x1f2>
 800357e:	2303      	movs	r3, #3
 8003580:	e000      	b.n	8003584 <rfid_rc522_read_serial+0x1f4>
 8003582:	2302      	movs	r3, #2
 8003584:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uid_bytes_to_copy	= (card_command_array[2] == PICC_CMD_CT) ? 3 : 4;
 8003588:	7cbb      	ldrb	r3, [r7, #18]
 800358a:	2b88      	cmp	r3, #136	; 0x88
 800358c:	d101      	bne.n	8003592 <rfid_rc522_read_serial+0x202>
 800358e:	2303      	movs	r3, #3
 8003590:	e000      	b.n	8003594 <rfid_rc522_read_serial+0x204>
 8003592:	2304      	movs	r3, #4
 8003594:	77fb      	strb	r3, [r7, #31]
		for (count = 0; count < uid_bytes_to_copy; count++)
 8003596:	2300      	movs	r3, #0
 8003598:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800359c:	e018      	b.n	80035d0 <rfid_rc522_read_serial+0x240>
		{
			uid->data_array[uid_data_index + count] = card_command_array[card_command_index++];
 800359e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
 80035a8:	4619      	mov	r1, r3
 80035aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80035ae:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80035b2:	4413      	add	r3, r2
 80035b4:	f101 0230 	add.w	r2, r1, #48	; 0x30
 80035b8:	443a      	add	r2, r7
 80035ba:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	4413      	add	r3, r2
 80035c2:	460a      	mov	r2, r1
 80035c4:	705a      	strb	r2, [r3, #1]
		for (count = 0; count < uid_bytes_to_copy; count++)
 80035c6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80035ca:	3301      	adds	r3, #1
 80035cc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80035d0:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80035d4:	7ffb      	ldrb	r3, [r7, #31]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d3e1      	bcc.n	800359e <rfid_rc522_read_serial+0x20e>
		}

		// Verify CRC_A - do our own calculation and store the control in card_command_array[2..3] - those bytes are not needed anymore.
		uid_is_complete = true;
 80035da:	2301      	movs	r3, #1
 80035dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uid->select_acknowledge_data = card_response_ptr[0];
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	781a      	ldrb	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	715a      	strb	r2, [r3, #5]
	while (uid_is_complete == false)
 80035e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80035ec:	f083 0301 	eor.w	r3, r3, #1
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f47f aede 	bne.w	80033b4 <rfid_rc522_read_serial+0x24>
	} // End of while (!uid_is_complete)
	
	// Set correct uid->size
	uid->byte_count = 3 * cascade_level + 1;
 80035f8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80035fc:	461a      	mov	r2, r3
 80035fe:	0052      	lsls	r2, r2, #1
 8003600:	4413      	add	r3, r2
 8003602:	b2db      	uxtb	r3, r3
 8003604:	3301      	adds	r3, #1
 8003606:	b2da      	uxtb	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	701a      	strb	r2, [r3, #0]

	return STATUS_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3730      	adds	r7, #48	; 0x30
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <rfid_rc522_wait_for_card>:
/////////////////////////////////////////////////////////////////////////////////////
/**
 * @brief	Wait for card 
*/
enum rfid_rc522_status_code rfid_rc522_wait_for_card()
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
	uint8_t buffer_ATQA[2];
	uint8_t buffer_byte_count = sizeof(buffer_ATQA);
 800361c:	2302      	movs	r3, #2
 800361e:	70fb      	strb	r3, [r7, #3]

	enum rfid_rc522_status_code result = rfid_card_request_A(buffer_ATQA, &buffer_byte_count);
 8003620:	1cfa      	adds	r2, r7, #3
 8003622:	1d3b      	adds	r3, r7, #4
 8003624:	4611      	mov	r1, r2
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff fe6a 	bl	8003300 <rfid_card_request_A>
 800362c:	4603      	mov	r3, r0
 800362e:	71fb      	strb	r3, [r7, #7]
	return (result == STATUS_OK || result == STATUS_COLLISION );
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <rfid_rc522_wait_for_card+0x26>
 8003636:	79fb      	ldrb	r3, [r7, #7]
 8003638:	2b02      	cmp	r3, #2
 800363a:	d101      	bne.n	8003640 <rfid_rc522_wait_for_card+0x2a>
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <rfid_rc522_wait_for_card+0x2c>
 8003640:	2300      	movs	r3, #0
 8003642:	b2db      	uxtb	r3, r3
} // End PICC_IsNewCardPresent()
 8003644:	4618      	mov	r0, r3
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <memset>:
 800364c:	4603      	mov	r3, r0
 800364e:	4402      	add	r2, r0
 8003650:	4293      	cmp	r3, r2
 8003652:	d100      	bne.n	8003656 <memset+0xa>
 8003654:	4770      	bx	lr
 8003656:	f803 1b01 	strb.w	r1, [r3], #1
 800365a:	e7f9      	b.n	8003650 <memset+0x4>

0800365c <__libc_init_array>:
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	2600      	movs	r6, #0
 8003660:	4d0c      	ldr	r5, [pc, #48]	; (8003694 <__libc_init_array+0x38>)
 8003662:	4c0d      	ldr	r4, [pc, #52]	; (8003698 <__libc_init_array+0x3c>)
 8003664:	1b64      	subs	r4, r4, r5
 8003666:	10a4      	asrs	r4, r4, #2
 8003668:	42a6      	cmp	r6, r4
 800366a:	d109      	bne.n	8003680 <__libc_init_array+0x24>
 800366c:	f000 f81a 	bl	80036a4 <_init>
 8003670:	2600      	movs	r6, #0
 8003672:	4d0a      	ldr	r5, [pc, #40]	; (800369c <__libc_init_array+0x40>)
 8003674:	4c0a      	ldr	r4, [pc, #40]	; (80036a0 <__libc_init_array+0x44>)
 8003676:	1b64      	subs	r4, r4, r5
 8003678:	10a4      	asrs	r4, r4, #2
 800367a:	42a6      	cmp	r6, r4
 800367c:	d105      	bne.n	800368a <__libc_init_array+0x2e>
 800367e:	bd70      	pop	{r4, r5, r6, pc}
 8003680:	f855 3b04 	ldr.w	r3, [r5], #4
 8003684:	4798      	blx	r3
 8003686:	3601      	adds	r6, #1
 8003688:	e7ee      	b.n	8003668 <__libc_init_array+0xc>
 800368a:	f855 3b04 	ldr.w	r3, [r5], #4
 800368e:	4798      	blx	r3
 8003690:	3601      	adds	r6, #1
 8003692:	e7f2      	b.n	800367a <__libc_init_array+0x1e>
 8003694:	08003740 	.word	0x08003740
 8003698:	08003740 	.word	0x08003740
 800369c:	08003740 	.word	0x08003740
 80036a0:	08003744 	.word	0x08003744

080036a4 <_init>:
 80036a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a6:	bf00      	nop
 80036a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036aa:	bc08      	pop	{r3}
 80036ac:	469e      	mov	lr, r3
 80036ae:	4770      	bx	lr

080036b0 <_fini>:
 80036b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b2:	bf00      	nop
 80036b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036b6:	bc08      	pop	{r3}
 80036b8:	469e      	mov	lr, r3
 80036ba:	4770      	bx	lr
