Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Thu Apr 25 21:47:58 2019
| Host             : ece26 running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file lab_5_top_wrapper_power_routed.rpt -pb lab_5_top_wrapper_power_summary_routed.pb -rpx lab_5_top_wrapper_power_routed.rpx
| Design           : lab_5_top_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.130        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.035        |
| Device Static (W)        | 0.095        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |     0.003 |     3033 |       --- |             --- |
|   LUT as Logic |     0.003 |     1631 |     17600 |            9.27 |
|   CARRY4       |    <0.001 |       42 |      4400 |            0.95 |
|   F7/F8 Muxes  |    <0.001 |      157 |     17600 |            0.89 |
|   Register     |    <0.001 |     1002 |     35200 |            2.85 |
|   Others       |     0.000 |      109 |       --- |             --- |
| Signals        |     0.004 |     2037 |       --- |             --- |
| Block RAM      |     0.020 |       31 |        60 |           51.67 |
| I/O            |    <0.001 |       24 |       100 |           24.00 |
| Static Power   |     0.095 |          |           |                 |
| Total          |     0.130 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.032 |      0.004 |
| Vccaux    |       1.800 |     0.005 |       0.000 |      0.005 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| lab_5_top_wrapper                              |     0.035 |
|   lab_5_top_i                                  |     0.034 |
|     clock_div_115200_0                         |    <0.001 |
|       U0                                       |    <0.001 |
|     clock_div_25MHz_0                          |    <0.001 |
|       U0                                       |    <0.001 |
|     controls_0                                 |     0.005 |
|       U0                                       |     0.005 |
|     dMem                                       |     0.016 |
|       U0                                       |     0.016 |
|         inst_blk_mem_gen                       |     0.016 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.016 |
|             valid.cstr                         |     0.016 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[4].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[5].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[6].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     debounce_0                                 |    <0.001 |
|       U0                                       |    <0.001 |
|     framebuffer_0                              |    <0.001 |
|       U0                                       |    <0.001 |
|     irMem                                      |     0.005 |
|       U0                                       |     0.005 |
|         inst_blk_mem_gen                       |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|             valid.cstr                         |     0.005 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     my_alu_0                                   |    <0.001 |
|       U0                                       |    <0.001 |
|     pixel_pusher_0                             |    <0.001 |
|       U0                                       |    <0.001 |
|     regs_0                                     |     0.006 |
|       U0                                       |     0.006 |
|     uart_0                                     |    <0.001 |
|       U0                                       |    <0.001 |
|         r_x                                    |    <0.001 |
|         t_x                                    |    <0.001 |
|     vga_ctrl_0                                 |    <0.001 |
|       U0                                       |    <0.001 |
+------------------------------------------------+-----------+


