library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(6 downto 0);
	      output_vector: out std_logic_vector(0 downto 0));
	end entity;
	
architecture DutWrap of DUT is
   component string_recognizer is
	port (
			inp:in std_logic_vector(4 downto 0);
			reset, clock: in std_logic;
			outp:out std_logic);	
	end component;
 
 begin
	add_instance: string_recognizer
			port map (
						inp(4) => input_vector(6),
						inp(3) => input_vector(5),
						inp(2) => input_vector(4),
						inp(1) => input_vector(3),
						inp(0) => input_vector(2),
						reset => input_vector(1),
						clock => input_vector(0),
						outp => output_vector(0));
end DutWrap;