// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/10/2019 23:32:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipelined_computer (
	resetn,
	clock,
	mem_clock,
	in_port0,
	in_port1,
	pc,
	inst,
	ealu,
	malu,
	walu,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5);
input 	resetn;
input 	clock;
input 	mem_clock;
input 	[4:0] in_port0;
input 	[4:0] in_port1;
output 	[31:0] pc;
output 	[31:0] inst;
output 	[31:0] ealu;
output 	[31:0] malu;
output 	[31:0] walu;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;

// Design Ports Information
// pc[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[4]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[10]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[11]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[12]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[13]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[14]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[15]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[16]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[18]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[19]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[21]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[22]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[23]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[24]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[25]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[28]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[29]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[30]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ealu[31]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[1]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[2]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[10]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[16]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[17]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[19]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[20]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[21]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[22]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[23]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[25]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[27]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[28]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[29]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[30]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// malu[31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[4]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[6]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[7]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[10]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[13]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[14]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[15]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[16]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[17]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[18]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[19]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[20]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[21]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[22]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[23]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[24]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[25]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[27]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[28]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[29]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[30]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// walu[31]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_clock	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[2]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \mem_clock~input_o ;
wire \mem_clock~inputCLKENA0_outclk ;
wire \if_stage|Add0~1_sumout ;
wire \if_stage|Add0~2 ;
wire \if_stage|Add0~6 ;
wire \if_stage|Add0~10 ;
wire \if_stage|Add0~13_sumout ;
wire \if_stage|Add0~14 ;
wire \if_stage|Add0~18 ;
wire \if_stage|Add0~21_sumout ;
wire \resetn~input_o ;
wire \id_stage|cu|comb~4_combout ;
wire \de_reg|ern0~3_combout ;
wire \de_reg|ern0~4_combout ;
wire \id_stage|Equal13~1_combout ;
wire \de_reg|ern0~1_combout ;
wire \de_reg|ern0~2_combout ;
wire \id_stage|Equal6~0_combout ;
wire \id_stage|Equal13~0_combout ;
wire \id_stage|cu|sext~1_combout ;
wire \id_stage|cu|wmem~0_combout ;
wire \de_reg|ealuc[1]~0_combout ;
wire \de_reg|em2reg~q ;
wire \em_reg|mm2reg~q ;
wire \id_stage|fwdb~1_combout ;
wire \id_stage|cu|wreg~0_combout ;
wire \id_stage|cu|comb~2_combout ;
wire \id_stage|cu|comb~1_combout ;
wire \id_stage|cu|shift~1_combout ;
wire \id_stage|cu|comb~3_combout ;
wire \id_stage|cu|comb~5_combout ;
wire \id_stage|cu|wreg~1_combout ;
wire \de_reg|ewreg~q ;
wire \em_reg|mwreg~q ;
wire \id_stage|Equal13~3_combout ;
wire \id_stage|Equal13~2_combout ;
wire \id_stage|fwdb~2_combout ;
wire \id_stage|Equal1~0_combout ;
wire \id_stage|fwdb~3_combout ;
wire \id_stage|Equal19~1_combout ;
wire \id_stage|Equal19~0_combout ;
wire \id_stage|fwdb~0_combout ;
wire \id_stage|forwarding_db|Mux31~0_combout ;
wire \id_stage|forwarding_db|Mux31~1_combout ;
wire \id_stage|cu|aluc[1]~2_combout ;
wire \id_stage|cu|aluc[1]~3_combout ;
wire \id_stage|cu|i_and~0_combout ;
wire \id_stage|cu|aluc[0]~4_combout ;
wire \exe_stage|call_sub|y[6]~33_combout ;
wire \id_stage|cu|i_sub~0_combout ;
wire \id_stage|cu|aluc[2]~0_combout ;
wire \exe_stage|call_sub|y[6]~32_combout ;
wire \exe_stage|call_sub|y[29]~34_combout ;
wire \id_stage|forwarding_da|Mux26~0_combout ;
wire \de_reg|ewmem~q ;
wire \em_reg|mwmem~q ;
wire \id_stage|cu|aluc[3]~1_combout ;
wire \exe_stage|call_sub|y[1]~2_combout ;
wire \id_stage|wpcir~0_combout ;
wire \id_stage|rf|Equal0~0_combout ;
wire \id_stage|forwarding_da|Mux27~0_combout ;
wire \id_stage|forwarding_da|Mux31~13_combout ;
wire \id_stage|forwarding_da|Mux27~17_combout ;
wire \exe_stage|call_sub|y[17]~30_combout ;
wire \exe_stage|call_sub|y[4]~31_combout ;
wire \id_stage|forwarding_da|Mux27~4_combout ;
wire \id_stage|forwarding_db|Mux31~2_combout ;
wire \id_stage|rf|Equal1~0_combout ;
wire \id_stage|forwarding_db|Mux17~1_combout ;
wire \id_stage|forwarding_db|Mux17~0_combout ;
wire \id_stage|forwarding_db|Mux17~2_combout ;
wire \in_port0[0]~input_o ;
wire \in_port1[0]~input_o ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout ;
wire \id_stage|forwarding_db|Mux17~5_combout ;
wire \id_stage|forwarding_db|Mux17~6_combout ;
wire \id_stage|rf|register[12][0]~feeder_combout ;
wire \resetn~inputCLKENA0_outclk ;
wire \mw_reg|wwreg~q ;
wire \id_stage|rf|Decoder0~27_combout ;
wire \id_stage|rf|register[12][0]~q ;
wire \id_stage|rf|Decoder0~28_combout ;
wire \id_stage|rf|register[13][0]~q ;
wire \id_stage|rf|Decoder0~30_combout ;
wire \id_stage|rf|register[15][0]~q ;
wire \id_stage|forwarding_db|Mux31~12_combout ;
wire \id_stage|forwarding_db|Mux17~4_combout ;
wire \id_stage|rf|Decoder0~20_combout ;
wire \id_stage|rf|register[1][0]~q ;
wire \id_stage|forwarding_db|Mux17~3_combout ;
wire \id_stage|rf|Decoder0~22_combout ;
wire \id_stage|rf|register[3][0]~DUPLICATE_q ;
wire \id_stage|rf|Decoder0~17_combout ;
wire \id_stage|rf|register[5][0]~q ;
wire \id_stage|rf|Decoder0~16_combout ;
wire \id_stage|rf|register[4][0]~q ;
wire \id_stage|rf|Decoder0~19_combout ;
wire \id_stage|rf|register[7][0]~q ;
wire \id_stage|rf|Decoder0~18_combout ;
wire \id_stage|rf|register[6][0]~q ;
wire \id_stage|forwarding_db|Mux31~9_combout ;
wire \id_stage|rf|Decoder0~21_combout ;
wire \id_stage|rf|register[2][0]~q ;
wire \id_stage|forwarding_db|Mux31~10_combout ;
wire \id_stage|rf|Decoder0~6_combout ;
wire \id_stage|rf|register[21][0]~q ;
wire \id_stage|rf|Decoder0~5_combout ;
wire \id_stage|rf|register[25][0]~q ;
wire \id_stage|rf|Decoder0~4_combout ;
wire \id_stage|rf|register[17][0]~q ;
wire \id_stage|rf|Decoder0~7_combout ;
wire \id_stage|rf|register[29][0]~q ;
wire \id_stage|forwarding_db|Mux31~5_combout ;
wire \id_stage|rf|register[16][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~0_combout ;
wire \id_stage|rf|register[16][0]~q ;
wire \id_stage|rf|Decoder0~1_combout ;
wire \id_stage|rf|register[24][0]~q ;
wire \id_stage|rf|Decoder0~3_combout ;
wire \id_stage|rf|register[28][0]~q ;
wire \id_stage|rf|register[20][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~2_combout ;
wire \id_stage|rf|register[20][0]~q ;
wire \id_stage|forwarding_db|Mux31~4_combout ;
wire \id_stage|rf|register[23][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~14_combout ;
wire \id_stage|rf|register[23][0]~q ;
wire \id_stage|rf|Decoder0~12_combout ;
wire \id_stage|rf|register[19][0]~q ;
wire \id_stage|rf|register[27][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~13_combout ;
wire \id_stage|rf|register[27][0]~q ;
wire \id_stage|rf|Decoder0~15_combout ;
wire \id_stage|rf|register[31][0]~q ;
wire \id_stage|forwarding_db|Mux31~7_combout ;
wire \id_stage|rf|Decoder0~8_combout ;
wire \id_stage|rf|register[18][0]~q ;
wire \id_stage|rf|Decoder0~9_combout ;
wire \id_stage|rf|register[26][0]~q ;
wire \id_stage|rf|Decoder0~10_combout ;
wire \id_stage|rf|register[22][0]~q ;
wire \id_stage|rf|Decoder0~11_combout ;
wire \id_stage|rf|register[30][0]~q ;
wire \id_stage|forwarding_db|Mux31~6_combout ;
wire \id_stage|forwarding_db|Mux31~8_combout ;
wire \id_stage|rf|register[9][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~24_combout ;
wire \id_stage|rf|register[9][0]~q ;
wire \id_stage|rf|Decoder0~26_combout ;
wire \id_stage|rf|register[11][0]~q ;
wire \id_stage|rf|Decoder0~25_combout ;
wire \id_stage|rf|register[10][0]~q ;
wire \id_stage|rf|register[8][0]~feeder_combout ;
wire \id_stage|rf|Decoder0~23_combout ;
wire \id_stage|rf|register[8][0]~q ;
wire \id_stage|forwarding_db|Mux31~11_combout ;
wire \id_stage|forwarding_db|Mux31~13_combout ;
wire \id_stage|forwarding_db|Mux31~16_combout ;
wire \id_stage|cu|aluimm~0_combout ;
wire \de_reg|ealuimm~q ;
wire \exe_stage|alu_b|y[0]~0_combout ;
wire \id_stage|forwarding_da|Mux12~17_combout ;
wire \id_stage|Equal4~0_combout ;
wire \id_stage|Equal4~1_combout ;
wire \id_stage|fwda~2_combout ;
wire \id_stage|forwarding_da|Mux12~1_combout ;
wire \exe_stage|call_sub|y[8]~66_combout ;
wire \id_stage|forwarding_db|Mux22~0_combout ;
wire \exe_stage|call_sub|y[8]~64_combout ;
wire \exe_stage|call_sub|y[8]~61_combout ;
wire \id_stage|cu|sext~0_combout ;
wire \id_stage|forwarding_da|Mux29~1_combout ;
wire \in_port1[2]~input_o ;
wire \in_port0[2]~input_o ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout ;
wire \id_stage|forwarding_db|Mux17~7_combout ;
wire \exe_stage|call_sub|y[4]~35_combout ;
wire \exe_stage|call_sub|y[4]~36_combout ;
wire \id_stage|forwarding_da|Mux30~12_combout ;
wire \exe_stage|call_sub|y[1]~11_combout ;
wire \exe_stage|call_sub|y[1]~12_combout ;
wire \exe_stage|call_sub|y[1]~13_combout ;
wire \exe_stage|call_sub|y[4]~39_combout ;
wire \exe_stage|call_sub|y[12]~86_combout ;
wire \exe_stage|call_sub|y[4]~38_combout ;
wire \exe_stage|alu_b|y[30]~16_combout ;
wire \exe_stage|call_sub|y[2]~5_combout ;
wire \exe_stage|call_sub|y[2]~4_combout ;
wire \exe_stage|call_sub|y[1]~7_combout ;
wire \exe_stage|call_sub|y[1]~6_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~142_cout ;
wire \exe_stage|agorithm_logic_unit|Add0~2 ;
wire \exe_stage|agorithm_logic_unit|Add0~5_sumout ;
wire \exe_stage|call_sub|y[1]~8_combout ;
wire \exe_stage|call_sub|y[2]~0_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ;
wire \exe_stage|alu_b|y[4]~19_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ;
wire \exe_stage|call_sub|y[28]~160_combout ;
wire \exe_stage|call_sub|y[8]~58_combout ;
wire \exe_stage|call_sub|y[8]~57_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ;
wire \exe_stage|call_sub|y[12]~190_combout ;
wire \id_stage|forwarding_da|Mux12~2_combout ;
wire \id_stage|forwarding_da|Mux27~3_combout ;
wire \mw_reg|wm2reg~q ;
wire \em_reg|mb[27]~feeder_combout ;
wire \mem_stage|datain[27]~9_combout ;
wire \mem_stage|mem_out_mux|y[31]~3_combout ;
wire \mem_stage|datain[31]~10_combout ;
wire \mem_stage|mem_out_mux|y[26]~1_combout ;
wire \wb_stage|y[26]~1_combout ;
wire \id_stage|rf|register[12][26]~q ;
wire \id_stage|rf|Decoder0~29_combout ;
wire \id_stage|rf|register[14][26]~q ;
wire \id_stage|rf|register[13][26]~q ;
wire \id_stage|rf|register[15][26]~q ;
wire \id_stage|forwarding_da|Mux5~8_combout ;
wire \id_stage|rf|register[1][26]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux27~1_combout ;
wire \id_stage|rf|register[3][26]~q ;
wire \id_stage|forwarding_da|Mux27~2_combout ;
wire \id_stage|rf|register[2][26]~DUPLICATE_q ;
wire \id_stage|rf|register[5][26]~q ;
wire \id_stage|rf|register[4][26]~q ;
wire \id_stage|rf|register[7][26]~q ;
wire \id_stage|rf|register[6][26]~feeder_combout ;
wire \id_stage|rf|register[6][26]~q ;
wire \id_stage|forwarding_da|Mux5~5_combout ;
wire \id_stage|forwarding_da|Mux5~6_combout ;
wire \id_stage|rf|register[10][26]~q ;
wire \id_stage|rf|register[11][26]~q ;
wire \id_stage|rf|register[9][26]~feeder_combout ;
wire \id_stage|rf|register[9][26]~q ;
wire \id_stage|rf|register[8][26]~q ;
wire \id_stage|forwarding_da|Mux5~7_combout ;
wire \id_stage|rf|register[19][26]~q ;
wire \id_stage|rf|register[31][26]~q ;
wire \id_stage|rf|register[23][26]~q ;
wire \id_stage|rf|register[27][26]~q ;
wire \id_stage|forwarding_da|Mux5~3_combout ;
wire \id_stage|rf|register[29][26]~DUPLICATE_q ;
wire \id_stage|rf|register[25][26]~q ;
wire \id_stage|rf|register[17][26]~DUPLICATE_q ;
wire \id_stage|rf|register[21][26]~q ;
wire \id_stage|forwarding_da|Mux5~1_combout ;
wire \id_stage|rf|register[16][26]~q ;
wire \id_stage|rf|register[24][26]~DUPLICATE_q ;
wire \id_stage|rf|register[20][26]~DUPLICATE_q ;
wire \id_stage|rf|register[28][26]~q ;
wire \id_stage|forwarding_da|Mux5~0_combout ;
wire \id_stage|rf|register[30][26]~q ;
wire \id_stage|rf|register[18][26]~q ;
wire \id_stage|rf|register[22][26]~q ;
wire \id_stage|rf|register[26][26]~q ;
wire \id_stage|forwarding_da|Mux5~2_combout ;
wire \id_stage|forwarding_da|Mux5~4_combout ;
wire \id_stage|forwarding_da|Mux5~9_combout ;
wire \id_stage|forwarding_da|Mux5~10_combout ;
wire \id_stage|forwarding_da|Mux5~11_combout ;
wire \exe_stage|call_sub|y[26]~153_combout ;
wire \wb_stage|y[25]~6_combout ;
wire \id_stage|rf|register[15][25]~q ;
wire \id_stage|rf|register[13][25]~q ;
wire \id_stage|rf|register[12][25]~q ;
wire \id_stage|rf|register[14][25]~q ;
wire \id_stage|forwarding_db|Mux6~7_combout ;
wire \id_stage|rf|register[2][25]~q ;
wire \id_stage|rf|register[1][25]~q ;
wire \id_stage|rf|register[3][25]~DUPLICATE_q ;
wire \id_stage|rf|register[4][25]~q ;
wire \id_stage|rf|register[7][25]~q ;
wire \id_stage|rf|register[5][25]~DUPLICATE_q ;
wire \id_stage|rf|register[6][25]~q ;
wire \id_stage|forwarding_db|Mux6~4_combout ;
wire \id_stage|forwarding_db|Mux6~5_combout ;
wire \id_stage|rf|register[29][25]~q ;
wire \id_stage|rf|register[17][25]~q ;
wire \id_stage|rf|register[21][25]~q ;
wire \id_stage|rf|register[25][25]~q ;
wire \id_stage|forwarding_db|Mux6~1_combout ;
wire \id_stage|rf|register[16][25]~q ;
wire \id_stage|rf|register[28][25]~q ;
wire \id_stage|rf|register[24][25]~q ;
wire \id_stage|rf|register[20][25]~q ;
wire \id_stage|forwarding_db|Mux6~0_combout ;
wire \id_stage|rf|register[19][25]~q ;
wire \id_stage|rf|register[23][25]~q ;
wire \id_stage|rf|register[27][25]~q ;
wire \id_stage|rf|register[31][25]~q ;
wire \id_stage|forwarding_db|Mux6~3_combout ;
wire \id_stage|rf|register[30][25]~q ;
wire \id_stage|rf|register[22][25]~q ;
wire \id_stage|rf|register[26][25]~feeder_combout ;
wire \id_stage|rf|register[26][25]~q ;
wire \id_stage|rf|register[18][25]~q ;
wire \id_stage|forwarding_db|Mux6~2_combout ;
wire \id_stage|forwarding_db|Mux6~10_combout ;
wire \id_stage|rf|register[9][25]~q ;
wire \id_stage|rf|register[10][25]~q ;
wire \id_stage|rf|register[11][25]~q ;
wire \id_stage|rf|register[8][25]~feeder_combout ;
wire \id_stage|rf|register[8][25]~q ;
wire \id_stage|forwarding_db|Mux6~6_combout ;
wire \id_stage|forwarding_db|Mux6~11_combout ;
wire \id_stage|forwarding_db|Mux6~8_combout ;
wire \id_stage|forwarding_db|Mux6~9_combout ;
wire \exe_stage|call_sub|y[25]~148_combout ;
wire \wb_stage|y[24]~5_combout ;
wire \id_stage|rf|register[14][24]~q ;
wire \id_stage|rf|register[15][24]~q ;
wire \id_stage|rf|register[13][24]~q ;
wire \id_stage|rf|register[12][24]~feeder_combout ;
wire \id_stage|rf|register[12][24]~q ;
wire \id_stage|forwarding_db|Mux7~7_combout ;
wire \id_stage|rf|register[2][24]~q ;
wire \id_stage|rf|register[3][24]~q ;
wire \id_stage|rf|register[6][24]~q ;
wire \id_stage|rf|register[4][24]~q ;
wire \id_stage|rf|register[7][24]~q ;
wire \id_stage|rf|register[5][24]~feeder_combout ;
wire \id_stage|rf|register[5][24]~q ;
wire \id_stage|forwarding_db|Mux7~4_combout ;
wire \id_stage|rf|register[1][24]~feeder_combout ;
wire \id_stage|rf|register[1][24]~q ;
wire \id_stage|forwarding_db|Mux7~5_combout ;
wire \id_stage|rf|register[9][24]~q ;
wire \id_stage|rf|register[10][24]~q ;
wire \id_stage|rf|register[11][24]~q ;
wire \id_stage|rf|register[8][24]~feeder_combout ;
wire \id_stage|rf|register[8][24]~q ;
wire \id_stage|forwarding_db|Mux7~6_combout ;
wire \id_stage|rf|register[27][24]~feeder_combout ;
wire \id_stage|rf|register[27][24]~q ;
wire \id_stage|rf|register[23][24]~q ;
wire \id_stage|rf|register[19][24]~q ;
wire \id_stage|rf|register[31][24]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux7~3_combout ;
wire \id_stage|rf|register[30][24]~q ;
wire \id_stage|rf|register[22][24]~q ;
wire \id_stage|rf|register[26][24]~feeder_combout ;
wire \id_stage|rf|register[26][24]~q ;
wire \id_stage|rf|register[18][24]~feeder_combout ;
wire \id_stage|rf|register[18][24]~q ;
wire \id_stage|forwarding_db|Mux7~2_combout ;
wire \id_stage|rf|register[21][24]~DUPLICATE_q ;
wire \id_stage|rf|register[25][24]~DUPLICATE_q ;
wire \id_stage|rf|register[17][24]~DUPLICATE_q ;
wire \id_stage|rf|register[29][24]~q ;
wire \id_stage|forwarding_db|Mux7~1_combout ;
wire \id_stage|rf|register[28][24]~feeder_combout ;
wire \id_stage|rf|register[28][24]~q ;
wire \id_stage|rf|register[20][24]~feeder_combout ;
wire \id_stage|rf|register[20][24]~q ;
wire \id_stage|rf|register[16][24]~feeder_combout ;
wire \id_stage|rf|register[16][24]~q ;
wire \id_stage|rf|register[24][24]~feeder_combout ;
wire \id_stage|rf|register[24][24]~q ;
wire \id_stage|forwarding_db|Mux7~0_combout ;
wire \id_stage|forwarding_db|Mux7~10_combout ;
wire \id_stage|forwarding_db|Mux7~11_combout ;
wire \id_stage|forwarding_db|Mux7~8_combout ;
wire \id_stage|forwarding_db|Mux7~9_combout ;
wire \exe_stage|agorithm_logic_unit|s~7_combout ;
wire \exe_stage|call_sub|y[8]~63_combout ;
wire \mem_stage|mem_out_mux|y[7]~30_combout ;
wire \exe_stage|alu_b|y[7]~2_combout ;
wire \exe_stage|alu_b|y[6]~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~21_combout ;
wire \id_stage|forwarding_da|Mux26~1_combout ;
wire \id_stage|forwarding_da|Mux12~15_combout ;
wire \id_stage|forwarding_da|Mux12~3_combout ;
wire \mem_stage|mem_out_mux|y[2]~28_combout ;
wire \mw_reg|wmo[2]~feeder_combout ;
wire \mem_stage|datain[2]~2_combout ;
wire \in_port1[3]~input_o ;
wire \in_port0[3]~input_o ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout ;
wire \mem_stage|datain[7]~7_combout ;
wire \exe_stage|alu_b|y[13]~7_combout ;
wire \id_stage|forwarding_da|Mux10~11_combout ;
wire \wb_stage|y[21]~8_combout ;
wire \id_stage|rf|register[10][21]~q ;
wire \id_stage|rf|register[11][21]~q ;
wire \id_stage|rf|register[8][21]~q ;
wire \id_stage|rf|register[9][21]~q ;
wire \id_stage|forwarding_da|Mux10~7_combout ;
wire \id_stage|rf|register[12][21]~feeder_combout ;
wire \id_stage|rf|register[12][21]~q ;
wire \id_stage|rf|register[14][21]~q ;
wire \id_stage|rf|register[13][21]~q ;
wire \id_stage|rf|register[15][21]~q ;
wire \id_stage|forwarding_da|Mux10~8_combout ;
wire \id_stage|rf|register[2][21]~q ;
wire \id_stage|rf|register[3][21]~q ;
wire \id_stage|rf|register[7][21]~q ;
wire \id_stage|rf|register[6][21]~q ;
wire \id_stage|rf|register[4][21]~q ;
wire \id_stage|rf|register[5][21]~q ;
wire \id_stage|forwarding_da|Mux10~5_combout ;
wire \id_stage|rf|register[1][21]~q ;
wire \id_stage|forwarding_da|Mux10~6_combout ;
wire \id_stage|rf|register[30][21]~feeder_combout ;
wire \id_stage|rf|register[30][21]~DUPLICATE_q ;
wire \id_stage|rf|register[18][21]~feeder_combout ;
wire \id_stage|rf|register[18][21]~q ;
wire \id_stage|rf|register[22][21]~q ;
wire \id_stage|rf|register[26][21]~q ;
wire \id_stage|forwarding_da|Mux10~2_combout ;
wire \id_stage|rf|register[17][21]~q ;
wire \id_stage|rf|register[21][21]~q ;
wire \id_stage|rf|register[29][21]~feeder_combout ;
wire \id_stage|rf|register[29][21]~q ;
wire \id_stage|rf|register[25][21]~q ;
wire \id_stage|forwarding_da|Mux10~1_combout ;
wire \id_stage|rf|register[20][21]~feeder_combout ;
wire \id_stage|rf|register[20][21]~q ;
wire \id_stage|rf|register[16][21]~feeder_combout ;
wire \id_stage|rf|register[16][21]~DUPLICATE_q ;
wire \id_stage|rf|register[24][21]~q ;
wire \id_stage|rf|register[28][21]~q ;
wire \id_stage|forwarding_da|Mux10~0_combout ;
wire \id_stage|rf|register[31][21]~feeder_combout ;
wire \id_stage|rf|register[31][21]~q ;
wire \id_stage|rf|register[27][21]~q ;
wire \id_stage|rf|register[19][21]~DUPLICATE_q ;
wire \id_stage|rf|register[23][21]~q ;
wire \id_stage|forwarding_da|Mux10~3_combout ;
wire \id_stage|forwarding_da|Mux10~4_combout ;
wire \id_stage|forwarding_da|Mux10~9_combout ;
wire \id_stage|forwarding_da|Mux10~10_combout ;
wire \id_stage|forwarding_da|Mux10~12_combout ;
wire \exe_stage|call_sub|y[21]~128_combout ;
wire \id_stage|forwarding_da|Mux11~11_combout ;
wire \wb_stage|y[20]~7_combout ;
wire \id_stage|rf|register[22][20]~q ;
wire \id_stage|rf|register[26][20]~q ;
wire \id_stage|rf|register[30][20]~q ;
wire \id_stage|rf|register[18][20]~feeder_combout ;
wire \id_stage|rf|register[18][20]~q ;
wire \id_stage|forwarding_da|Mux11~2_combout ;
wire \id_stage|rf|register[25][20]~q ;
wire \id_stage|rf|register[29][20]~feeder_combout ;
wire \id_stage|rf|register[29][20]~DUPLICATE_q ;
wire \id_stage|rf|register[21][20]~q ;
wire \id_stage|rf|register[17][20]~q ;
wire \id_stage|forwarding_da|Mux11~1_combout ;
wire \id_stage|rf|register[24][20]~feeder_combout ;
wire \id_stage|rf|register[24][20]~q ;
wire \id_stage|rf|register[28][20]~feeder_combout ;
wire \id_stage|rf|register[28][20]~q ;
wire \id_stage|rf|register[16][20]~q ;
wire \id_stage|rf|register[20][20]~feeder_combout ;
wire \id_stage|rf|register[20][20]~q ;
wire \id_stage|forwarding_da|Mux11~0_combout ;
wire \id_stage|rf|register[27][20]~q ;
wire \id_stage|rf|register[31][20]~feeder_combout ;
wire \id_stage|rf|register[31][20]~DUPLICATE_q ;
wire \id_stage|rf|register[19][20]~q ;
wire \id_stage|rf|register[23][20]~feeder_combout ;
wire \id_stage|rf|register[23][20]~q ;
wire \id_stage|forwarding_da|Mux11~3_combout ;
wire \id_stage|forwarding_da|Mux11~4_combout ;
wire \id_stage|rf|register[15][20]~q ;
wire \id_stage|rf|register[14][20]~q ;
wire \id_stage|rf|register[13][20]~q ;
wire \id_stage|rf|register[12][20]~q ;
wire \id_stage|forwarding_da|Mux11~8_combout ;
wire \id_stage|rf|register[3][20]~DUPLICATE_q ;
wire \id_stage|rf|register[1][20]~feeder_combout ;
wire \id_stage|rf|register[1][20]~q ;
wire \id_stage|rf|register[2][20]~q ;
wire \id_stage|rf|register[5][20]~q ;
wire \id_stage|rf|register[4][20]~q ;
wire \id_stage|rf|register[7][20]~q ;
wire \id_stage|rf|register[6][20]~feeder_combout ;
wire \id_stage|rf|register[6][20]~q ;
wire \id_stage|forwarding_da|Mux11~5_combout ;
wire \id_stage|forwarding_da|Mux11~6_combout ;
wire \id_stage|rf|register[11][20]~DUPLICATE_q ;
wire \id_stage|rf|register[10][20]~q ;
wire \id_stage|rf|register[8][20]~q ;
wire \id_stage|rf|register[9][20]~q ;
wire \id_stage|forwarding_da|Mux11~7_combout ;
wire \id_stage|forwarding_da|Mux11~9_combout ;
wire \id_stage|forwarding_da|Mux11~10_combout ;
wire \id_stage|forwarding_da|Mux11~12_combout ;
wire \exe_stage|call_sub|y[20]~123_combout ;
wire \id_stage|forwarding_db|Mux13~11_combout ;
wire \id_stage|forwarding_db|Mux13~10_combout ;
wire \mw_reg|walu[18]~feeder_combout ;
wire \wb_stage|y[18]~11_combout ;
wire \id_stage|rf|register[12][18]~q ;
wire \id_stage|rf|register[13][18]~q ;
wire \id_stage|rf|register[14][18]~DUPLICATE_q ;
wire \id_stage|rf|register[15][18]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux13~8_combout ;
wire \id_stage|rf|register[28][18]~q ;
wire \id_stage|rf|register[16][18]~q ;
wire \id_stage|rf|register[20][18]~q ;
wire \id_stage|rf|register[24][18]~q ;
wire \id_stage|forwarding_db|Mux13~0_combout ;
wire \id_stage|rf|register[23][18]~q ;
wire \id_stage|rf|register[31][18]~q ;
wire \id_stage|rf|register[27][18]~q ;
wire \id_stage|rf|register[19][18]~feeder_combout ;
wire \id_stage|rf|register[19][18]~q ;
wire \id_stage|forwarding_db|Mux13~3_combout ;
wire \id_stage|rf|register[17][18]~DUPLICATE_q ;
wire \id_stage|rf|register[29][18]~q ;
wire \id_stage|rf|register[21][18]~q ;
wire \id_stage|rf|register[25][18]~q ;
wire \id_stage|forwarding_db|Mux13~1_combout ;
wire \id_stage|rf|register[22][18]~q ;
wire \id_stage|rf|register[30][18]~q ;
wire \id_stage|rf|register[26][18]~q ;
wire \id_stage|rf|register[18][18]~feeder_combout ;
wire \id_stage|rf|register[18][18]~q ;
wire \id_stage|forwarding_db|Mux13~2_combout ;
wire \id_stage|forwarding_db|Mux13~4_combout ;
wire \id_stage|rf|register[10][18]~q ;
wire \id_stage|rf|register[11][18]~q ;
wire \id_stage|rf|register[9][18]~q ;
wire \id_stage|rf|register[8][18]~feeder_combout ;
wire \id_stage|rf|register[8][18]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux13~7_combout ;
wire \id_stage|rf|register[3][18]~feeder_combout ;
wire \id_stage|rf|register[3][18]~q ;
wire \id_stage|rf|register[2][18]~feeder_combout ;
wire \id_stage|rf|register[2][18]~DUPLICATE_q ;
wire \id_stage|rf|register[1][18]~q ;
wire \id_stage|rf|register[6][18]~q ;
wire \id_stage|rf|register[7][18]~q ;
wire \id_stage|rf|register[5][18]~q ;
wire \id_stage|rf|register[4][18]~feeder_combout ;
wire \id_stage|rf|register[4][18]~q ;
wire \id_stage|forwarding_db|Mux13~5_combout ;
wire \id_stage|forwarding_db|Mux13~6_combout ;
wire \id_stage|forwarding_db|Mux13~9_combout ;
wire \id_stage|forwarding_db|Mux13~12_combout ;
wire \id_stage|forwarding_db|Mux14~11_combout ;
wire \id_stage|forwarding_db|Mux14~10_combout ;
wire \wb_stage|y[17]~10_combout ;
wire \id_stage|rf|register[9][17]~feeder_combout ;
wire \id_stage|rf|register[9][17]~q ;
wire \id_stage|rf|register[8][17]~q ;
wire \id_stage|rf|register[10][17]~q ;
wire \id_stage|rf|register[11][17]~q ;
wire \id_stage|forwarding_db|Mux14~7_combout ;
wire \id_stage|rf|register[13][17]~q ;
wire \id_stage|rf|register[14][17]~q ;
wire \id_stage|rf|register[12][17]~q ;
wire \id_stage|rf|register[15][17]~q ;
wire \id_stage|forwarding_db|Mux14~8_combout ;
wire \id_stage|rf|register[1][17]~DUPLICATE_q ;
wire \id_stage|rf|register[2][17]~q ;
wire \id_stage|rf|register[3][17]~q ;
wire \id_stage|rf|register[4][17]~q ;
wire \id_stage|rf|register[5][17]~feeder_combout ;
wire \id_stage|rf|register[5][17]~DUPLICATE_q ;
wire \id_stage|rf|register[6][17]~q ;
wire \id_stage|rf|register[7][17]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux14~5_combout ;
wire \id_stage|forwarding_db|Mux14~6_combout ;
wire \id_stage|rf|register[21][17]~DUPLICATE_q ;
wire \id_stage|rf|register[29][17]~q ;
wire \id_stage|rf|register[25][17]~q ;
wire \id_stage|rf|register[17][17]~feeder_combout ;
wire \id_stage|rf|register[17][17]~q ;
wire \id_stage|forwarding_db|Mux14~1_combout ;
wire \id_stage|rf|register[18][17]~q ;
wire \id_stage|rf|register[30][17]~q ;
wire \id_stage|rf|register[26][17]~q ;
wire \id_stage|rf|register[22][17]~q ;
wire \id_stage|forwarding_db|Mux14~2_combout ;
wire \id_stage|rf|register[31][17]~q ;
wire \id_stage|rf|register[23][17]~q ;
wire \id_stage|rf|register[27][17]~q ;
wire \id_stage|rf|register[19][17]~feeder_combout ;
wire \id_stage|rf|register[19][17]~q ;
wire \id_stage|forwarding_db|Mux14~3_combout ;
wire \id_stage|rf|register[24][17]~q ;
wire \id_stage|rf|register[16][17]~q ;
wire \id_stage|rf|register[28][17]~feeder_combout ;
wire \id_stage|rf|register[28][17]~q ;
wire \id_stage|rf|register[20][17]~q ;
wire \id_stage|forwarding_db|Mux14~0_combout ;
wire \id_stage|forwarding_db|Mux14~4_combout ;
wire \id_stage|forwarding_db|Mux14~9_combout ;
wire \id_stage|forwarding_db|Mux14~12_combout ;
wire \mem_stage|mem_out_mux|y[16]~20_combout ;
wire \mem_stage|datain[16]~24_combout ;
wire \mem_stage|datain[19]~19_combout ;
wire \mem_stage|mem_out_mux|y[29]~13_combout ;
wire \mem_stage|datain[29]~20_combout ;
wire \mem_stage|mem_out_mux|y[30]~14_combout ;
wire \mem_stage|datain[30]~21_combout ;
wire \mem_stage|mem_out_mux|y[28]~21_combout ;
wire \mw_reg|wmo[28]~feeder_combout ;
wire \mem_stage|datain[28]~25_combout ;
wire \mem_stage|mem_out_mux|y[15]~19_combout ;
wire \wb_stage|y[15]~19_combout ;
wire \id_stage|rf|register[14][15]~q ;
wire \id_stage|rf|register[15][15]~q ;
wire \id_stage|rf|register[13][15]~q ;
wire \id_stage|rf|register[12][15]~q ;
wire \id_stage|forwarding_da|Mux16~8_combout ;
wire \id_stage|rf|register[11][15]~q ;
wire \id_stage|rf|register[10][15]~q ;
wire \id_stage|rf|register[9][15]~feeder_combout ;
wire \id_stage|rf|register[9][15]~q ;
wire \id_stage|rf|register[8][15]~q ;
wire \id_stage|forwarding_da|Mux16~7_combout ;
wire \id_stage|rf|register[2][15]~q ;
wire \id_stage|rf|register[3][15]~q ;
wire \id_stage|rf|register[7][15]~q ;
wire \id_stage|rf|register[6][15]~q ;
wire \id_stage|rf|register[4][15]~q ;
wire \id_stage|rf|register[5][15]~q ;
wire \id_stage|forwarding_da|Mux16~5_combout ;
wire \id_stage|rf|register[1][15]~q ;
wire \id_stage|forwarding_da|Mux16~6_combout ;
wire \id_stage|rf|register[29][15]~q ;
wire \id_stage|rf|register[17][15]~q ;
wire \id_stage|rf|register[25][15]~q ;
wire \id_stage|rf|register[21][15]~feeder_combout ;
wire \id_stage|rf|register[21][15]~q ;
wire \id_stage|forwarding_da|Mux16~1_combout ;
wire \id_stage|rf|register[22][15]~q ;
wire \id_stage|rf|register[30][15]~q ;
wire \id_stage|rf|register[18][15]~feeder_combout ;
wire \id_stage|rf|register[18][15]~q ;
wire \id_stage|rf|register[26][15]~q ;
wire \id_stage|forwarding_da|Mux16~2_combout ;
wire \id_stage|rf|register[31][15]~q ;
wire \id_stage|rf|register[23][15]~q ;
wire \id_stage|rf|register[19][15]~q ;
wire \id_stage|rf|register[27][15]~q ;
wire \id_stage|forwarding_da|Mux16~3_combout ;
wire \id_stage|rf|register[16][15]~q ;
wire \id_stage|rf|register[24][15]~q ;
wire \id_stage|rf|register[28][15]~q ;
wire \id_stage|rf|register[20][15]~feeder_combout ;
wire \id_stage|rf|register[20][15]~q ;
wire \id_stage|forwarding_da|Mux16~0_combout ;
wire \id_stage|forwarding_da|Mux16~4_combout ;
wire \id_stage|forwarding_da|Mux16~11_combout ;
wire \id_stage|forwarding_da|Mux16~12_combout ;
wire \id_stage|forwarding_da|Mux16~9_combout ;
wire \id_stage|forwarding_da|Mux16~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~2_combout ;
wire \wb_stage|y[14]~18_combout ;
wire \id_stage|rf|register[15][14]~q ;
wire \id_stage|rf|register[13][14]~q ;
wire \id_stage|rf|register[14][14]~q ;
wire \id_stage|rf|register[12][14]~q ;
wire \id_stage|forwarding_da|Mux17~8_combout ;
wire \id_stage|rf|register[8][14]~DUPLICATE_q ;
wire \id_stage|rf|register[10][14]~feeder_combout ;
wire \id_stage|rf|register[10][14]~DUPLICATE_q ;
wire \id_stage|rf|register[11][14]~q ;
wire \id_stage|rf|register[9][14]~q ;
wire \id_stage|forwarding_da|Mux17~7_combout ;
wire \id_stage|rf|register[22][14]~q ;
wire \id_stage|rf|register[18][14]~q ;
wire \id_stage|rf|register[30][14]~q ;
wire \id_stage|rf|register[26][14]~q ;
wire \id_stage|forwarding_da|Mux17~2_combout ;
wire \id_stage|rf|register[31][14]~q ;
wire \id_stage|rf|register[23][14]~q ;
wire \id_stage|rf|register[19][14]~feeder_combout ;
wire \id_stage|rf|register[19][14]~q ;
wire \id_stage|rf|register[27][14]~q ;
wire \id_stage|forwarding_da|Mux17~3_combout ;
wire \id_stage|rf|register[20][14]~feeder_combout ;
wire \id_stage|rf|register[20][14]~q ;
wire \id_stage|rf|register[24][14]~feeder_combout ;
wire \id_stage|rf|register[24][14]~DUPLICATE_q ;
wire \id_stage|rf|register[16][14]~feeder_combout ;
wire \id_stage|rf|register[16][14]~q ;
wire \id_stage|rf|register[28][14]~feeder_combout ;
wire \id_stage|rf|register[28][14]~q ;
wire \id_stage|forwarding_da|Mux17~0_combout ;
wire \id_stage|rf|register[17][14]~q ;
wire \id_stage|rf|register[21][14]~DUPLICATE_q ;
wire \id_stage|rf|register[29][14]~q ;
wire \id_stage|rf|register[25][14]~q ;
wire \id_stage|forwarding_da|Mux17~1_combout ;
wire \id_stage|forwarding_da|Mux17~4_combout ;
wire \id_stage|rf|register[2][14]~q ;
wire \id_stage|rf|register[1][14]~feeder_combout ;
wire \id_stage|rf|register[1][14]~q ;
wire \id_stage|rf|register[3][14]~DUPLICATE_q ;
wire \id_stage|rf|register[5][14]~q ;
wire \id_stage|rf|register[7][14]~q ;
wire \id_stage|rf|register[6][14]~q ;
wire \id_stage|rf|register[4][14]~q ;
wire \id_stage|forwarding_da|Mux17~5_combout ;
wire \id_stage|forwarding_da|Mux17~6_combout ;
wire \id_stage|forwarding_da|Mux17~10_combout ;
wire \id_stage|forwarding_da|Mux17~11_combout ;
wire \id_stage|forwarding_da|Mux17~9_combout ;
wire \exe_stage|call_sub|y[14]~96_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~60_combout ;
wire \exe_stage|call_sub|y[14]~95_combout ;
wire \id_stage|forwarding_da|Mux9~11_combout ;
wire \id_stage|forwarding_da|Mux9~10_combout ;
wire \wb_stage|y[22]~9_combout ;
wire \id_stage|rf|register[3][22]~q ;
wire \id_stage|rf|register[1][22]~DUPLICATE_q ;
wire \id_stage|rf|register[2][22]~q ;
wire \id_stage|rf|register[7][22]~q ;
wire \id_stage|rf|register[4][22]~q ;
wire \id_stage|rf|register[5][22]~q ;
wire \id_stage|rf|register[6][22]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux9~5_combout ;
wire \id_stage|forwarding_da|Mux9~6_combout ;
wire \id_stage|rf|register[29][22]~DUPLICATE_q ;
wire \id_stage|rf|register[21][22]~q ;
wire \id_stage|rf|register[25][22]~q ;
wire \id_stage|rf|register[17][22]~q ;
wire \id_stage|forwarding_da|Mux9~1_combout ;
wire \id_stage|rf|register[20][22]~q ;
wire \id_stage|rf|register[16][22]~feeder_combout ;
wire \id_stage|rf|register[16][22]~q ;
wire \id_stage|rf|register[28][22]~q ;
wire \id_stage|rf|register[24][22]~feeder_combout ;
wire \id_stage|rf|register[24][22]~q ;
wire \id_stage|forwarding_da|Mux9~0_combout ;
wire \id_stage|rf|register[31][22]~q ;
wire \id_stage|rf|register[19][22]~feeder_combout ;
wire \id_stage|rf|register[19][22]~q ;
wire \id_stage|rf|register[23][22]~q ;
wire \id_stage|rf|register[27][22]~feeder_combout ;
wire \id_stage|rf|register[27][22]~q ;
wire \id_stage|forwarding_da|Mux9~3_combout ;
wire \id_stage|rf|register[18][22]~q ;
wire \id_stage|rf|register[22][22]~q ;
wire \id_stage|rf|register[26][22]~q ;
wire \id_stage|rf|register[30][22]~q ;
wire \id_stage|forwarding_da|Mux9~2_combout ;
wire \id_stage|forwarding_da|Mux9~4_combout ;
wire \id_stage|rf|register[12][22]~q ;
wire \id_stage|rf|register[13][22]~q ;
wire \id_stage|rf|register[14][22]~q ;
wire \id_stage|rf|register[15][22]~q ;
wire \id_stage|forwarding_da|Mux9~8_combout ;
wire \id_stage|rf|register[11][22]~q ;
wire \id_stage|rf|register[9][22]~DUPLICATE_q ;
wire \id_stage|rf|register[8][22]~feeder_combout ;
wire \id_stage|rf|register[8][22]~q ;
wire \id_stage|rf|register[10][22]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux9~7_combout ;
wire \id_stage|forwarding_da|Mux9~9_combout ;
wire \id_stage|forwarding_da|Mux9~12_combout ;
wire \exe_stage|call_sub|y[22]~133_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~96 ;
wire \exe_stage|agorithm_logic_unit|Add0~99_sumout ;
wire \exe_stage|call_sub|y[17]~105_combout ;
wire \exe_stage|agorithm_logic_unit|s~5_combout ;
wire \exe_stage|call_sub|y[17]~102_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~34_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout ;
wire \exe_stage|call_sub|y[11]~80_combout ;
wire \exe_stage|alu_b|y[15]~6_combout ;
wire \exe_stage|alu_b|y[17]~18_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~29_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ;
wire \exe_stage|call_sub|y[11]~81_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~32_combout ;
wire \exe_stage|call_sub|y[3]~21_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~6 ;
wire \exe_stage|agorithm_logic_unit|Add0~10 ;
wire \exe_stage|agorithm_logic_unit|Add0~13_sumout ;
wire \exe_stage|call_sub|y[3]~188_combout ;
wire \exe_stage|call_sub|y[3]~24_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~11_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~38_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~39_combout ;
wire \exe_stage|call_sub|y[3]~22_combout ;
wire \exe_stage|call_sub|y[3]~23_combout ;
wire \id_stage|forwarding_db|Mux28~12_combout ;
wire \id_stage|forwarding_db|Mux28~11_combout ;
wire \wb_stage|y[3]~28_combout ;
wire \id_stage|rf|register[2][3]~q ;
wire \id_stage|rf|register[3][3]~DUPLICATE_q ;
wire \id_stage|rf|register[6][3]~q ;
wire \id_stage|rf|register[5][3]~q ;
wire \id_stage|rf|register[4][3]~q ;
wire \id_stage|rf|register[7][3]~q ;
wire \id_stage|forwarding_db|Mux28~5_combout ;
wire \id_stage|rf|register[1][3]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux28~6_combout ;
wire \id_stage|rf|register[13][3]~q ;
wire \id_stage|rf|register[14][3]~q ;
wire \id_stage|rf|register[15][3]~q ;
wire \id_stage|rf|register[12][3]~q ;
wire \id_stage|forwarding_db|Mux28~8_combout ;
wire \id_stage|rf|register[11][3]~q ;
wire \id_stage|rf|register[10][3]~q ;
wire \id_stage|rf|register[8][3]~q ;
wire \id_stage|rf|register[9][3]~q ;
wire \id_stage|forwarding_db|Mux28~7_combout ;
wire \id_stage|rf|register[18][3]~q ;
wire \id_stage|rf|register[30][3]~DUPLICATE_q ;
wire \id_stage|rf|register[22][3]~q ;
wire \id_stage|rf|register[26][3]~q ;
wire \id_stage|forwarding_db|Mux28~2_combout ;
wire \id_stage|rf|register[16][3]~q ;
wire \id_stage|rf|register[28][3]~feeder_combout ;
wire \id_stage|rf|register[28][3]~q ;
wire \id_stage|rf|register[24][3]~q ;
wire \id_stage|rf|register[20][3]~q ;
wire \id_stage|forwarding_db|Mux28~0_combout ;
wire \id_stage|rf|register[25][3]~DUPLICATE_q ;
wire \id_stage|rf|register[21][3]~q ;
wire \id_stage|rf|register[17][3]~q ;
wire \id_stage|rf|register[29][3]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux28~1_combout ;
wire \id_stage|rf|register[27][3]~q ;
wire \id_stage|rf|register[31][3]~DUPLICATE_q ;
wire \id_stage|rf|register[19][3]~DUPLICATE_q ;
wire \id_stage|rf|register[23][3]~q ;
wire \id_stage|forwarding_db|Mux28~3_combout ;
wire \id_stage|forwarding_db|Mux28~4_combout ;
wire \id_stage|forwarding_db|Mux28~9_combout ;
wire \id_stage|forwarding_db|Mux28~10_combout ;
wire \exe_stage|alu_b|y[3]~17_combout ;
wire \exe_stage|alu_b|y[2]~3_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout ;
wire \exe_stage|call_sub|y[11]~82_combout ;
wire \exe_stage|call_sub|y[11]~83_combout ;
wire \id_stage|forwarding_da|Mux20~11_combout ;
wire \exe_stage|call_sub|y[11]~84_combout ;
wire \em_reg|malu[11]~feeder_combout ;
wire \wb_stage|y[11]~25_combout ;
wire \id_stage|rf|register[14][11]~q ;
wire \id_stage|rf|register[15][11]~q ;
wire \id_stage|rf|register[13][11]~q ;
wire \id_stage|rf|register[12][11]~q ;
wire \id_stage|forwarding_da|Mux20~8_combout ;
wire \id_stage|rf|register[1][11]~q ;
wire \id_stage|rf|register[3][11]~q ;
wire \id_stage|rf|register[2][11]~feeder_combout ;
wire \id_stage|rf|register[2][11]~q ;
wire \id_stage|rf|register[7][11]~q ;
wire \id_stage|rf|register[5][11]~DUPLICATE_q ;
wire \id_stage|rf|register[6][11]~q ;
wire \id_stage|rf|register[4][11]~q ;
wire \id_stage|forwarding_da|Mux20~5_combout ;
wire \id_stage|forwarding_da|Mux20~6_combout ;
wire \id_stage|rf|register[27][11]~feeder_combout ;
wire \id_stage|rf|register[27][11]~q ;
wire \id_stage|rf|register[23][11]~q ;
wire \id_stage|rf|register[19][11]~feeder_combout ;
wire \id_stage|rf|register[19][11]~q ;
wire \id_stage|rf|register[31][11]~q ;
wire \id_stage|forwarding_da|Mux20~3_combout ;
wire \id_stage|rf|register[30][11]~q ;
wire \id_stage|rf|register[26][11]~q ;
wire \id_stage|rf|register[22][11]~q ;
wire \id_stage|rf|register[18][11]~q ;
wire \id_stage|forwarding_da|Mux20~2_combout ;
wire \id_stage|rf|register[17][11]~q ;
wire \id_stage|rf|register[25][11]~q ;
wire \id_stage|rf|register[29][11]~q ;
wire \id_stage|rf|register[21][11]~q ;
wire \id_stage|forwarding_da|Mux20~1_combout ;
wire \id_stage|rf|register[24][11]~q ;
wire \id_stage|rf|register[28][11]~q ;
wire \id_stage|rf|register[16][11]~q ;
wire \id_stage|rf|register[20][11]~q ;
wire \id_stage|forwarding_da|Mux20~0_combout ;
wire \id_stage|forwarding_da|Mux20~4_combout ;
wire \id_stage|rf|register[11][11]~q ;
wire \id_stage|rf|register[10][11]~q ;
wire \id_stage|rf|register[8][11]~q ;
wire \id_stage|rf|register[9][11]~feeder_combout ;
wire \id_stage|rf|register[9][11]~q ;
wire \id_stage|forwarding_da|Mux20~7_combout ;
wire \id_stage|forwarding_da|Mux20~9_combout ;
wire \id_stage|forwarding_da|Mux20~12_combout ;
wire \id_stage|forwarding_da|Mux20~10_combout ;
wire \exe_stage|call_sub|y[10]~77_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ;
wire \exe_stage|call_sub|y[10]~78_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~34 ;
wire \exe_stage|agorithm_logic_unit|Add0~38 ;
wire \exe_stage|agorithm_logic_unit|Add0~41_sumout ;
wire \id_stage|forwarding_da|Mux21~11_combout ;
wire \wb_stage|y[10]~29_combout ;
wire \id_stage|rf|register[13][10]~q ;
wire \id_stage|rf|register[14][10]~q ;
wire \id_stage|rf|register[15][10]~q ;
wire \id_stage|rf|register[12][10]~q ;
wire \id_stage|forwarding_da|Mux21~8_combout ;
wire \id_stage|rf|register[3][10]~DUPLICATE_q ;
wire \id_stage|rf|register[1][10]~q ;
wire \id_stage|rf|register[6][10]~q ;
wire \id_stage|rf|register[4][10]~q ;
wire \id_stage|rf|register[5][10]~q ;
wire \id_stage|rf|register[7][10]~q ;
wire \id_stage|forwarding_da|Mux21~5_combout ;
wire \id_stage|rf|register[2][10]~q ;
wire \id_stage|forwarding_da|Mux21~6_combout ;
wire \id_stage|rf|register[9][10]~feeder_combout ;
wire \id_stage|rf|register[9][10]~q ;
wire \id_stage|rf|register[11][10]~q ;
wire \id_stage|rf|register[10][10]~q ;
wire \id_stage|rf|register[8][10]~q ;
wire \id_stage|forwarding_da|Mux21~7_combout ;
wire \id_stage|rf|register[31][10]~DUPLICATE_q ;
wire \id_stage|rf|register[19][10]~q ;
wire \id_stage|rf|register[27][10]~q ;
wire \id_stage|rf|register[23][10]~q ;
wire \id_stage|forwarding_da|Mux21~3_combout ;
wire \id_stage|rf|register[20][10]~feeder_combout ;
wire \id_stage|rf|register[20][10]~q ;
wire \id_stage|rf|register[24][10]~q ;
wire \id_stage|rf|register[28][10]~q ;
wire \id_stage|rf|register[16][10]~feeder_combout ;
wire \id_stage|rf|register[16][10]~q ;
wire \id_stage|forwarding_da|Mux21~0_combout ;
wire \id_stage|rf|register[29][10]~q ;
wire \id_stage|rf|register[25][10]~q ;
wire \id_stage|rf|register[17][10]~q ;
wire \id_stage|rf|register[21][10]~q ;
wire \id_stage|forwarding_da|Mux21~1_combout ;
wire \id_stage|rf|register[22][10]~q ;
wire \id_stage|rf|register[30][10]~q ;
wire \id_stage|rf|register[26][10]~feeder_combout ;
wire \id_stage|rf|register[26][10]~q ;
wire \id_stage|rf|register[18][10]~feeder_combout ;
wire \id_stage|rf|register[18][10]~q ;
wire \id_stage|forwarding_da|Mux21~2_combout ;
wire \id_stage|forwarding_da|Mux21~4_combout ;
wire \id_stage|forwarding_da|Mux21~9_combout ;
wire \id_stage|forwarding_da|Mux21~12_combout ;
wire \id_stage|forwarding_da|Mux21~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~42 ;
wire \exe_stage|agorithm_logic_unit|Add0~45_sumout ;
wire \id_stage|forwarding_db|Mux20~11_combout ;
wire \id_stage|forwarding_db|Mux20~8_combout ;
wire \id_stage|rf|register[5][11]~q ;
wire \id_stage|forwarding_db|Mux20~5_combout ;
wire \id_stage|forwarding_db|Mux20~6_combout ;
wire \id_stage|forwarding_db|Mux20~7_combout ;
wire \id_stage|forwarding_db|Mux20~3_combout ;
wire \id_stage|forwarding_db|Mux20~2_combout ;
wire \id_stage|rf|register[28][11]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux20~0_combout ;
wire \id_stage|forwarding_db|Mux20~1_combout ;
wire \id_stage|forwarding_db|Mux20~4_combout ;
wire \id_stage|forwarding_db|Mux20~9_combout ;
wire \id_stage|forwarding_db|Mux20~12_combout ;
wire \id_stage|forwarding_db|Mux20~10_combout ;
wire \exe_stage|alu_b|y[11]~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout ;
wire \exe_stage|call_sub|y[17]~101_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout ;
wire \exe_stage|call_sub|y[22]~131_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ;
wire \exe_stage|call_sub|y[17]~98_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~49_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~48_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~50_combout ;
wire \exe_stage|call_sub|y[17]~99_combout ;
wire \exe_stage|call_sub|y[22]~130_combout ;
wire \exe_stage|call_sub|y[22]~132_combout ;
wire \exe_stage|call_sub|y[22]~134_combout ;
wire \id_stage|forwarding_db|Mux9~11_combout ;
wire \id_stage|forwarding_db|Mux9~8_combout ;
wire \id_stage|forwarding_db|Mux9~2_combout ;
wire \id_stage|rf|register[29][22]~q ;
wire \id_stage|rf|register[21][22]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux9~1_combout ;
wire \id_stage|rf|register[23][22]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux9~3_combout ;
wire \id_stage|forwarding_db|Mux9~0_combout ;
wire \id_stage|forwarding_db|Mux9~4_combout ;
wire \id_stage|rf|register[1][22]~q ;
wire \id_stage|rf|register[6][22]~q ;
wire \id_stage|rf|register[5][22]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux9~5_combout ;
wire \id_stage|forwarding_db|Mux9~6_combout ;
wire \id_stage|rf|register[9][22]~q ;
wire \id_stage|rf|register[10][22]~q ;
wire \id_stage|forwarding_db|Mux9~7_combout ;
wire \id_stage|forwarding_db|Mux9~9_combout ;
wire \id_stage|forwarding_db|Mux9~10_combout ;
wire \id_stage|forwarding_db|Mux9~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ;
wire \exe_stage|call_sub|y[14]~193_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~6_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ;
wire \exe_stage|call_sub|y[12]~192_combout ;
wire \exe_stage|call_sub|y[12]~191_combout ;
wire \exe_stage|call_sub|y[12]~87_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~46 ;
wire \exe_stage|agorithm_logic_unit|Add0~49_sumout ;
wire \exe_stage|call_sub|y[12]~85_combout ;
wire \id_stage|forwarding_da|Mux19~12_combout ;
wire \wb_stage|y[12]~26_combout ;
wire \id_stage|rf|register[13][12]~q ;
wire \id_stage|rf|register[12][12]~q ;
wire \id_stage|rf|register[15][12]~q ;
wire \id_stage|rf|register[14][12]~q ;
wire \id_stage|forwarding_da|Mux19~8_combout ;
wire \id_stage|rf|register[8][12]~q ;
wire \id_stage|rf|register[11][12]~q ;
wire \id_stage|rf|register[10][12]~q ;
wire \id_stage|rf|register[9][12]~feeder_combout ;
wire \id_stage|rf|register[9][12]~q ;
wire \id_stage|forwarding_da|Mux19~7_combout ;
wire \id_stage|rf|register[3][12]~q ;
wire \id_stage|rf|register[2][12]~q ;
wire \id_stage|rf|register[1][12]~feeder_combout ;
wire \id_stage|rf|register[1][12]~q ;
wire \id_stage|rf|register[4][12]~q ;
wire \id_stage|rf|register[7][12]~q ;
wire \id_stage|rf|register[5][12]~q ;
wire \id_stage|rf|register[6][12]~q ;
wire \id_stage|forwarding_da|Mux19~5_combout ;
wire \id_stage|forwarding_da|Mux19~6_combout ;
wire \id_stage|rf|register[24][12]~q ;
wire \id_stage|rf|register[28][12]~q ;
wire \id_stage|rf|register[16][12]~q ;
wire \id_stage|rf|register[20][12]~feeder_combout ;
wire \id_stage|rf|register[20][12]~q ;
wire \id_stage|forwarding_da|Mux19~0_combout ;
wire \id_stage|rf|register[27][12]~feeder_combout ;
wire \id_stage|rf|register[27][12]~q ;
wire \id_stage|rf|register[23][12]~q ;
wire \id_stage|rf|register[31][12]~q ;
wire \id_stage|rf|register[19][12]~feeder_combout ;
wire \id_stage|rf|register[19][12]~q ;
wire \id_stage|forwarding_da|Mux19~3_combout ;
wire \id_stage|rf|register[30][12]~q ;
wire \id_stage|rf|register[22][12]~q ;
wire \id_stage|rf|register[26][12]~feeder_combout ;
wire \id_stage|rf|register[26][12]~q ;
wire \id_stage|rf|register[18][12]~q ;
wire \id_stage|forwarding_da|Mux19~2_combout ;
wire \id_stage|rf|register[25][12]~q ;
wire \id_stage|rf|register[29][12]~q ;
wire \id_stage|rf|register[17][12]~q ;
wire \id_stage|rf|register[21][12]~feeder_combout ;
wire \id_stage|rf|register[21][12]~q ;
wire \id_stage|forwarding_da|Mux19~1_combout ;
wire \id_stage|forwarding_da|Mux19~4_combout ;
wire \id_stage|forwarding_da|Mux19~9_combout ;
wire \id_stage|forwarding_da|Mux19~11_combout ;
wire \id_stage|forwarding_da|Mux19~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~50 ;
wire \exe_stage|agorithm_logic_unit|Add0~54 ;
wire \exe_stage|agorithm_logic_unit|Add0~57_sumout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout ;
wire \exe_stage|call_sub|y[14]~194_combout ;
wire \exe_stage|call_sub|y[14]~97_combout ;
wire \id_stage|rf|register[8][14]~q ;
wire \id_stage|rf|register[10][14]~q ;
wire \id_stage|forwarding_db|Mux17~15_combout ;
wire \id_stage|forwarding_db|Mux17~10_combout ;
wire \id_stage|forwarding_db|Mux17~11_combout ;
wire \id_stage|rf|register[25][14]~DUPLICATE_q ;
wire \id_stage|rf|register[21][14]~q ;
wire \id_stage|forwarding_db|Mux17~9_combout ;
wire \id_stage|rf|register[16][14]~DUPLICATE_q ;
wire \id_stage|rf|register[24][14]~q ;
wire \id_stage|rf|register[20][14]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux17~8_combout ;
wire \id_stage|forwarding_db|Mux17~12_combout ;
wire \id_stage|rf|register[3][14]~q ;
wire \id_stage|forwarding_db|Mux17~13_combout ;
wire \id_stage|forwarding_db|Mux17~14_combout ;
wire \id_stage|forwarding_db|Mux17~16_combout ;
wire \id_stage|forwarding_db|Mux17~18_combout ;
wire \id_stage|forwarding_db|Mux17~19_combout ;
wire \id_stage|forwarding_db|Mux17~17_combout ;
wire \exe_stage|alu_b|y[14]~4_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~25_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~3_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~4_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~58 ;
wire \exe_stage|agorithm_logic_unit|Add0~61_sumout ;
wire \exe_stage|agorithm_logic_unit|Mux16~6_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~5_combout ;
wire \id_stage|forwarding_db|Mux16~0_combout ;
wire \id_stage|forwarding_db|Mux16~8_combout ;
wire \id_stage|forwarding_db|Mux16~9_combout ;
wire \id_stage|rf|register[5][15]~DUPLICATE_q ;
wire \id_stage|rf|register[7][15]~DUPLICATE_q ;
wire \id_stage|rf|register[6][15]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux16~6_combout ;
wire \id_stage|forwarding_db|Mux16~7_combout ;
wire \id_stage|forwarding_db|Mux16~3_combout ;
wire \id_stage|forwarding_db|Mux16~4_combout ;
wire \id_stage|forwarding_db|Mux16~2_combout ;
wire \id_stage|forwarding_db|Mux16~1_combout ;
wire \id_stage|forwarding_db|Mux16~5_combout ;
wire \id_stage|forwarding_db|Mux16~10_combout ;
wire \id_stage|forwarding_db|Mux16~11_combout ;
wire \id_stage|forwarding_db|Mux16~12_combout ;
wire \mem_stage|datain[15]~23_combout ;
wire \mem_stage|mem_out_mux|y[14]~18_combout ;
wire \mem_stage|datain[14]~22_combout ;
wire \exe_stage|alu_b|y[16]~12_combout ;
wire \id_stage|rf|register[11][16]~q ;
wire \id_stage|rf|register[10][16]~feeder_combout ;
wire \id_stage|rf|register[10][16]~q ;
wire \id_stage|rf|register[9][16]~q ;
wire \id_stage|rf|register[8][16]~q ;
wire \id_stage|forwarding_da|Mux15~7_combout ;
wire \id_stage|rf|register[15][16]~q ;
wire \id_stage|rf|register[14][16]~q ;
wire \id_stage|rf|register[12][16]~q ;
wire \id_stage|forwarding_da|Mux15~8_combout ;
wire \id_stage|rf|register[30][16]~q ;
wire \id_stage|rf|register[26][16]~q ;
wire \id_stage|rf|register[22][16]~q ;
wire \id_stage|rf|register[18][16]~feeder_combout ;
wire \id_stage|rf|register[18][16]~q ;
wire \id_stage|forwarding_da|Mux15~2_combout ;
wire \id_stage|rf|register[16][16]~feeder_combout ;
wire \id_stage|rf|register[16][16]~q ;
wire \id_stage|rf|register[24][16]~q ;
wire \id_stage|rf|register[20][16]~q ;
wire \id_stage|rf|register[28][16]~feeder_combout ;
wire \id_stage|rf|register[28][16]~q ;
wire \id_stage|forwarding_da|Mux15~0_combout ;
wire \id_stage|rf|register[29][16]~q ;
wire \id_stage|rf|register[25][16]~q ;
wire \id_stage|rf|register[17][16]~q ;
wire \id_stage|rf|register[21][16]~feeder_combout ;
wire \id_stage|rf|register[21][16]~q ;
wire \id_stage|forwarding_da|Mux15~1_combout ;
wire \id_stage|rf|register[31][16]~q ;
wire \id_stage|rf|register[23][16]~q ;
wire \id_stage|rf|register[27][16]~q ;
wire \id_stage|rf|register[19][16]~feeder_combout ;
wire \id_stage|rf|register[19][16]~q ;
wire \id_stage|forwarding_da|Mux15~3_combout ;
wire \id_stage|forwarding_da|Mux15~4_combout ;
wire \id_stage|rf|register[2][16]~feeder_combout ;
wire \id_stage|rf|register[2][16]~q ;
wire \id_stage|rf|register[3][16]~DUPLICATE_q ;
wire \id_stage|rf|register[1][16]~DUPLICATE_q ;
wire \id_stage|rf|register[6][16]~q ;
wire \id_stage|rf|register[5][16]~q ;
wire \id_stage|rf|register[7][16]~q ;
wire \id_stage|rf|register[4][16]~q ;
wire \id_stage|forwarding_da|Mux15~5_combout ;
wire \id_stage|forwarding_da|Mux15~6_combout ;
wire \id_stage|forwarding_da|Mux15~11_combout ;
wire \id_stage|forwarding_da|Mux15~12_combout ;
wire \id_stage|forwarding_da|Mux15~9_combout ;
wire \id_stage|forwarding_da|Mux15~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~68_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~69_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~44_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~72_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~73_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~74_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~75_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~76_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~77_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~70_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~71_combout ;
wire \exe_stage|agorithm_logic_unit|Mux15~3_combout ;
wire \exe_stage|agorithm_logic_unit|Mux15~0_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~62 ;
wire \exe_stage|agorithm_logic_unit|Add0~65_sumout ;
wire \exe_stage|agorithm_logic_unit|Mux15~1_combout ;
wire \exe_stage|agorithm_logic_unit|Mux15~2_combout ;
wire \mw_reg|walu[16]~feeder_combout ;
wire \wb_stage|y[16]~20_combout ;
wire \id_stage|rf|register[13][16]~q ;
wire \id_stage|forwarding_db|Mux15~9_combout ;
wire \id_stage|rf|register[9][16]~DUPLICATE_q ;
wire \id_stage|rf|register[10][16]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux15~8_combout ;
wire \id_stage|forwarding_db|Mux15~1_combout ;
wire \id_stage|forwarding_db|Mux15~3_combout ;
wire \id_stage|forwarding_db|Mux15~2_combout ;
wire \id_stage|forwarding_db|Mux15~4_combout ;
wire \id_stage|forwarding_db|Mux15~5_combout ;
wire \id_stage|rf|register[1][16]~q ;
wire \id_stage|rf|register[4][16]~DUPLICATE_q ;
wire \id_stage|rf|register[5][16]~DUPLICATE_q ;
wire \id_stage|rf|register[6][16]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux15~6_combout ;
wire \id_stage|rf|register[3][16]~q ;
wire \id_stage|forwarding_db|Mux15~7_combout ;
wire \id_stage|forwarding_db|Mux15~10_combout ;
wire \id_stage|forwarding_db|Mux15~11_combout ;
wire \id_stage|forwarding_db|Mux15~0_combout ;
wire \id_stage|forwarding_db|Mux15~12_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~66 ;
wire \exe_stage|agorithm_logic_unit|Add0~79_sumout ;
wire \exe_stage|call_sub|y[17]~106_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~17_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~18_combout ;
wire \exe_stage|call_sub|y[17]~100_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ;
wire \exe_stage|call_sub|y[17]~103_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout ;
wire \exe_stage|call_sub|y[17]~104_combout ;
wire \exe_stage|call_sub|y[17]~195_combout ;
wire \exe_stage|call_sub|y[17]~107_combout ;
wire \id_stage|forwarding_da|Mux14~11_combout ;
wire \id_stage|forwarding_da|Mux14~10_combout ;
wire \id_stage|forwarding_da|Mux14~7_combout ;
wire \id_stage|forwarding_da|Mux14~8_combout ;
wire \id_stage|rf|register[2][17]~DUPLICATE_q ;
wire \id_stage|rf|register[1][17]~q ;
wire \id_stage|rf|register[7][17]~q ;
wire \id_stage|rf|register[4][17]~DUPLICATE_q ;
wire \id_stage|rf|register[5][17]~q ;
wire \id_stage|forwarding_da|Mux14~5_combout ;
wire \id_stage|forwarding_da|Mux14~6_combout ;
wire \id_stage|rf|register[21][17]~q ;
wire \id_stage|forwarding_da|Mux14~1_combout ;
wire \id_stage|rf|register[30][17]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux14~2_combout ;
wire \id_stage|forwarding_da|Mux14~3_combout ;
wire \id_stage|forwarding_da|Mux14~0_combout ;
wire \id_stage|forwarding_da|Mux14~4_combout ;
wire \id_stage|forwarding_da|Mux14~9_combout ;
wire \id_stage|forwarding_da|Mux14~12_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~80 ;
wire \exe_stage|agorithm_logic_unit|Add0~83_sumout ;
wire \exe_stage|call_sub|y[18]~112_combout ;
wire \exe_stage|agorithm_logic_unit|s~1_combout ;
wire \exe_stage|call_sub|y[18]~109_combout ;
wire \exe_stage|call_sub|y[18]~110_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~27_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~28_combout ;
wire \exe_stage|call_sub|y[18]~108_combout ;
wire \exe_stage|call_sub|y[18]~111_combout ;
wire \exe_stage|call_sub|y[18]~113_combout ;
wire \id_stage|forwarding_da|Mux13~11_combout ;
wire \id_stage|rf|register[11][18]~DUPLICATE_q ;
wire \id_stage|rf|register[8][18]~q ;
wire \id_stage|rf|register[10][18]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux13~7_combout ;
wire \id_stage|rf|register[2][18]~q ;
wire \id_stage|forwarding_da|Mux13~5_combout ;
wire \id_stage|forwarding_da|Mux13~6_combout ;
wire \id_stage|rf|register[17][18]~q ;
wire \id_stage|forwarding_da|Mux13~1_combout ;
wire \id_stage|forwarding_da|Mux13~3_combout ;
wire \id_stage|rf|register[16][18]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux13~0_combout ;
wire \id_stage|forwarding_da|Mux13~2_combout ;
wire \id_stage|forwarding_da|Mux13~4_combout ;
wire \id_stage|rf|register[15][18]~q ;
wire \id_stage|rf|register[14][18]~q ;
wire \id_stage|forwarding_da|Mux13~8_combout ;
wire \id_stage|forwarding_da|Mux13~9_combout ;
wire \id_stage|forwarding_da|Mux13~10_combout ;
wire \id_stage|forwarding_da|Mux13~12_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~84 ;
wire \exe_stage|agorithm_logic_unit|Add0~88 ;
wire \exe_stage|agorithm_logic_unit|Add0~91_sumout ;
wire \exe_stage|agorithm_logic_unit|s~3_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout ;
wire \exe_stage|call_sub|y[20]~121_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~41_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~43_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~27_combout ;
wire \exe_stage|call_sub|y[20]~120_combout ;
wire \exe_stage|call_sub|y[20]~122_combout ;
wire \exe_stage|call_sub|y[20]~124_combout ;
wire \id_stage|forwarding_db|Mux11~11_combout ;
wire \id_stage|forwarding_db|Mux11~10_combout ;
wire \id_stage|forwarding_db|Mux11~8_combout ;
wire \id_stage|forwarding_db|Mux11~2_combout ;
wire \id_stage|rf|register[21][20]~DUPLICATE_q ;
wire \id_stage|rf|register[29][20]~q ;
wire \id_stage|rf|register[17][20]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux11~1_combout ;
wire \id_stage|forwarding_db|Mux11~0_combout ;
wire \id_stage|rf|register[31][20]~q ;
wire \id_stage|forwarding_db|Mux11~3_combout ;
wire \id_stage|forwarding_db|Mux11~4_combout ;
wire \id_stage|rf|register[11][20]~q ;
wire \id_stage|forwarding_db|Mux11~7_combout ;
wire \id_stage|rf|register[3][20]~q ;
wire \id_stage|rf|register[4][20]~DUPLICATE_q ;
wire \id_stage|rf|register[7][20]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux11~5_combout ;
wire \id_stage|forwarding_db|Mux11~6_combout ;
wire \id_stage|forwarding_db|Mux11~9_combout ;
wire \id_stage|forwarding_db|Mux11~12_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~92 ;
wire \exe_stage|agorithm_logic_unit|Add0~95_sumout ;
wire \exe_stage|agorithm_logic_unit|s~4_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~14_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~45_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~46_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ;
wire \exe_stage|call_sub|y[21]~125_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout ;
wire \exe_stage|call_sub|y[21]~126_combout ;
wire \exe_stage|call_sub|y[21]~127_combout ;
wire \exe_stage|call_sub|y[21]~129_combout ;
wire \id_stage|forwarding_db|Mux10~11_combout ;
wire \id_stage|forwarding_db|Mux10~10_combout ;
wire \id_stage|forwarding_db|Mux10~7_combout ;
wire \id_stage|forwarding_db|Mux10~8_combout ;
wire \id_stage|rf|register[6][21]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux10~5_combout ;
wire \id_stage|forwarding_db|Mux10~6_combout ;
wire \id_stage|forwarding_db|Mux10~1_combout ;
wire \id_stage|rf|register[30][21]~q ;
wire \id_stage|forwarding_db|Mux10~2_combout ;
wire \id_stage|rf|register[16][21]~q ;
wire \id_stage|rf|register[20][21]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux10~0_combout ;
wire \id_stage|rf|register[19][21]~q ;
wire \id_stage|rf|register[31][21]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux10~3_combout ;
wire \id_stage|forwarding_db|Mux10~4_combout ;
wire \id_stage|forwarding_db|Mux10~9_combout ;
wire \id_stage|forwarding_db|Mux10~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~58_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~59_combout ;
wire \exe_stage|call_sub|y[13]~90_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~8_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~15_combout ;
wire \exe_stage|call_sub|y[13]~91_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~53_sumout ;
wire \id_stage|forwarding_da|Mux18~11_combout ;
wire \exe_stage|call_sub|y[13]~94_combout ;
wire \mem_stage|mem_out_mux|y[13]~25_combout ;
wire \wb_stage|y[13]~27_combout ;
wire \id_stage|rf|register[13][13]~q ;
wire \id_stage|rf|register[14][13]~q ;
wire \id_stage|rf|register[12][13]~q ;
wire \id_stage|rf|register[15][13]~q ;
wire \id_stage|forwarding_da|Mux18~8_combout ;
wire \id_stage|rf|register[11][13]~q ;
wire \id_stage|rf|register[9][13]~q ;
wire \id_stage|rf|register[10][13]~q ;
wire \id_stage|rf|register[8][13]~q ;
wire \id_stage|forwarding_da|Mux18~7_combout ;
wire \id_stage|rf|register[2][13]~q ;
wire \id_stage|rf|register[1][13]~feeder_combout ;
wire \id_stage|rf|register[1][13]~q ;
wire \id_stage|rf|register[3][13]~DUPLICATE_q ;
wire \id_stage|rf|register[7][13]~q ;
wire \id_stage|rf|register[5][13]~q ;
wire \id_stage|rf|register[6][13]~q ;
wire \id_stage|rf|register[4][13]~q ;
wire \id_stage|forwarding_da|Mux18~5_combout ;
wire \id_stage|forwarding_da|Mux18~6_combout ;
wire \id_stage|rf|register[19][13]~q ;
wire \id_stage|rf|register[31][13]~q ;
wire \id_stage|rf|register[27][13]~q ;
wire \id_stage|rf|register[23][13]~q ;
wire \id_stage|forwarding_da|Mux18~3_combout ;
wire \id_stage|rf|register[22][13]~q ;
wire \id_stage|rf|register[18][13]~q ;
wire \id_stage|rf|register[26][13]~q ;
wire \id_stage|rf|register[30][13]~q ;
wire \id_stage|forwarding_da|Mux18~2_combout ;
wire \id_stage|rf|register[29][13]~q ;
wire \id_stage|rf|register[25][13]~q ;
wire \id_stage|rf|register[17][13]~q ;
wire \id_stage|rf|register[21][13]~q ;
wire \id_stage|forwarding_da|Mux18~1_combout ;
wire \id_stage|rf|register[20][13]~q ;
wire \id_stage|rf|register[24][13]~q ;
wire \id_stage|rf|register[16][13]~q ;
wire \id_stage|rf|register[28][13]~feeder_combout ;
wire \id_stage|rf|register[28][13]~q ;
wire \id_stage|forwarding_da|Mux18~0_combout ;
wire \id_stage|forwarding_da|Mux18~4_combout ;
wire \id_stage|forwarding_da|Mux18~9_combout ;
wire \id_stage|forwarding_da|Mux18~12_combout ;
wire \id_stage|forwarding_da|Mux18~10_combout ;
wire \exe_stage|call_sub|y[13]~92_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout ;
wire \exe_stage|call_sub|y[13]~93_combout ;
wire \id_stage|forwarding_db|Mux18~11_combout ;
wire \id_stage|forwarding_db|Mux18~8_combout ;
wire \id_stage|rf|register[3][13]~q ;
wire \id_stage|forwarding_db|Mux18~5_combout ;
wire \id_stage|forwarding_db|Mux18~6_combout ;
wire \id_stage|forwarding_db|Mux18~7_combout ;
wire \id_stage|forwarding_db|Mux18~3_combout ;
wire \id_stage|forwarding_db|Mux18~2_combout ;
wire \id_stage|forwarding_db|Mux18~1_combout ;
wire \id_stage|forwarding_db|Mux18~0_combout ;
wire \id_stage|forwarding_db|Mux18~4_combout ;
wire \id_stage|forwarding_db|Mux18~9_combout ;
wire \id_stage|forwarding_db|Mux18~12_combout ;
wire \id_stage|forwarding_db|Mux18~10_combout ;
wire \em_reg|mb[13]~feeder_combout ;
wire \mem_stage|datain[13]~29_combout ;
wire \mem_stage|mem_out_mux|y[12]~24_combout ;
wire \mem_stage|datain[12]~28_combout ;
wire \mem_stage|mem_out_mux|y[11]~23_combout ;
wire \mem_stage|datain[11]~27_combout ;
wire \mem_stage|mem_out_mux|y[10]~27_combout ;
wire \mem_stage|datain[10]~30_combout ;
wire \mem_stage|mem_out_mux|y[9]~31_combout ;
wire \mem_stage|datain[9]~26_combout ;
wire \mem_stage|mem_out_mux|y[8]~29_combout ;
wire \mw_reg|wmo[8]~feeder_combout ;
wire \mem_stage|datain[8]~31_combout ;
wire \mem_stage|mem_out_mux|y[6]~17_combout ;
wire \mem_stage|datain[6]~6_combout ;
wire \mem_stage|mem_out_mux|y[5]~16_combout ;
wire \mem_stage|datain[5]~5_combout ;
wire \mem_stage|mem_out_mux|y[4]~15_combout ;
wire \mw_reg|wmo[4]~feeder_combout ;
wire \mem_stage|datain[4]~4_combout ;
wire \mem_stage|mem_out_mux|y[3]~26_combout ;
wire \mem_stage|datain[3]~3_combout ;
wire \mem_stage|mem_out_mux|y[19]~12_combout ;
wire \wb_stage|y[19]~12_combout ;
wire \id_stage|rf|register[9][19]~q ;
wire \id_stage|rf|register[11][19]~q ;
wire \id_stage|rf|register[10][19]~q ;
wire \id_stage|rf|register[8][19]~q ;
wire \id_stage|forwarding_da|Mux12~11_combout ;
wire \id_stage|rf|register[3][19]~q ;
wire \id_stage|rf|register[2][19]~q ;
wire \id_stage|rf|register[1][19]~q ;
wire \id_stage|rf|register[5][19]~q ;
wire \id_stage|rf|register[4][19]~q ;
wire \id_stage|rf|register[7][19]~q ;
wire \id_stage|rf|register[6][19]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux12~9_combout ;
wire \id_stage|forwarding_da|Mux12~10_combout ;
wire \id_stage|rf|register[14][19]~q ;
wire \id_stage|rf|register[13][19]~q ;
wire \id_stage|rf|register[15][19]~q ;
wire \id_stage|rf|register[12][19]~q ;
wire \id_stage|forwarding_da|Mux12~12_combout ;
wire \id_stage|rf|register[22][19]~q ;
wire \id_stage|rf|register[26][19]~q ;
wire \id_stage|rf|register[30][19]~q ;
wire \id_stage|rf|register[18][19]~feeder_combout ;
wire \id_stage|rf|register[18][19]~q ;
wire \id_stage|forwarding_da|Mux12~6_combout ;
wire \id_stage|rf|register[29][19]~q ;
wire \id_stage|rf|register[21][19]~q ;
wire \id_stage|rf|register[17][19]~q ;
wire \id_stage|rf|register[25][19]~q ;
wire \id_stage|forwarding_da|Mux12~5_combout ;
wire \id_stage|rf|register[27][19]~q ;
wire \id_stage|rf|register[31][19]~q ;
wire \id_stage|rf|register[19][19]~feeder_combout ;
wire \id_stage|rf|register[19][19]~q ;
wire \id_stage|rf|register[23][19]~q ;
wire \id_stage|forwarding_da|Mux12~7_combout ;
wire \id_stage|rf|register[28][19]~q ;
wire \id_stage|rf|register[24][19]~q ;
wire \id_stage|rf|register[16][19]~q ;
wire \id_stage|rf|register[20][19]~feeder_combout ;
wire \id_stage|rf|register[20][19]~q ;
wire \id_stage|forwarding_da|Mux12~4_combout ;
wire \id_stage|forwarding_da|Mux12~8_combout ;
wire \id_stage|forwarding_da|Mux12~13_combout ;
wire \id_stage|forwarding_da|Mux12~14_combout ;
wire \id_stage|forwarding_da|Mux12~16_combout ;
wire \exe_stage|call_sub|y[19]~118_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~87_sumout ;
wire \exe_stage|call_sub|y[19]~115_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout ;
wire \exe_stage|call_sub|y[19]~116_combout ;
wire \exe_stage|agorithm_logic_unit|s~2_combout ;
wire \exe_stage|call_sub|y[19]~114_combout ;
wire \exe_stage|call_sub|y[19]~117_combout ;
wire \exe_stage|call_sub|y[19]~119_combout ;
wire \id_stage|forwarding_db|Mux12~11_combout ;
wire \id_stage|forwarding_db|Mux12~10_combout ;
wire \id_stage|rf|register[6][19]~q ;
wire \id_stage|rf|register[7][19]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux12~5_combout ;
wire \id_stage|forwarding_db|Mux12~6_combout ;
wire \id_stage|forwarding_db|Mux12~7_combout ;
wire \id_stage|forwarding_db|Mux12~1_combout ;
wire \id_stage|forwarding_db|Mux12~2_combout ;
wire \id_stage|forwarding_db|Mux12~0_combout ;
wire \id_stage|forwarding_db|Mux12~3_combout ;
wire \id_stage|forwarding_db|Mux12~4_combout ;
wire \id_stage|forwarding_db|Mux12~8_combout ;
wire \id_stage|forwarding_db|Mux12~9_combout ;
wire \id_stage|forwarding_db|Mux12~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~19_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ;
wire \exe_stage|call_sub|y[6]~28_combout ;
wire \exe_stage|call_sub|y[6]~27_combout ;
wire \exe_stage|call_sub|y[6]~47_combout ;
wire \exe_stage|call_sub|y[6]~48_combout ;
wire \wb_stage|y[6]~17_combout ;
wire \id_stage|rf|register[15][6]~q ;
wire \id_stage|rf|register[13][6]~q ;
wire \id_stage|rf|register[12][6]~q ;
wire \id_stage|rf|register[14][6]~q ;
wire \id_stage|forwarding_da|Mux25~8_combout ;
wire \id_stage|rf|register[3][6]~q ;
wire \id_stage|rf|register[1][6]~q ;
wire \id_stage|rf|register[2][6]~q ;
wire \id_stage|rf|register[4][6]~feeder_combout ;
wire \id_stage|rf|register[4][6]~q ;
wire \id_stage|rf|register[5][6]~feeder_combout ;
wire \id_stage|rf|register[5][6]~q ;
wire \id_stage|rf|register[6][6]~q ;
wire \id_stage|rf|register[7][6]~q ;
wire \id_stage|forwarding_da|Mux25~5_combout ;
wire \id_stage|forwarding_da|Mux25~6_combout ;
wire \id_stage|rf|register[16][6]~q ;
wire \id_stage|rf|register[20][6]~q ;
wire \id_stage|rf|register[24][6]~q ;
wire \id_stage|rf|register[28][6]~q ;
wire \id_stage|forwarding_da|Mux25~0_combout ;
wire \id_stage|rf|register[17][6]~q ;
wire \id_stage|rf|register[25][6]~q ;
wire \id_stage|rf|register[29][6]~q ;
wire \id_stage|rf|register[21][6]~q ;
wire \id_stage|forwarding_da|Mux25~1_combout ;
wire \id_stage|rf|register[30][6]~q ;
wire \id_stage|rf|register[18][6]~q ;
wire \id_stage|rf|register[26][6]~q ;
wire \id_stage|rf|register[22][6]~q ;
wire \id_stage|forwarding_da|Mux25~2_combout ;
wire \id_stage|rf|register[23][6]~q ;
wire \id_stage|rf|register[19][6]~feeder_combout ;
wire \id_stage|rf|register[19][6]~DUPLICATE_q ;
wire \id_stage|rf|register[27][6]~DUPLICATE_q ;
wire \id_stage|rf|register[31][6]~feeder_combout ;
wire \id_stage|rf|register[31][6]~q ;
wire \id_stage|forwarding_da|Mux25~3_combout ;
wire \id_stage|forwarding_da|Mux25~4_combout ;
wire \id_stage|rf|register[8][6]~q ;
wire \id_stage|rf|register[11][6]~q ;
wire \id_stage|rf|register[9][6]~q ;
wire \id_stage|rf|register[10][6]~q ;
wire \id_stage|forwarding_da|Mux25~7_combout ;
wire \id_stage|forwarding_da|Mux25~9_combout ;
wire \id_stage|forwarding_da|Mux25~11_combout ;
wire \id_stage|forwarding_da|Mux25~12_combout ;
wire \id_stage|forwarding_da|Mux25~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~14 ;
wire \exe_stage|agorithm_logic_unit|Add0~18 ;
wire \exe_stage|agorithm_logic_unit|Add0~22 ;
wire \exe_stage|agorithm_logic_unit|Add0~25_sumout ;
wire \exe_stage|call_sub|y[6]~50_combout ;
wire \id_stage|forwarding_db|Mux25~0_combout ;
wire \id_stage|forwarding_db|Mux25~1_combout ;
wire \id_stage|rf|register[19][6]~q ;
wire \id_stage|rf|register[27][6]~q ;
wire \id_stage|forwarding_db|Mux25~3_combout ;
wire \id_stage|forwarding_db|Mux25~2_combout ;
wire \id_stage|forwarding_db|Mux25~4_combout ;
wire \id_stage|forwarding_db|Mux25~8_combout ;
wire \id_stage|rf|register[3][6]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux25~5_combout ;
wire \id_stage|forwarding_db|Mux25~6_combout ;
wire \id_stage|forwarding_db|Mux25~7_combout ;
wire \id_stage|forwarding_db|Mux25~9_combout ;
wire \id_stage|forwarding_db|Mux25~11_combout ;
wire \id_stage|forwarding_db|Mux25~12_combout ;
wire \id_stage|forwarding_db|Mux25~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~26 ;
wire \exe_stage|agorithm_logic_unit|Add0~29_sumout ;
wire \exe_stage|call_sub|y[7]~55_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~21_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~52_combout ;
wire \exe_stage|call_sub|y[7]~52_combout ;
wire \exe_stage|call_sub|y[7]~53_combout ;
wire \id_stage|forwarding_db|Mux24~11_combout ;
wire \wb_stage|y[7]~23_combout ;
wire \id_stage|rf|register[15][7]~q ;
wire \id_stage|rf|register[13][7]~q ;
wire \id_stage|rf|register[14][7]~q ;
wire \id_stage|rf|register[12][7]~q ;
wire \id_stage|forwarding_db|Mux24~8_combout ;
wire \id_stage|rf|register[1][7]~q ;
wire \id_stage|rf|register[2][7]~q ;
wire \id_stage|rf|register[6][7]~q ;
wire \id_stage|rf|register[7][7]~q ;
wire \id_stage|rf|register[5][7]~feeder_combout ;
wire \id_stage|rf|register[5][7]~q ;
wire \id_stage|rf|register[4][7]~feeder_combout ;
wire \id_stage|rf|register[4][7]~q ;
wire \id_stage|forwarding_db|Mux24~5_combout ;
wire \id_stage|rf|register[3][7]~q ;
wire \id_stage|forwarding_db|Mux24~6_combout ;
wire \id_stage|rf|register[10][7]~DUPLICATE_q ;
wire \id_stage|rf|register[9][7]~feeder_combout ;
wire \id_stage|rf|register[9][7]~DUPLICATE_q ;
wire \id_stage|rf|register[8][7]~feeder_combout ;
wire \id_stage|rf|register[8][7]~q ;
wire \id_stage|rf|register[11][7]~q ;
wire \id_stage|forwarding_db|Mux24~7_combout ;
wire \id_stage|rf|register[21][7]~q ;
wire \id_stage|rf|register[25][7]~q ;
wire \id_stage|rf|register[29][7]~q ;
wire \id_stage|rf|register[17][7]~q ;
wire \id_stage|forwarding_db|Mux24~1_combout ;
wire \id_stage|rf|register[30][7]~q ;
wire \id_stage|rf|register[22][7]~q ;
wire \id_stage|rf|register[26][7]~q ;
wire \id_stage|rf|register[18][7]~feeder_combout ;
wire \id_stage|rf|register[18][7]~q ;
wire \id_stage|forwarding_db|Mux24~2_combout ;
wire \id_stage|rf|register[27][7]~q ;
wire \id_stage|rf|register[31][7]~q ;
wire \id_stage|rf|register[19][7]~q ;
wire \id_stage|rf|register[23][7]~q ;
wire \id_stage|forwarding_db|Mux24~3_combout ;
wire \id_stage|rf|register[28][7]~q ;
wire \id_stage|rf|register[24][7]~q ;
wire \id_stage|rf|register[16][7]~q ;
wire \id_stage|rf|register[20][7]~feeder_combout ;
wire \id_stage|rf|register[20][7]~q ;
wire \id_stage|forwarding_db|Mux24~0_combout ;
wire \id_stage|forwarding_db|Mux24~4_combout ;
wire \id_stage|forwarding_db|Mux24~9_combout ;
wire \id_stage|forwarding_db|Mux24~12_combout ;
wire \id_stage|forwarding_db|Mux24~10_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~30 ;
wire \exe_stage|agorithm_logic_unit|Add0~33_sumout ;
wire \exe_stage|call_sub|y[8]~67_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout ;
wire \exe_stage|call_sub|y[8]~65_combout ;
wire \exe_stage|call_sub|y[8]~60_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~7_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~22_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ;
wire \exe_stage|call_sub|y[8]~59_combout ;
wire \exe_stage|call_sub|y[8]~62_combout ;
wire \id_stage|forwarding_da|Mux23~12_combout ;
wire \wb_stage|y[8]~31_combout ;
wire \id_stage|rf|register[13][8]~q ;
wire \id_stage|rf|register[15][8]~feeder_combout ;
wire \id_stage|rf|register[15][8]~q ;
wire \id_stage|rf|register[14][8]~q ;
wire \id_stage|rf|register[12][8]~q ;
wire \id_stage|forwarding_da|Mux23~8_combout ;
wire \id_stage|rf|register[11][8]~q ;
wire \id_stage|rf|register[10][8]~q ;
wire \id_stage|rf|register[8][8]~feeder_combout ;
wire \id_stage|rf|register[8][8]~q ;
wire \id_stage|rf|register[9][8]~q ;
wire \id_stage|forwarding_da|Mux23~7_combout ;
wire \id_stage|rf|register[2][8]~q ;
wire \id_stage|rf|register[3][8]~q ;
wire \id_stage|rf|register[1][8]~q ;
wire \id_stage|rf|register[6][8]~q ;
wire \id_stage|rf|register[5][8]~q ;
wire \id_stage|rf|register[4][8]~q ;
wire \id_stage|rf|register[7][8]~q ;
wire \id_stage|forwarding_da|Mux23~5_combout ;
wire \id_stage|forwarding_da|Mux23~6_combout ;
wire \id_stage|rf|register[31][8]~q ;
wire \id_stage|rf|register[19][8]~feeder_combout ;
wire \id_stage|rf|register[19][8]~q ;
wire \id_stage|rf|register[23][8]~q ;
wire \id_stage|rf|register[27][8]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux23~3_combout ;
wire \id_stage|rf|register[18][8]~q ;
wire \id_stage|rf|register[30][8]~feeder_combout ;
wire \id_stage|rf|register[30][8]~q ;
wire \id_stage|rf|register[22][8]~DUPLICATE_q ;
wire \id_stage|rf|register[26][8]~q ;
wire \id_stage|forwarding_da|Mux23~2_combout ;
wire \id_stage|rf|register[20][8]~q ;
wire \id_stage|rf|register[16][8]~q ;
wire \id_stage|rf|register[24][8]~q ;
wire \id_stage|rf|register[28][8]~feeder_combout ;
wire \id_stage|rf|register[28][8]~q ;
wire \id_stage|forwarding_da|Mux23~0_combout ;
wire \id_stage|rf|register[29][8]~q ;
wire \id_stage|rf|register[17][8]~q ;
wire \id_stage|rf|register[25][8]~q ;
wire \id_stage|rf|register[21][8]~feeder_combout ;
wire \id_stage|rf|register[21][8]~q ;
wire \id_stage|forwarding_da|Mux23~1_combout ;
wire \id_stage|forwarding_da|Mux23~4_combout ;
wire \id_stage|forwarding_da|Mux23~9_combout ;
wire \id_stage|forwarding_da|Mux23~11_combout ;
wire \id_stage|forwarding_da|Mux23~10_combout ;
wire \exe_stage|agorithm_logic_unit|s~0_combout ;
wire \exe_stage|call_sub|y[8]~68_combout ;
wire \id_stage|forwarding_db|Mux23~11_combout ;
wire \id_stage|forwarding_db|Mux23~7_combout ;
wire \id_stage|rf|register[1][8]~DUPLICATE_q ;
wire \id_stage|rf|register[5][8]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux23~5_combout ;
wire \id_stage|forwarding_db|Mux23~6_combout ;
wire \id_stage|rf|register[14][8]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux23~8_combout ;
wire \id_stage|rf|register[22][8]~q ;
wire \id_stage|forwarding_db|Mux23~2_combout ;
wire \id_stage|rf|register[27][8]~q ;
wire \id_stage|rf|register[23][8]~DUPLICATE_q ;
wire \id_stage|rf|register[31][8]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux23~3_combout ;
wire \id_stage|forwarding_db|Mux23~0_combout ;
wire \id_stage|forwarding_db|Mux23~1_combout ;
wire \id_stage|forwarding_db|Mux23~4_combout ;
wire \id_stage|forwarding_db|Mux23~9_combout ;
wire \id_stage|forwarding_db|Mux23~12_combout ;
wire \id_stage|forwarding_db|Mux23~10_combout ;
wire \exe_stage|alu_b|y[8]~9_combout ;
wire \exe_stage|call_sub|y[24]~140_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout ;
wire \exe_stage|call_sub|y[24]~141_combout ;
wire \exe_stage|call_sub|y[24]~142_combout ;
wire \exe_stage|call_sub|y[24]~143_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~100 ;
wire \exe_stage|agorithm_logic_unit|Add0~104 ;
wire \exe_stage|agorithm_logic_unit|Add0~107_sumout ;
wire \exe_stage|call_sub|y[24]~144_combout ;
wire \id_stage|forwarding_da|Mux7~7_combout ;
wire \id_stage|forwarding_da|Mux7~8_combout ;
wire \id_stage|rf|register[25][24]~q ;
wire \id_stage|rf|register[17][24]~q ;
wire \id_stage|rf|register[21][24]~q ;
wire \id_stage|forwarding_da|Mux7~1_combout ;
wire \id_stage|rf|register[31][24]~q ;
wire \id_stage|forwarding_da|Mux7~3_combout ;
wire \id_stage|forwarding_da|Mux7~0_combout ;
wire \id_stage|forwarding_da|Mux7~2_combout ;
wire \id_stage|forwarding_da|Mux7~4_combout ;
wire \id_stage|forwarding_da|Mux7~5_combout ;
wire \id_stage|forwarding_da|Mux7~6_combout ;
wire \id_stage|forwarding_da|Mux7~9_combout ;
wire \id_stage|forwarding_da|Mux7~10_combout ;
wire \id_stage|forwarding_da|Mux7~11_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~108 ;
wire \exe_stage|agorithm_logic_unit|Add0~111_sumout ;
wire \exe_stage|agorithm_logic_unit|s~8_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~54_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~26_combout ;
wire \exe_stage|call_sub|y[25]~145_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ;
wire \exe_stage|call_sub|y[25]~146_combout ;
wire \exe_stage|call_sub|y[25]~147_combout ;
wire \exe_stage|call_sub|y[25]~149_combout ;
wire \id_stage|rf|register[13][25]~DUPLICATE_q ;
wire \id_stage|rf|register[15][25]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux6~8_combout ;
wire \id_stage|forwarding_da|Mux6~7_combout ;
wire \id_stage|forwarding_da|Mux6~0_combout ;
wire \id_stage|rf|register[29][25]~DUPLICATE_q ;
wire \id_stage|rf|register[17][25]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux6~1_combout ;
wire \id_stage|rf|register[27][25]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux6~3_combout ;
wire \id_stage|forwarding_da|Mux6~2_combout ;
wire \id_stage|forwarding_da|Mux6~4_combout ;
wire \id_stage|rf|register[3][25]~q ;
wire \id_stage|rf|register[5][25]~q ;
wire \id_stage|rf|register[4][25]~DUPLICATE_q ;
wire \id_stage|rf|register[7][25]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux6~5_combout ;
wire \id_stage|forwarding_da|Mux6~6_combout ;
wire \id_stage|forwarding_da|Mux6~9_combout ;
wire \id_stage|forwarding_da|Mux6~10_combout ;
wire \id_stage|forwarding_da|Mux6~11_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~112 ;
wire \exe_stage|agorithm_logic_unit|Add0~115_sumout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~55_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ;
wire \exe_stage|call_sub|y[26]~150_combout ;
wire \exe_stage|agorithm_logic_unit|s~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout ;
wire \exe_stage|call_sub|y[26]~151_combout ;
wire \exe_stage|call_sub|y[26]~152_combout ;
wire \exe_stage|call_sub|y[26]~154_combout ;
wire \id_stage|rf|register[2][26]~q ;
wire \id_stage|rf|register[1][26]~q ;
wire \id_stage|rf|register[5][26]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux5~4_combout ;
wire \id_stage|forwarding_db|Mux5~5_combout ;
wire \id_stage|forwarding_db|Mux5~7_combout ;
wire \id_stage|forwarding_db|Mux5~6_combout ;
wire \id_stage|rf|register[29][26]~q ;
wire \id_stage|rf|register[17][26]~q ;
wire \id_stage|forwarding_db|Mux5~1_combout ;
wire \id_stage|rf|register[20][26]~q ;
wire \id_stage|rf|register[24][26]~q ;
wire \id_stage|forwarding_db|Mux5~0_combout ;
wire \id_stage|forwarding_db|Mux5~3_combout ;
wire \id_stage|rf|register[22][26]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux5~2_combout ;
wire \id_stage|forwarding_db|Mux5~10_combout ;
wire \id_stage|forwarding_db|Mux5~11_combout ;
wire \id_stage|forwarding_db|Mux5~8_combout ;
wire \id_stage|forwarding_db|Mux5~9_combout ;
wire \mem_stage|datain[26]~8_combout ;
wire \mem_stage|mem_out_mux|y[25]~6_combout ;
wire \mem_stage|datain[25]~13_combout ;
wire \mem_stage|mem_out_mux|y[24]~5_combout ;
wire \mem_stage|datain[24]~12_combout ;
wire \mem_stage|mem_out_mux|y[23]~4_combout ;
wire \wb_stage|y[23]~4_combout ;
wire \id_stage|rf|register[13][23]~q ;
wire \id_stage|rf|register[15][23]~q ;
wire \id_stage|rf|register[14][23]~q ;
wire \id_stage|rf|register[12][23]~feeder_combout ;
wire \id_stage|rf|register[12][23]~q ;
wire \id_stage|forwarding_da|Mux8~8_combout ;
wire \id_stage|rf|register[23][23]~q ;
wire \id_stage|rf|register[31][23]~q ;
wire \id_stage|rf|register[19][23]~feeder_combout ;
wire \id_stage|rf|register[19][23]~q ;
wire \id_stage|rf|register[27][23]~q ;
wire \id_stage|forwarding_da|Mux8~3_combout ;
wire \id_stage|rf|register[24][23]~q ;
wire \id_stage|rf|register[28][23]~q ;
wire \id_stage|rf|register[20][23]~q ;
wire \id_stage|rf|register[16][23]~q ;
wire \id_stage|forwarding_da|Mux8~0_combout ;
wire \id_stage|rf|register[25][23]~DUPLICATE_q ;
wire \id_stage|rf|register[17][23]~q ;
wire \id_stage|rf|register[21][23]~q ;
wire \id_stage|rf|register[29][23]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux8~1_combout ;
wire \id_stage|rf|register[30][23]~q ;
wire \id_stage|rf|register[22][23]~q ;
wire \id_stage|rf|register[18][23]~q ;
wire \id_stage|rf|register[26][23]~q ;
wire \id_stage|forwarding_da|Mux8~2_combout ;
wire \id_stage|forwarding_da|Mux8~4_combout ;
wire \id_stage|rf|register[11][23]~q ;
wire \id_stage|rf|register[10][23]~q ;
wire \id_stage|rf|register[9][23]~q ;
wire \id_stage|rf|register[8][23]~q ;
wire \id_stage|forwarding_da|Mux8~7_combout ;
wire \id_stage|rf|register[3][23]~q ;
wire \id_stage|rf|register[1][23]~feeder_combout ;
wire \id_stage|rf|register[1][23]~q ;
wire \id_stage|rf|register[5][23]~q ;
wire \id_stage|rf|register[7][23]~q ;
wire \id_stage|rf|register[6][23]~q ;
wire \id_stage|rf|register[4][23]~q ;
wire \id_stage|forwarding_da|Mux8~5_combout ;
wire \id_stage|rf|register[2][23]~feeder_combout ;
wire \id_stage|rf|register[2][23]~q ;
wire \id_stage|forwarding_da|Mux8~6_combout ;
wire \id_stage|forwarding_da|Mux8~9_combout ;
wire \id_stage|forwarding_da|Mux8~10_combout ;
wire \id_stage|forwarding_da|Mux8~11_combout ;
wire \exe_stage|call_sub|y[23]~138_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~103_sumout ;
wire \exe_stage|agorithm_logic_unit|s~6_combout ;
wire \exe_stage|call_sub|y[23]~135_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout ;
wire \exe_stage|call_sub|y[23]~136_combout ;
wire \exe_stage|call_sub|y[23]~137_combout ;
wire \exe_stage|call_sub|y[23]~139_combout ;
wire \id_stage|forwarding_db|Mux8~7_combout ;
wire \id_stage|rf|register[25][23]~q ;
wire \id_stage|rf|register[29][23]~q ;
wire \id_stage|forwarding_db|Mux8~1_combout ;
wire \id_stage|forwarding_db|Mux8~0_combout ;
wire \id_stage|forwarding_db|Mux8~3_combout ;
wire \id_stage|forwarding_db|Mux8~2_combout ;
wire \id_stage|forwarding_db|Mux8~10_combout ;
wire \id_stage|rf|register[2][23]~DUPLICATE_q ;
wire \id_stage|rf|register[1][23]~DUPLICATE_q ;
wire \id_stage|rf|register[5][23]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux8~4_combout ;
wire \id_stage|forwarding_db|Mux8~5_combout ;
wire \id_stage|forwarding_db|Mux8~6_combout ;
wire \id_stage|forwarding_db|Mux8~11_combout ;
wire \id_stage|forwarding_db|Mux8~8_combout ;
wire \id_stage|forwarding_db|Mux8~9_combout ;
wire \mem_stage|datain[23]~11_combout ;
wire \mem_stage|mem_out_mux|y[22]~9_combout ;
wire \mem_stage|datain[22]~16_combout ;
wire \mem_stage|mem_out_mux|y[21]~8_combout ;
wire \mem_stage|datain[21]~15_combout ;
wire \mem_stage|mem_out_mux|y[20]~7_combout ;
wire \mem_stage|datain[20]~14_combout ;
wire \mem_stage|mem_out_mux|y[18]~11_combout ;
wire \mem_stage|datain[18]~18_combout ;
wire \mem_stage|mem_out_mux|y[17]~10_combout ;
wire \mem_stage|datain[17]~17_combout ;
wire \mem_stage|mem_out_mux|y[27]~2_combout ;
wire \mw_reg|walu[27]~feeder_combout ;
wire \wb_stage|y[27]~2_combout ;
wire \id_stage|rf|register[9][27]~q ;
wire \id_stage|rf|register[11][27]~q ;
wire \id_stage|rf|register[10][27]~q ;
wire \id_stage|rf|register[8][27]~feeder_combout ;
wire \id_stage|rf|register[8][27]~q ;
wire \id_stage|forwarding_da|Mux4~7_combout ;
wire \id_stage|rf|register[13][27]~q ;
wire \id_stage|rf|register[14][27]~q ;
wire \id_stage|rf|register[15][27]~q ;
wire \id_stage|rf|register[12][27]~q ;
wire \id_stage|forwarding_da|Mux4~8_combout ;
wire \id_stage|rf|register[29][27]~q ;
wire \id_stage|rf|register[25][27]~q ;
wire \id_stage|rf|register[17][27]~q ;
wire \id_stage|rf|register[21][27]~q ;
wire \id_stage|forwarding_da|Mux4~1_combout ;
wire \id_stage|rf|register[31][27]~feeder_combout ;
wire \id_stage|rf|register[31][27]~q ;
wire \id_stage|rf|register[23][27]~q ;
wire \id_stage|rf|register[27][27]~feeder_combout ;
wire \id_stage|rf|register[27][27]~DUPLICATE_q ;
wire \id_stage|rf|register[19][27]~q ;
wire \id_stage|forwarding_da|Mux4~3_combout ;
wire \id_stage|rf|register[28][27]~q ;
wire \id_stage|rf|register[16][27]~q ;
wire \id_stage|rf|register[24][27]~q ;
wire \id_stage|rf|register[20][27]~q ;
wire \id_stage|forwarding_da|Mux4~0_combout ;
wire \id_stage|rf|register[30][27]~q ;
wire \id_stage|rf|register[26][27]~q ;
wire \id_stage|rf|register[22][27]~q ;
wire \id_stage|rf|register[18][27]~feeder_combout ;
wire \id_stage|rf|register[18][27]~q ;
wire \id_stage|forwarding_da|Mux4~2_combout ;
wire \id_stage|forwarding_da|Mux4~4_combout ;
wire \id_stage|rf|register[2][27]~q ;
wire \id_stage|rf|register[3][27]~q ;
wire \id_stage|rf|register[1][27]~q ;
wire \id_stage|rf|register[4][27]~feeder_combout ;
wire \id_stage|rf|register[4][27]~q ;
wire \id_stage|rf|register[7][27]~q ;
wire \id_stage|rf|register[5][27]~q ;
wire \id_stage|rf|register[6][27]~feeder_combout ;
wire \id_stage|rf|register[6][27]~q ;
wire \id_stage|forwarding_da|Mux4~5_combout ;
wire \id_stage|forwarding_da|Mux4~6_combout ;
wire \id_stage|forwarding_da|Mux4~9_combout ;
wire \id_stage|forwarding_da|Mux4~10_combout ;
wire \id_stage|forwarding_da|Mux4~11_combout ;
wire \exe_stage|call_sub|y[27]~158_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~116 ;
wire \exe_stage|agorithm_logic_unit|Add0~119_sumout ;
wire \exe_stage|call_sub|y[27]~155_combout ;
wire \exe_stage|agorithm_logic_unit|s~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout ;
wire \exe_stage|call_sub|y[27]~156_combout ;
wire \exe_stage|call_sub|y[27]~157_combout ;
wire \exe_stage|call_sub|y[27]~159_combout ;
wire \id_stage|forwarding_db|Mux4~7_combout ;
wire \id_stage|forwarding_db|Mux4~6_combout ;
wire \id_stage|rf|register[2][27]~DUPLICATE_q ;
wire \id_stage|rf|register[3][27]~DUPLICATE_q ;
wire \id_stage|rf|register[6][27]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux4~4_combout ;
wire \id_stage|forwarding_db|Mux4~5_combout ;
wire \id_stage|forwarding_db|Mux4~1_combout ;
wire \id_stage|forwarding_db|Mux4~0_combout ;
wire \id_stage|rf|register[27][27]~q ;
wire \id_stage|forwarding_db|Mux4~3_combout ;
wire \id_stage|rf|register[30][27]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux4~2_combout ;
wire \id_stage|forwarding_db|Mux4~10_combout ;
wire \id_stage|forwarding_db|Mux4~11_combout ;
wire \id_stage|forwarding_db|Mux4~8_combout ;
wire \id_stage|forwarding_db|Mux4~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ;
wire \exe_stage|call_sub|y[12]~189_combout ;
wire \exe_stage|call_sub|y[12]~88_combout ;
wire \exe_stage|call_sub|y[12]~89_combout ;
wire \id_stage|forwarding_db|Mux19~12_combout ;
wire \id_stage|forwarding_db|Mux19~5_combout ;
wire \id_stage|forwarding_db|Mux19~6_combout ;
wire \id_stage|forwarding_db|Mux19~8_combout ;
wire \id_stage|forwarding_db|Mux19~7_combout ;
wire \id_stage|forwarding_db|Mux19~2_combout ;
wire \id_stage|forwarding_db|Mux19~3_combout ;
wire \id_stage|forwarding_db|Mux19~1_combout ;
wire \id_stage|forwarding_db|Mux19~0_combout ;
wire \id_stage|forwarding_db|Mux19~4_combout ;
wire \id_stage|forwarding_db|Mux19~9_combout ;
wire \id_stage|forwarding_db|Mux19~11_combout ;
wire \id_stage|forwarding_db|Mux19~10_combout ;
wire \exe_stage|alu_b|y[12]~5_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~20_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~4_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~5_combout ;
wire \exe_stage|call_sub|y[10]~75_combout ;
wire \exe_stage|call_sub|y[10]~76_combout ;
wire \exe_stage|call_sub|y[10]~79_combout ;
wire \id_stage|forwarding_db|Mux21~11_combout ;
wire \id_stage|forwarding_db|Mux21~8_combout ;
wire \id_stage|rf|register[1][10]~DUPLICATE_q ;
wire \id_stage|rf|register[3][10]~q ;
wire \id_stage|forwarding_db|Mux21~5_combout ;
wire \id_stage|forwarding_db|Mux21~6_combout ;
wire \id_stage|rf|register[31][10]~q ;
wire \id_stage|rf|register[19][10]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux21~3_combout ;
wire \id_stage|forwarding_db|Mux21~2_combout ;
wire \id_stage|forwarding_db|Mux21~0_combout ;
wire \id_stage|forwarding_db|Mux21~1_combout ;
wire \id_stage|forwarding_db|Mux21~4_combout ;
wire \id_stage|forwarding_db|Mux21~7_combout ;
wire \id_stage|forwarding_db|Mux21~9_combout ;
wire \id_stage|forwarding_db|Mux21~12_combout ;
wire \id_stage|forwarding_db|Mux21~10_combout ;
wire \exe_stage|alu_b|y[10]~8_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ;
wire \exe_stage|call_sub|y[28]~161_combout ;
wire \id_stage|forwarding_da|Mux3~0_combout ;
wire \wb_stage|y[28]~21_combout ;
wire \id_stage|rf|register[1][28]~q ;
wire \id_stage|rf|register[2][28]~q ;
wire \id_stage|rf|register[3][28]~q ;
wire \id_stage|rf|register[4][28]~q ;
wire \id_stage|rf|register[5][28]~q ;
wire \id_stage|rf|register[6][28]~DUPLICATE_q ;
wire \id_stage|rf|register[7][28]~q ;
wire \id_stage|forwarding_da|Mux3~6_combout ;
wire \id_stage|forwarding_da|Mux3~7_combout ;
wire \id_stage|rf|register[15][28]~q ;
wire \id_stage|rf|register[14][28]~q ;
wire \id_stage|rf|register[13][28]~q ;
wire \id_stage|rf|register[12][28]~feeder_combout ;
wire \id_stage|rf|register[12][28]~q ;
wire \id_stage|forwarding_da|Mux3~9_combout ;
wire \id_stage|rf|register[10][28]~feeder_combout ;
wire \id_stage|rf|register[10][28]~q ;
wire \id_stage|rf|register[8][28]~q ;
wire \id_stage|rf|register[9][28]~DUPLICATE_q ;
wire \id_stage|rf|register[11][28]~q ;
wire \id_stage|forwarding_da|Mux3~8_combout ;
wire \id_stage|rf|register[30][28]~q ;
wire \id_stage|rf|register[22][28]~q ;
wire \id_stage|rf|register[26][28]~q ;
wire \id_stage|rf|register[18][28]~feeder_combout ;
wire \id_stage|rf|register[18][28]~q ;
wire \id_stage|forwarding_da|Mux3~3_combout ;
wire \id_stage|rf|register[24][28]~q ;
wire \id_stage|rf|register[20][28]~q ;
wire \id_stage|rf|register[16][28]~q ;
wire \id_stage|rf|register[28][28]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux3~1_combout ;
wire \id_stage|rf|register[29][28]~q ;
wire \id_stage|rf|register[25][28]~q ;
wire \id_stage|rf|register[21][28]~q ;
wire \id_stage|rf|register[17][28]~q ;
wire \id_stage|forwarding_da|Mux3~2_combout ;
wire \id_stage|rf|register[31][28]~q ;
wire \id_stage|rf|register[23][28]~q ;
wire \id_stage|rf|register[27][28]~q ;
wire \id_stage|rf|register[19][28]~feeder_combout ;
wire \id_stage|rf|register[19][28]~q ;
wire \id_stage|forwarding_da|Mux3~4_combout ;
wire \id_stage|forwarding_da|Mux3~5_combout ;
wire \id_stage|forwarding_da|Mux3~10_combout ;
wire \id_stage|forwarding_da|Mux3~11_combout ;
wire \id_stage|forwarding_da|Mux3~12_combout ;
wire \exe_stage|call_sub|y[28]~167_combout ;
wire \exe_stage|call_sub|y[28]~170_combout ;
wire \exe_stage|call_sub|y[28]~163_combout ;
wire \exe_stage|call_sub|y[28]~166_combout ;
wire \exe_stage|call_sub|y[28]~168_combout ;
wire \exe_stage|call_sub|y[30]~164_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ;
wire \exe_stage|call_sub|y[28]~165_combout ;
wire \exe_stage|call_sub|y[28]~162_combout ;
wire \exe_stage|call_sub|y[28]~169_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~120 ;
wire \exe_stage|agorithm_logic_unit|Add0~123_sumout ;
wire \exe_stage|call_sub|y[28]~171_combout ;
wire \id_stage|forwarding_db|Mux3~8_combout ;
wire \id_stage|rf|register[9][28]~q ;
wire \id_stage|rf|register[10][28]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux3~7_combout ;
wire \id_stage|forwarding_db|Mux3~3_combout ;
wire \id_stage|rf|register[28][28]~q ;
wire \id_stage|rf|register[16][28]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux3~0_combout ;
wire \id_stage|forwarding_db|Mux3~1_combout ;
wire \id_stage|forwarding_db|Mux3~2_combout ;
wire \id_stage|forwarding_db|Mux3~4_combout ;
wire \id_stage|rf|register[3][28]~DUPLICATE_q ;
wire \id_stage|rf|register[6][28]~q ;
wire \id_stage|rf|register[7][28]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux3~5_combout ;
wire \id_stage|forwarding_db|Mux3~6_combout ;
wire \id_stage|forwarding_db|Mux3~11_combout ;
wire \id_stage|forwarding_db|Mux3~12_combout ;
wire \id_stage|forwarding_db|Mux3~9_combout ;
wire \id_stage|forwarding_db|Mux3~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ;
wire \exe_stage|call_sub|y[2]~17_combout ;
wire \exe_stage|call_sub|y[2]~18_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~9_sumout ;
wire \exe_stage|call_sub|y[2]~187_combout ;
wire \exe_stage|call_sub|y[2]~19_combout ;
wire \exe_stage|call_sub|y[2]~16_combout ;
wire \id_stage|forwarding_db|Mux29~12_combout ;
wire \wb_stage|y[2]~30_combout ;
wire \id_stage|rf|register[9][2]~q ;
wire \id_stage|rf|register[11][2]~q ;
wire \id_stage|rf|register[10][2]~q ;
wire \id_stage|rf|register[8][2]~q ;
wire \id_stage|forwarding_db|Mux29~7_combout ;
wire \id_stage|rf|register[2][2]~q ;
wire \id_stage|rf|register[1][2]~q ;
wire \id_stage|rf|register[3][2]~DUPLICATE_q ;
wire \id_stage|rf|register[4][2]~q ;
wire \id_stage|rf|register[7][2]~DUPLICATE_q ;
wire \id_stage|rf|register[5][2]~q ;
wire \id_stage|rf|register[6][2]~feeder_combout ;
wire \id_stage|rf|register[6][2]~q ;
wire \id_stage|forwarding_db|Mux29~5_combout ;
wire \id_stage|forwarding_db|Mux29~6_combout ;
wire \id_stage|rf|register[26][2]~feeder_combout ;
wire \id_stage|rf|register[26][2]~q ;
wire \id_stage|rf|register[22][2]~q ;
wire \id_stage|rf|register[30][2]~q ;
wire \id_stage|rf|register[18][2]~feeder_combout ;
wire \id_stage|rf|register[18][2]~q ;
wire \id_stage|forwarding_db|Mux29~2_combout ;
wire \id_stage|rf|register[23][2]~q ;
wire \id_stage|rf|register[31][2]~q ;
wire \id_stage|rf|register[27][2]~q ;
wire \id_stage|rf|register[19][2]~q ;
wire \id_stage|forwarding_db|Mux29~3_combout ;
wire \id_stage|rf|register[29][2]~q ;
wire \id_stage|rf|register[25][2]~q ;
wire \id_stage|rf|register[21][2]~feeder_combout ;
wire \id_stage|rf|register[21][2]~q ;
wire \id_stage|rf|register[17][2]~feeder_combout ;
wire \id_stage|rf|register[17][2]~q ;
wire \id_stage|forwarding_db|Mux29~1_combout ;
wire \id_stage|rf|register[16][2]~q ;
wire \id_stage|rf|register[28][2]~q ;
wire \id_stage|rf|register[24][2]~q ;
wire \id_stage|rf|register[20][2]~q ;
wire \id_stage|forwarding_db|Mux29~0_combout ;
wire \id_stage|forwarding_db|Mux29~4_combout ;
wire \id_stage|rf|register[13][2]~q ;
wire \id_stage|rf|register[14][2]~q ;
wire \id_stage|rf|register[12][2]~q ;
wire \id_stage|rf|register[15][2]~q ;
wire \id_stage|forwarding_db|Mux29~8_combout ;
wire \id_stage|forwarding_db|Mux29~9_combout ;
wire \id_stage|forwarding_db|Mux29~11_combout ;
wire \id_stage|forwarding_db|Mux29~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout ;
wire \exe_stage|call_sub|y[4]~37_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~17_sumout ;
wire \exe_stage|call_sub|y[4]~40_combout ;
wire \wb_stage|y[4]~15_combout ;
wire \id_stage|rf|register[11][4]~q ;
wire \id_stage|rf|register[8][4]~q ;
wire \id_stage|rf|register[9][4]~q ;
wire \id_stage|rf|register[10][4]~feeder_combout ;
wire \id_stage|rf|register[10][4]~q ;
wire \id_stage|forwarding_db|Mux27~7_combout ;
wire \id_stage|rf|register[12][4]~q ;
wire \id_stage|rf|register[13][4]~q ;
wire \id_stage|rf|register[15][4]~q ;
wire \id_stage|rf|register[14][4]~q ;
wire \id_stage|forwarding_db|Mux27~8_combout ;
wire \id_stage|rf|register[3][4]~q ;
wire \id_stage|rf|register[1][4]~q ;
wire \id_stage|rf|register[6][4]~DUPLICATE_q ;
wire \id_stage|rf|register[7][4]~DUPLICATE_q ;
wire \id_stage|rf|register[5][4]~q ;
wire \id_stage|rf|register[4][4]~q ;
wire \id_stage|forwarding_db|Mux27~5_combout ;
wire \id_stage|rf|register[2][4]~q ;
wire \id_stage|forwarding_db|Mux27~6_combout ;
wire \id_stage|rf|register[16][4]~q ;
wire \id_stage|rf|register[20][4]~q ;
wire \id_stage|rf|register[24][4]~q ;
wire \id_stage|rf|register[28][4]~q ;
wire \id_stage|forwarding_db|Mux27~0_combout ;
wire \id_stage|rf|register[18][4]~feeder_combout ;
wire \id_stage|rf|register[18][4]~q ;
wire \id_stage|rf|register[26][4]~q ;
wire \id_stage|rf|register[22][4]~q ;
wire \id_stage|rf|register[30][4]~feeder_combout ;
wire \id_stage|rf|register[30][4]~q ;
wire \id_stage|forwarding_db|Mux27~2_combout ;
wire \id_stage|rf|register[25][4]~q ;
wire \id_stage|rf|register[21][4]~q ;
wire \id_stage|rf|register[17][4]~DUPLICATE_q ;
wire \id_stage|rf|register[29][4]~feeder_combout ;
wire \id_stage|rf|register[29][4]~q ;
wire \id_stage|forwarding_db|Mux27~1_combout ;
wire \id_stage|rf|register[27][4]~q ;
wire \id_stage|rf|register[23][4]~q ;
wire \id_stage|rf|register[19][4]~feeder_combout ;
wire \id_stage|rf|register[19][4]~q ;
wire \id_stage|rf|register[31][4]~feeder_combout ;
wire \id_stage|rf|register[31][4]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux27~3_combout ;
wire \id_stage|forwarding_db|Mux27~4_combout ;
wire \id_stage|forwarding_db|Mux27~9_combout ;
wire \id_stage|forwarding_db|Mux27~11_combout ;
wire \id_stage|forwarding_db|Mux27~12_combout ;
wire \id_stage|forwarding_db|Mux27~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout ;
wire \exe_stage|call_sub|y[1]~1_combout ;
wire \id_stage|forwarding_db|Mux30~0_combout ;
wire \exe_stage|call_sub|y[1]~15_combout ;
wire \wb_stage|y[1]~22_combout ;
wire \id_stage|rf|register[18][1]~feeder_combout ;
wire \id_stage|rf|register[18][1]~q ;
wire \id_stage|rf|register[26][1]~q ;
wire \id_stage|rf|register[30][1]~q ;
wire \id_stage|rf|register[22][1]~q ;
wire \id_stage|forwarding_db|Mux30~3_combout ;
wire \id_stage|rf|register[28][1]~feeder_combout ;
wire \id_stage|rf|register[28][1]~q ;
wire \id_stage|rf|register[24][1]~q ;
wire \id_stage|rf|register[16][1]~q ;
wire \id_stage|rf|register[20][1]~q ;
wire \id_stage|forwarding_db|Mux30~1_combout ;
wire \id_stage|rf|register[25][1]~q ;
wire \id_stage|rf|register[17][1]~q ;
wire \id_stage|rf|register[21][1]~q ;
wire \id_stage|rf|register[29][1]~q ;
wire \id_stage|forwarding_db|Mux30~2_combout ;
wire \id_stage|rf|register[19][1]~q ;
wire \id_stage|rf|register[31][1]~q ;
wire \id_stage|rf|register[23][1]~DUPLICATE_q ;
wire \id_stage|rf|register[27][1]~q ;
wire \id_stage|forwarding_db|Mux30~4_combout ;
wire \id_stage|forwarding_db|Mux30~5_combout ;
wire \id_stage|rf|register[15][1]~feeder_combout ;
wire \id_stage|rf|register[15][1]~q ;
wire \id_stage|rf|register[13][1]~q ;
wire \id_stage|rf|register[14][1]~q ;
wire \id_stage|rf|register[12][1]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux30~9_combout ;
wire \id_stage|rf|register[1][1]~feeder_combout ;
wire \id_stage|rf|register[1][1]~q ;
wire \id_stage|rf|register[2][1]~feeder_combout ;
wire \id_stage|rf|register[2][1]~q ;
wire \id_stage|rf|register[3][1]~DUPLICATE_q ;
wire \id_stage|rf|register[4][1]~feeder_combout ;
wire \id_stage|rf|register[4][1]~q ;
wire \id_stage|rf|register[6][1]~feeder_combout ;
wire \id_stage|rf|register[6][1]~q ;
wire \id_stage|rf|register[5][1]~feeder_combout ;
wire \id_stage|rf|register[5][1]~q ;
wire \id_stage|rf|register[7][1]~q ;
wire \id_stage|forwarding_db|Mux30~6_combout ;
wire \id_stage|forwarding_db|Mux30~7_combout ;
wire \id_stage|rf|register[9][1]~q ;
wire \id_stage|rf|register[11][1]~q ;
wire \id_stage|rf|register[10][1]~q ;
wire \id_stage|rf|register[8][1]~q ;
wire \id_stage|forwarding_db|Mux30~8_combout ;
wire \id_stage|forwarding_db|Mux30~10_combout ;
wire \id_stage|forwarding_db|Mux30~13_combout ;
wire \in_port1[1]~input_o ;
wire \in_port0[1]~input_o ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout ;
wire \id_stage|forwarding_db|Mux30~12_combout ;
wire \exe_stage|alu_b|y[1]~14_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout ;
wire \exe_stage|call_sub|y[6]~49_combout ;
wire \exe_stage|call_sub|y[6]~51_combout ;
wire \wb_stage|y[30]~14_combout ;
wire \id_stage|rf|register[9][30]~q ;
wire \id_stage|rf|register[11][30]~q ;
wire \id_stage|rf|register[8][30]~q ;
wire \id_stage|rf|register[10][30]~q ;
wire \id_stage|forwarding_da|Mux1~7_combout ;
wire \id_stage|rf|register[2][30]~q ;
wire \id_stage|rf|register[3][30]~DUPLICATE_q ;
wire \id_stage|rf|register[5][30]~q ;
wire \id_stage|rf|register[4][30]~feeder_combout ;
wire \id_stage|rf|register[4][30]~q ;
wire \id_stage|rf|register[7][30]~q ;
wire \id_stage|rf|register[6][30]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux1~5_combout ;
wire \id_stage|rf|register[1][30]~feeder_combout ;
wire \id_stage|rf|register[1][30]~q ;
wire \id_stage|forwarding_da|Mux1~6_combout ;
wire \id_stage|rf|register[13][30]~q ;
wire \id_stage|rf|register[14][30]~q ;
wire \id_stage|rf|register[15][30]~q ;
wire \id_stage|rf|register[12][30]~q ;
wire \id_stage|forwarding_da|Mux1~8_combout ;
wire \id_stage|rf|register[30][30]~feeder_combout ;
wire \id_stage|rf|register[30][30]~q ;
wire \id_stage|rf|register[26][30]~q ;
wire \id_stage|rf|register[22][30]~feeder_combout ;
wire \id_stage|rf|register[22][30]~q ;
wire \id_stage|rf|register[18][30]~q ;
wire \id_stage|forwarding_da|Mux1~2_combout ;
wire \id_stage|rf|register[23][30]~q ;
wire \id_stage|rf|register[27][30]~q ;
wire \id_stage|rf|register[31][30]~q ;
wire \id_stage|rf|register[19][30]~feeder_combout ;
wire \id_stage|rf|register[19][30]~q ;
wire \id_stage|forwarding_da|Mux1~3_combout ;
wire \id_stage|rf|register[20][30]~q ;
wire \id_stage|rf|register[16][30]~q ;
wire \id_stage|rf|register[24][30]~q ;
wire \id_stage|rf|register[28][30]~q ;
wire \id_stage|forwarding_da|Mux1~0_combout ;
wire \id_stage|rf|register[29][30]~q ;
wire \id_stage|rf|register[21][30]~q ;
wire \id_stage|rf|register[25][30]~q ;
wire \id_stage|rf|register[17][30]~q ;
wire \id_stage|forwarding_da|Mux1~1_combout ;
wire \id_stage|forwarding_da|Mux1~4_combout ;
wire \id_stage|forwarding_da|Mux1~10_combout ;
wire \id_stage|forwarding_da|Mux1~11_combout ;
wire \id_stage|forwarding_da|Mux1~9_combout ;
wire \exe_stage|call_sub|y[30]~185_combout ;
wire \exe_stage|call_sub|y[30]~181_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout ;
wire \exe_stage|call_sub|y[30]~182_combout ;
wire \exe_stage|call_sub|y[30]~183_combout ;
wire \exe_stage|call_sub|y[30]~184_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~124 ;
wire \exe_stage|agorithm_logic_unit|Add0~128 ;
wire \exe_stage|agorithm_logic_unit|Add0~131_sumout ;
wire \exe_stage|call_sub|y[30]~186_combout ;
wire \id_stage|forwarding_db|Mux1~7_combout ;
wire \id_stage|forwarding_db|Mux1~8_combout ;
wire \id_stage|rf|register[3][30]~q ;
wire \id_stage|rf|register[2][30]~DUPLICATE_q ;
wire \id_stage|rf|register[1][30]~DUPLICATE_q ;
wire \id_stage|rf|register[6][30]~q ;
wire \id_stage|forwarding_db|Mux1~5_combout ;
wire \id_stage|forwarding_db|Mux1~6_combout ;
wire \id_stage|forwarding_db|Mux1~2_combout ;
wire \id_stage|forwarding_db|Mux1~3_combout ;
wire \id_stage|forwarding_db|Mux1~1_combout ;
wire \id_stage|forwarding_db|Mux1~0_combout ;
wire \id_stage|forwarding_db|Mux1~4_combout ;
wire \id_stage|forwarding_db|Mux1~10_combout ;
wire \id_stage|forwarding_db|Mux1~11_combout ;
wire \id_stage|forwarding_db|Mux1~9_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~3_combout ;
wire \exe_stage|call_sub|y[1]~10_combout ;
wire \exe_stage|call_sub|y[1]~14_combout ;
wire \id_stage|forwarding_da|Mux30~0_combout ;
wire \id_stage|forwarding_da|Mux30~1_combout ;
wire \id_stage|forwarding_da|Mux30~3_combout ;
wire \id_stage|rf|register[23][1]~q ;
wire \id_stage|forwarding_da|Mux30~4_combout ;
wire \id_stage|forwarding_da|Mux30~2_combout ;
wire \id_stage|forwarding_da|Mux30~5_combout ;
wire \id_stage|rf|register[3][1]~q ;
wire \id_stage|forwarding_da|Mux30~6_combout ;
wire \id_stage|forwarding_da|Mux30~7_combout ;
wire \id_stage|forwarding_da|Mux30~8_combout ;
wire \id_stage|rf|register[12][1]~q ;
wire \id_stage|forwarding_da|Mux30~9_combout ;
wire \id_stage|forwarding_da|Mux30~10_combout ;
wire \id_stage|forwarding_da|Mux30~14_combout ;
wire \id_stage|fwda~1_combout ;
wire \id_stage|comb~8_combout ;
wire \id_stage|forwarding_da|Mux30~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout ;
wire \exe_stage|call_sub|y[5]~44_combout ;
wire \exe_stage|call_sub|y[5]~42_combout ;
wire \exe_stage|call_sub|y[5]~43_combout ;
wire \mw_reg|walu[5]~feeder_combout ;
wire \wb_stage|y[5]~16_combout ;
wire \id_stage|rf|register[11][5]~DUPLICATE_q ;
wire \id_stage|rf|register[9][5]~q ;
wire \id_stage|rf|register[8][5]~q ;
wire \id_stage|rf|register[10][5]~q ;
wire \id_stage|forwarding_db|Mux26~7_combout ;
wire \id_stage|rf|register[14][5]~q ;
wire \id_stage|rf|register[13][5]~q ;
wire \id_stage|rf|register[12][5]~q ;
wire \id_stage|rf|register[15][5]~q ;
wire \id_stage|forwarding_db|Mux26~8_combout ;
wire \id_stage|rf|register[24][5]~q ;
wire \id_stage|rf|register[16][5]~q ;
wire \id_stage|rf|register[28][5]~feeder_combout ;
wire \id_stage|rf|register[28][5]~q ;
wire \id_stage|rf|register[20][5]~feeder_combout ;
wire \id_stage|rf|register[20][5]~q ;
wire \id_stage|forwarding_db|Mux26~0_combout ;
wire \id_stage|rf|register[19][5]~q ;
wire \id_stage|rf|register[27][5]~q ;
wire \id_stage|rf|register[23][5]~q ;
wire \id_stage|rf|register[31][5]~q ;
wire \id_stage|forwarding_db|Mux26~3_combout ;
wire \id_stage|rf|register[26][5]~q ;
wire \id_stage|rf|register[22][5]~q ;
wire \id_stage|rf|register[18][5]~q ;
wire \id_stage|rf|register[30][5]~q ;
wire \id_stage|forwarding_db|Mux26~2_combout ;
wire \id_stage|rf|register[21][5]~q ;
wire \id_stage|rf|register[29][5]~q ;
wire \id_stage|rf|register[17][5]~q ;
wire \id_stage|rf|register[25][5]~feeder_combout ;
wire \id_stage|rf|register[25][5]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux26~1_combout ;
wire \id_stage|forwarding_db|Mux26~4_combout ;
wire \id_stage|rf|register[2][5]~q ;
wire \id_stage|rf|register[3][5]~q ;
wire \id_stage|rf|register[1][5]~q ;
wire \id_stage|rf|register[4][5]~feeder_combout ;
wire \id_stage|rf|register[4][5]~q ;
wire \id_stage|rf|register[7][5]~q ;
wire \id_stage|rf|register[6][5]~q ;
wire \id_stage|rf|register[5][5]~feeder_combout ;
wire \id_stage|rf|register[5][5]~q ;
wire \id_stage|forwarding_db|Mux26~5_combout ;
wire \id_stage|forwarding_db|Mux26~6_combout ;
wire \id_stage|forwarding_db|Mux26~9_combout ;
wire \id_stage|forwarding_db|Mux26~11_combout ;
wire \id_stage|forwarding_db|Mux26~12_combout ;
wire \id_stage|forwarding_db|Mux26~10_combout ;
wire \exe_stage|alu_b|y[5]~1_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~21_sumout ;
wire \exe_stage|call_sub|y[5]~45_combout ;
wire \exe_stage|call_sub|y[5]~46_combout ;
wire \em_reg|malu[29]~feeder_combout ;
wire \wb_stage|y[29]~13_combout ;
wire \id_stage|rf|register[15][29]~q ;
wire \id_stage|rf|register[13][29]~q ;
wire \id_stage|rf|register[14][29]~q ;
wire \id_stage|rf|register[12][29]~feeder_combout ;
wire \id_stage|rf|register[12][29]~q ;
wire \id_stage|forwarding_db|Mux2~8_combout ;
wire \id_stage|rf|register[22][29]~feeder_combout ;
wire \id_stage|rf|register[22][29]~q ;
wire \id_stage|rf|register[30][29]~feeder_combout ;
wire \id_stage|rf|register[30][29]~q ;
wire \id_stage|rf|register[26][29]~feeder_combout ;
wire \id_stage|rf|register[26][29]~q ;
wire \id_stage|rf|register[18][29]~feeder_combout ;
wire \id_stage|rf|register[18][29]~q ;
wire \id_stage|forwarding_db|Mux2~2_combout ;
wire \id_stage|rf|register[17][29]~q ;
wire \id_stage|rf|register[21][29]~q ;
wire \id_stage|rf|register[29][29]~q ;
wire \id_stage|rf|register[25][29]~feeder_combout ;
wire \id_stage|rf|register[25][29]~DUPLICATE_q ;
wire \id_stage|forwarding_db|Mux2~1_combout ;
wire \id_stage|rf|register[20][29]~q ;
wire \id_stage|rf|register[16][29]~q ;
wire \id_stage|rf|register[28][29]~q ;
wire \id_stage|rf|register[24][29]~feeder_combout ;
wire \id_stage|rf|register[24][29]~q ;
wire \id_stage|forwarding_db|Mux2~0_combout ;
wire \id_stage|rf|register[31][29]~q ;
wire \id_stage|rf|register[27][29]~q ;
wire \id_stage|rf|register[19][29]~feeder_combout ;
wire \id_stage|rf|register[19][29]~q ;
wire \id_stage|rf|register[23][29]~q ;
wire \id_stage|forwarding_db|Mux2~3_combout ;
wire \id_stage|forwarding_db|Mux2~4_combout ;
wire \id_stage|rf|register[11][29]~q ;
wire \id_stage|rf|register[9][29]~q ;
wire \id_stage|rf|register[10][29]~q ;
wire \id_stage|rf|register[8][29]~feeder_combout ;
wire \id_stage|rf|register[8][29]~q ;
wire \id_stage|forwarding_db|Mux2~7_combout ;
wire \id_stage|rf|register[2][29]~DUPLICATE_q ;
wire \id_stage|rf|register[1][29]~q ;
wire \id_stage|rf|register[3][29]~q ;
wire \id_stage|rf|register[6][29]~q ;
wire \id_stage|rf|register[4][29]~feeder_combout ;
wire \id_stage|rf|register[4][29]~q ;
wire \id_stage|rf|register[7][29]~q ;
wire \id_stage|rf|register[5][29]~q ;
wire \id_stage|forwarding_db|Mux2~5_combout ;
wire \id_stage|forwarding_db|Mux2~6_combout ;
wire \id_stage|forwarding_db|Mux2~11_combout ;
wire \id_stage|forwarding_db|Mux2~12_combout ;
wire \id_stage|forwarding_db|Mux2~9_combout ;
wire \id_stage|forwarding_db|Mux2~10_combout ;
wire \exe_stage|alu_b|y[29]~20_combout ;
wire \exe_stage|call_sub|y[29]~179_combout ;
wire \exe_stage|call_sub|y[29]~177_combout ;
wire \exe_stage|call_sub|y[17]~172_combout ;
wire \exe_stage|call_sub|y[29]~175_combout ;
wire \exe_stage|call_sub|y[29]~176_combout ;
wire \exe_stage|call_sub|y[29]~173_combout ;
wire \exe_stage|call_sub|y[29]~174_combout ;
wire \exe_stage|call_sub|y[29]~178_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~127_sumout ;
wire \exe_stage|call_sub|y[29]~180_combout ;
wire \id_stage|forwarding_da|Mux2~8_combout ;
wire \id_stage|forwarding_da|Mux2~7_combout ;
wire \id_stage|rf|register[2][29]~q ;
wire \id_stage|forwarding_da|Mux2~5_combout ;
wire \id_stage|forwarding_da|Mux2~6_combout ;
wire \id_stage|forwarding_da|Mux2~2_combout ;
wire \id_stage|forwarding_da|Mux2~3_combout ;
wire \id_stage|rf|register[16][29]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux2~0_combout ;
wire \id_stage|rf|register[29][29]~DUPLICATE_q ;
wire \id_stage|rf|register[25][29]~q ;
wire \id_stage|forwarding_da|Mux2~1_combout ;
wire \id_stage|forwarding_da|Mux2~4_combout ;
wire \id_stage|forwarding_da|Mux2~11_combout ;
wire \id_stage|forwarding_da|Mux2~12_combout ;
wire \id_stage|forwarding_da|Mux2~9_combout ;
wire \id_stage|forwarding_da|Mux2~10_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ;
wire \exe_stage|call_sub|y[1]~3_combout ;
wire \exe_stage|call_sub|y[3]~25_combout ;
wire \id_stage|forwarding_da|Mux29~14_combout ;
wire \id_stage|forwarding_da|Mux29~9_combout ;
wire \id_stage|rf|register[2][2]~DUPLICATE_q ;
wire \id_stage|rf|register[3][2]~q ;
wire \id_stage|rf|register[7][2]~q ;
wire \id_stage|forwarding_da|Mux29~7_combout ;
wire \id_stage|rf|register[1][2]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux29~8_combout ;
wire \id_stage|forwarding_da|Mux29~10_combout ;
wire \id_stage|forwarding_da|Mux29~4_combout ;
wire \id_stage|forwarding_da|Mux29~5_combout ;
wire \id_stage|forwarding_da|Mux29~3_combout ;
wire \id_stage|forwarding_da|Mux29~2_combout ;
wire \id_stage|forwarding_da|Mux29~6_combout ;
wire \id_stage|forwarding_da|Mux29~11_combout ;
wire \id_stage|forwarding_da|Mux29~13_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight0~2_combout ;
wire \exe_stage|call_sub|y[9]~70_combout ;
wire \exe_stage|call_sub|y[9]~69_combout ;
wire \exe_stage|call_sub|y[9]~71_combout ;
wire \id_stage|forwarding_db|Mux22~1_combout ;
wire \wb_stage|y[9]~24_combout ;
wire \id_stage|rf|register[11][9]~q ;
wire \id_stage|rf|register[8][9]~q ;
wire \id_stage|rf|register[10][9]~q ;
wire \id_stage|rf|register[9][9]~q ;
wire \id_stage|forwarding_db|Mux22~9_combout ;
wire \id_stage|rf|register[15][9]~q ;
wire \id_stage|rf|register[14][9]~q ;
wire \id_stage|rf|register[12][9]~feeder_combout ;
wire \id_stage|rf|register[12][9]~q ;
wire \id_stage|rf|register[13][9]~q ;
wire \id_stage|forwarding_db|Mux22~10_combout ;
wire \id_stage|rf|register[3][9]~DUPLICATE_q ;
wire \id_stage|rf|register[1][9]~feeder_combout ;
wire \id_stage|rf|register[1][9]~q ;
wire \id_stage|rf|register[2][9]~feeder_combout ;
wire \id_stage|rf|register[2][9]~q ;
wire \id_stage|rf|register[7][9]~DUPLICATE_q ;
wire \id_stage|rf|register[6][9]~q ;
wire \id_stage|rf|register[5][9]~feeder_combout ;
wire \id_stage|rf|register[5][9]~q ;
wire \id_stage|rf|register[4][9]~feeder_combout ;
wire \id_stage|rf|register[4][9]~q ;
wire \id_stage|forwarding_db|Mux22~7_combout ;
wire \id_stage|forwarding_db|Mux22~8_combout ;
wire \id_stage|rf|register[25][9]~q ;
wire \id_stage|rf|register[21][9]~q ;
wire \id_stage|rf|register[29][9]~q ;
wire \id_stage|rf|register[17][9]~q ;
wire \id_stage|forwarding_db|Mux22~3_combout ;
wire \id_stage|rf|register[31][9]~q ;
wire \id_stage|rf|register[27][9]~DUPLICATE_q ;
wire \id_stage|rf|register[23][9]~DUPLICATE_q ;
wire \id_stage|rf|register[19][9]~q ;
wire \id_stage|forwarding_db|Mux22~5_combout ;
wire \id_stage|rf|register[22][9]~q ;
wire \id_stage|rf|register[18][9]~feeder_combout ;
wire \id_stage|rf|register[18][9]~q ;
wire \id_stage|rf|register[30][9]~q ;
wire \id_stage|rf|register[26][9]~feeder_combout ;
wire \id_stage|rf|register[26][9]~q ;
wire \id_stage|forwarding_db|Mux22~4_combout ;
wire \id_stage|rf|register[28][9]~q ;
wire \id_stage|rf|register[16][9]~q ;
wire \id_stage|rf|register[24][9]~q ;
wire \id_stage|rf|register[20][9]~feeder_combout ;
wire \id_stage|rf|register[20][9]~q ;
wire \id_stage|forwarding_db|Mux22~2_combout ;
wire \id_stage|forwarding_db|Mux22~6_combout ;
wire \id_stage|forwarding_db|Mux22~11_combout ;
wire \id_stage|forwarding_db|Mux22~12_combout ;
wire \exe_stage|alu_b|y[9]~11_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~37_sumout ;
wire \exe_stage|call_sub|y[9]~72_combout ;
wire \exe_stage|call_sub|y[9]~73_combout ;
wire \exe_stage|call_sub|y[9]~74_combout ;
wire \id_stage|forwarding_da|Mux22~0_combout ;
wire \id_stage|forwarding_da|Mux22~9_combout ;
wire \id_stage|rf|register[3][9]~q ;
wire \id_stage|rf|register[6][9]~DUPLICATE_q ;
wire \id_stage|rf|register[7][9]~q ;
wire \id_stage|forwarding_da|Mux22~7_combout ;
wire \id_stage|forwarding_da|Mux22~8_combout ;
wire \id_stage|forwarding_da|Mux22~10_combout ;
wire \id_stage|rf|register[22][9]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux22~4_combout ;
wire \id_stage|rf|register[23][9]~q ;
wire \id_stage|rf|register[27][9]~q ;
wire \id_stage|forwarding_da|Mux22~5_combout ;
wire \id_stage|forwarding_da|Mux22~2_combout ;
wire \id_stage|forwarding_da|Mux22~3_combout ;
wire \id_stage|forwarding_da|Mux22~6_combout ;
wire \id_stage|forwarding_da|Mux22~11_combout ;
wire \id_stage|forwarding_da|Mux22~1_combout ;
wire \id_stage|forwarding_da|Mux22~12_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout ;
wire \exe_stage|agorithm_logic_unit|Mux0~0_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~1_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~2_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~3_combout ;
wire \exe_stage|agorithm_logic_unit|Mux16~0_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~0_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~1_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~4_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~5_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~1_sumout ;
wire \exe_stage|agorithm_logic_unit|Mux31~8_combout ;
wire \exe_stage|agorithm_logic_unit|Mux31~6_combout ;
wire \id_stage|forwarding_db|Mux31~15_combout ;
wire \mem_stage|datain[0]~0_combout ;
wire \mem_stage|mem_out_mux|y[0]~0_combout ;
wire \wb_stage|y[0]~0_combout ;
wire \id_stage|rf|register[14][0]~q ;
wire \id_stage|forwarding_da|Mux31~10_combout ;
wire \id_stage|rf|register[3][0]~q ;
wire \id_stage|forwarding_da|Mux31~7_combout ;
wire \id_stage|forwarding_da|Mux31~8_combout ;
wire \id_stage|forwarding_da|Mux31~5_combout ;
wire \id_stage|forwarding_da|Mux31~2_combout ;
wire \id_stage|forwarding_da|Mux31~3_combout ;
wire \id_stage|rf|register[30][0]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux31~4_combout ;
wire \id_stage|forwarding_da|Mux31~6_combout ;
wire \id_stage|forwarding_da|Mux31~9_combout ;
wire \id_stage|forwarding_da|Mux31~11_combout ;
wire \id_stage|forwarding_da|Mux31~18_combout ;
wire \id_stage|forwarding_da|Mux31~14_combout ;
wire \id_stage|forwarding_da|Mux31~19_combout ;
wire \id_stage|forwarding_da|Mux31~17_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftRight1~2_combout ;
wire \exe_stage|call_sub|y[4]~26_combout ;
wire \exe_stage|call_sub|y[4]~29_combout ;
wire \exe_stage|call_sub|y[4]~41_combout ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ;
wire \in_port1[4]~input_o ;
wire \in_port0[4]~input_o ;
wire \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout ;
wire \id_stage|forwarding_da|Mux27~16_combout ;
wire \id_stage|forwarding_da|Mux27~13_combout ;
wire \id_stage|forwarding_da|Mux27~12_combout ;
wire \id_stage|rf|register[2][4]~DUPLICATE_q ;
wire \id_stage|rf|register[1][4]~DUPLICATE_q ;
wire \id_stage|rf|register[3][4]~DUPLICATE_q ;
wire \id_stage|rf|register[6][4]~q ;
wire \id_stage|rf|register[7][4]~q ;
wire \id_stage|forwarding_da|Mux27~10_combout ;
wire \id_stage|forwarding_da|Mux27~11_combout ;
wire \id_stage|rf|register[25][4]~DUPLICATE_q ;
wire \id_stage|rf|register[17][4]~q ;
wire \id_stage|forwarding_da|Mux27~6_combout ;
wire \id_stage|forwarding_da|Mux27~5_combout ;
wire \id_stage|rf|register[30][4]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux27~7_combout ;
wire \id_stage|rf|register[31][4]~q ;
wire \id_stage|rf|register[27][4]~DUPLICATE_q ;
wire \id_stage|rf|register[23][4]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux27~8_combout ;
wire \id_stage|forwarding_da|Mux27~9_combout ;
wire \id_stage|forwarding_da|Mux27~14_combout ;
wire \id_stage|forwarding_da|Mux27~15_combout ;
wire \exe_stage|call_sub|y[1]~9_combout ;
wire \exe_stage|call_sub|y[2]~20_combout ;
wire \mem_stage|mem_out_mux|y[1]~22_combout ;
wire \mem_stage|datain[1]~1_combout ;
wire \id_stage|forwarding_da|Mux24~12_combout ;
wire \id_stage|forwarding_da|Mux24~8_combout ;
wire \id_stage|rf|register[9][7]~q ;
wire \id_stage|rf|register[10][7]~q ;
wire \id_stage|forwarding_da|Mux24~7_combout ;
wire \id_stage|rf|register[23][7]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux24~3_combout ;
wire \id_stage|rf|register[25][7]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux24~1_combout ;
wire \id_stage|forwarding_da|Mux24~2_combout ;
wire \id_stage|forwarding_da|Mux24~0_combout ;
wire \id_stage|forwarding_da|Mux24~4_combout ;
wire \id_stage|rf|register[1][7]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux24~5_combout ;
wire \id_stage|forwarding_da|Mux24~6_combout ;
wire \id_stage|forwarding_da|Mux24~9_combout ;
wire \id_stage|forwarding_da|Mux24~11_combout ;
wire \id_stage|forwarding_da|Mux24~10_combout ;
wire \exe_stage|call_sub|y[7]~54_combout ;
wire \exe_stage|call_sub|y[7]~56_combout ;
wire \wb_stage|y[31]~3_combout ;
wire \id_stage|rf|register[14][31]~q ;
wire \id_stage|rf|register[13][31]~q ;
wire \id_stage|rf|register[12][31]~q ;
wire \id_stage|rf|register[15][31]~q ;
wire \id_stage|forwarding_db|Mux0~7_combout ;
wire \id_stage|rf|register[11][31]~q ;
wire \id_stage|rf|register[10][31]~q ;
wire \id_stage|rf|register[9][31]~q ;
wire \id_stage|rf|register[8][31]~q ;
wire \id_stage|forwarding_db|Mux0~6_combout ;
wire \id_stage|rf|register[2][31]~q ;
wire \id_stage|rf|register[3][31]~DUPLICATE_q ;
wire \id_stage|rf|register[1][31]~DUPLICATE_q ;
wire \id_stage|rf|register[6][31]~q ;
wire \id_stage|rf|register[4][31]~q ;
wire \id_stage|rf|register[7][31]~q ;
wire \id_stage|rf|register[5][31]~q ;
wire \id_stage|forwarding_db|Mux0~4_combout ;
wire \id_stage|forwarding_db|Mux0~5_combout ;
wire \id_stage|rf|register[27][31]~feeder_combout ;
wire \id_stage|rf|register[27][31]~q ;
wire \id_stage|rf|register[31][31]~feeder_combout ;
wire \id_stage|rf|register[31][31]~q ;
wire \id_stage|rf|register[23][31]~q ;
wire \id_stage|rf|register[19][31]~feeder_combout ;
wire \id_stage|rf|register[19][31]~q ;
wire \id_stage|forwarding_db|Mux0~3_combout ;
wire \id_stage|rf|register[29][31]~q ;
wire \id_stage|rf|register[17][31]~q ;
wire \id_stage|rf|register[25][31]~q ;
wire \id_stage|rf|register[21][31]~q ;
wire \id_stage|forwarding_db|Mux0~1_combout ;
wire \id_stage|rf|register[28][31]~q ;
wire \id_stage|rf|register[20][31]~q ;
wire \id_stage|rf|register[16][31]~q ;
wire \id_stage|rf|register[24][31]~q ;
wire \id_stage|forwarding_db|Mux0~0_combout ;
wire \id_stage|rf|register[26][31]~q ;
wire \id_stage|rf|register[18][31]~feeder_combout ;
wire \id_stage|rf|register[18][31]~q ;
wire \id_stage|rf|register[22][31]~q ;
wire \id_stage|rf|register[30][31]~q ;
wire \id_stage|forwarding_db|Mux0~2_combout ;
wire \id_stage|forwarding_db|Mux0~10_combout ;
wire \id_stage|forwarding_db|Mux0~11_combout ;
wire \id_stage|forwarding_db|Mux0~8_combout ;
wire \id_stage|forwarding_db|Mux0~9_combout ;
wire \exe_stage|alu_b|y[31]~15_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~138_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~139_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout ;
wire \exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout ;
wire \exe_stage|agorithm_logic_unit|Mux0~1_combout ;
wire \exe_stage|agorithm_logic_unit|Mux0~2_combout ;
wire \exe_stage|agorithm_logic_unit|Add0~132 ;
wire \exe_stage|agorithm_logic_unit|Add0~135_sumout ;
wire \exe_stage|agorithm_logic_unit|Mux0~3_combout ;
wire \id_stage|forwarding_da|Mux0~7_combout ;
wire \id_stage|forwarding_da|Mux0~6_combout ;
wire \id_stage|rf|register[3][31]~q ;
wire \id_stage|rf|register[1][31]~q ;
wire \id_stage|forwarding_da|Mux0~4_combout ;
wire \id_stage|forwarding_da|Mux0~5_combout ;
wire \id_stage|rf|register[29][31]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux0~1_combout ;
wire \id_stage|forwarding_da|Mux0~3_combout ;
wire \id_stage|forwarding_da|Mux0~0_combout ;
wire \id_stage|rf|register[30][31]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux0~2_combout ;
wire \id_stage|forwarding_da|Mux0~10_combout ;
wire \id_stage|forwarding_da|Mux0~11_combout ;
wire \id_stage|forwarding_da|Mux0~8_combout ;
wire \id_stage|forwarding_da|Mux0~9_combout ;
wire \id_stage|WideNor0~0_combout ;
wire \id_stage|comb~13_combout ;
wire \id_stage|comb~14_combout ;
wire \id_stage|comb~2_combout ;
wire \id_stage|WideNor0~14_combout ;
wire \id_stage|WideNor0~1_combout ;
wire \id_stage|WideNor0~10_combout ;
wire \id_stage|WideNor0~4_combout ;
wire \id_stage|WideNor0~20_combout ;
wire \id_stage|WideNor0~11_combout ;
wire \id_stage|WideNor0~6_combout ;
wire \id_stage|comb~15_combout ;
wire \id_stage|comb~16_combout ;
wire \id_stage|comb~3_combout ;
wire \id_stage|WideNor0~21_combout ;
wire \id_stage|forwarding_da|Mux28~1_combout ;
wire \id_stage|forwarding_da|Mux28~0_combout ;
wire \id_stage|WideNor0~7_combout ;
wire \id_stage|comb~17_combout ;
wire \id_stage|comb~4_combout ;
wire \id_stage|comb~18_combout ;
wire \id_stage|comb~0_combout ;
wire \id_stage|WideNor0~19_combout ;
wire \id_stage|WideNor0~3_combout ;
wire \id_stage|WideNor0~2_combout ;
wire \id_stage|WideNor0~15_combout ;
wire \inst_reg|inst[20]~0_combout ;
wire \id_stage|cu|comb~0_combout ;
wire \id_stage|cu|jal~combout ;
wire \de_reg|ejal~q ;
wire \id_stage|Equal19~4_combout ;
wire \id_stage|Equal19~3_combout ;
wire \id_stage|Equal19~2_combout ;
wire \prog_cnt|pc[28]~4_combout ;
wire \if_stage|Add0~17_sumout ;
wire \if_stage|Add0~9_sumout ;
wire \if_stage|Add0~5_sumout ;
wire \id_stage|Add0~2 ;
wire \id_stage|Add0~6 ;
wire \id_stage|Add0~10 ;
wire \id_stage|Add0~14 ;
wire \id_stage|Add0~18 ;
wire \id_stage|Add0~21_sumout ;
wire \id_stage|forwarding_db|Mux31~3_combout ;
wire \id_stage|forwarding_db|Mux31~14_combout ;
wire \id_stage|forwarding_da|Mux31~16_combout ;
wire \id_stage|comb~1_combout ;
wire \id_stage|WideNor0~5_combout ;
wire \id_stage|WideNor0~17_combout ;
wire \id_stage|WideNor0~18_combout ;
wire \id_stage|WideNor0~12_combout ;
wire \id_stage|WideNor0~13_combout ;
wire \id_stage|cu|pcsource[0]~2_combout ;
wire \prog_cnt|pc~9_combout ;
wire \id_stage|Add0~17_sumout ;
wire \prog_cnt|pc~8_combout ;
wire \id_stage|cu|regrt~0_combout ;
wire \de_reg|ern0~0_combout ;
wire \id_stage|fwda~3_combout ;
wire \id_stage|fwda~0_combout ;
wire \id_stage|forwarding_da|Mux12~0_combout ;
wire \id_stage|forwarding_da|Mux26~2_combout ;
wire \id_stage|forwarding_da|Mux26~11_combout ;
wire \id_stage|rf|register[7][5]~DUPLICATE_q ;
wire \id_stage|rf|register[5][5]~DUPLICATE_q ;
wire \id_stage|rf|register[4][5]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux26~8_combout ;
wire \id_stage|forwarding_da|Mux26~9_combout ;
wire \id_stage|forwarding_da|Mux26~6_combout ;
wire \id_stage|rf|register[25][5]~q ;
wire \id_stage|forwarding_da|Mux26~4_combout ;
wire \id_stage|rf|register[22][5]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux26~5_combout ;
wire \id_stage|forwarding_da|Mux26~3_combout ;
wire \id_stage|forwarding_da|Mux26~7_combout ;
wire \id_stage|rf|register[11][5]~q ;
wire \id_stage|forwarding_da|Mux26~10_combout ;
wire \id_stage|forwarding_da|Mux26~12_combout ;
wire \id_stage|forwarding_da|Mux26~14_combout ;
wire \id_stage|forwarding_da|Mux26~15_combout ;
wire \id_stage|forwarding_da|Mux26~13_combout ;
wire \id_stage|Add0~13_sumout ;
wire \prog_cnt|pc~7_combout ;
wire \id_stage|Add0~9_sumout ;
wire \prog_cnt|pc~6_combout ;
wire \id_stage|Equal18~1_combout ;
wire \id_stage|Equal18~2_combout ;
wire \id_stage|Equal18~0_combout ;
wire \id_stage|forwarding_da|Mux31~12_combout ;
wire \id_stage|rf|register[1][3]~q ;
wire \id_stage|rf|register[3][3]~q ;
wire \id_stage|rf|register[4][3]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux28~7_combout ;
wire \id_stage|forwarding_da|Mux28~8_combout ;
wire \id_stage|forwarding_da|Mux28~9_combout ;
wire \id_stage|forwarding_da|Mux28~10_combout ;
wire \id_stage|rf|register[19][3]~q ;
wire \id_stage|rf|register[31][3]~q ;
wire \id_stage|forwarding_da|Mux28~5_combout ;
wire \id_stage|rf|register[30][3]~q ;
wire \id_stage|rf|register[18][3]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux28~4_combout ;
wire \id_stage|rf|register[24][3]~DUPLICATE_q ;
wire \id_stage|rf|register[16][3]~DUPLICATE_q ;
wire \id_stage|rf|register[28][3]~DUPLICATE_q ;
wire \id_stage|forwarding_da|Mux28~2_combout ;
wire \id_stage|rf|register[25][3]~q ;
wire \id_stage|rf|register[29][3]~q ;
wire \id_stage|forwarding_da|Mux28~3_combout ;
wire \id_stage|forwarding_da|Mux28~6_combout ;
wire \id_stage|forwarding_da|Mux28~13_combout ;
wire \id_stage|forwarding_da|Mux28~11_combout ;
wire \id_stage|forwarding_da|Mux28~12_combout ;
wire \id_stage|Add0~5_sumout ;
wire \prog_cnt|pc~5_combout ;
wire \id_stage|cu|i_jr~combout ;
wire \id_stage|cu|pcsource[1]~0_combout ;
wire \id_stage|Add0~1_sumout ;
wire \prog_cnt|pc~3_combout ;
wire \id_stage|cu|shift~0_combout ;
wire \id_stage|forwarding_da|Mux31~0_combout ;
wire \id_stage|forwarding_da|Mux31~1_combout ;
wire \id_stage|forwarding_da|Mux31~15_combout ;
wire \prog_cnt|pc~0_combout ;
wire \id_stage|wpcir~1_combout ;
wire \id_stage|forwarding_da|Mux29~0_combout ;
wire \id_stage|forwarding_da|Mux29~12_combout ;
wire \id_stage|WideNor0~8_combout ;
wire \id_stage|comb~9_combout ;
wire \id_stage|comb~10_combout ;
wire \id_stage|comb~6_combout ;
wire \id_stage|comb~12_combout ;
wire \id_stage|comb~11_combout ;
wire \id_stage|comb~7_combout ;
wire \id_stage|forwarding_da|Mux30~11_combout ;
wire \id_stage|forwarding_db|Mux30~11_combout ;
wire \id_stage|comb~5_combout ;
wire \id_stage|WideNor0~16_combout ;
wire \id_stage|WideNor0~9_combout ;
wire \id_stage|cu|pcsource~1_combout ;
wire \prog_cnt|pc[0]~1_combout ;
wire \prog_cnt|pc~2_combout ;
wire \if_stage|Add0~22 ;
wire \if_stage|Add0~25_sumout ;
wire \id_stage|Add0~22 ;
wire \id_stage|Add0~25_sumout ;
wire \prog_cnt|pc~10_combout ;
wire \if_stage|Add0~26 ;
wire \if_stage|Add0~29_sumout ;
wire \id_stage|Add0~26 ;
wire \id_stage|Add0~29_sumout ;
wire \prog_cnt|pc~11_combout ;
wire \if_stage|Add0~30 ;
wire \if_stage|Add0~33_sumout ;
wire \id_stage|Add0~30 ;
wire \id_stage|Add0~33_sumout ;
wire \prog_cnt|pc~12_combout ;
wire \if_stage|Add0~34 ;
wire \if_stage|Add0~37_sumout ;
wire \id_stage|Add0~34 ;
wire \id_stage|Add0~37_sumout ;
wire \prog_cnt|pc~13_combout ;
wire \if_stage|Add0~38 ;
wire \if_stage|Add0~41_sumout ;
wire \id_stage|Add0~38 ;
wire \id_stage|Add0~41_sumout ;
wire \prog_cnt|pc~14_combout ;
wire \if_stage|Add0~42 ;
wire \if_stage|Add0~45_sumout ;
wire \id_stage|Add0~42 ;
wire \id_stage|Add0~45_sumout ;
wire \prog_cnt|pc~15_combout ;
wire \if_stage|Add0~46 ;
wire \if_stage|Add0~49_sumout ;
wire \id_stage|Add0~46 ;
wire \id_stage|Add0~49_sumout ;
wire \prog_cnt|pc~16_combout ;
wire \if_stage|Add0~50 ;
wire \if_stage|Add0~53_sumout ;
wire \id_stage|Add0~50 ;
wire \id_stage|Add0~53_sumout ;
wire \prog_cnt|pc~17_combout ;
wire \if_stage|Add0~54 ;
wire \if_stage|Add0~57_sumout ;
wire \id_stage|Add0~54 ;
wire \id_stage|Add0~57_sumout ;
wire \prog_cnt|pc~18_combout ;
wire \if_stage|Add0~58 ;
wire \if_stage|Add0~61_sumout ;
wire \id_stage|Add0~58 ;
wire \id_stage|Add0~61_sumout ;
wire \prog_cnt|pc~19_combout ;
wire \if_stage|Add0~62 ;
wire \if_stage|Add0~65_sumout ;
wire \id_stage|Add0~62 ;
wire \id_stage|Add0~65_sumout ;
wire \prog_cnt|pc~20_combout ;
wire \if_stage|Add0~66 ;
wire \if_stage|Add0~69_sumout ;
wire \id_stage|Add0~66 ;
wire \id_stage|Add0~69_sumout ;
wire \prog_cnt|pc~21_combout ;
wire \if_stage|Add0~70 ;
wire \if_stage|Add0~73_sumout ;
wire \id_stage|Add0~70 ;
wire \id_stage|Add0~73_sumout ;
wire \prog_cnt|pc~22_combout ;
wire \if_stage|Add0~74 ;
wire \if_stage|Add0~77_sumout ;
wire \id_stage|Add0~74 ;
wire \id_stage|Add0~77_sumout ;
wire \prog_cnt|pc~23_combout ;
wire \if_stage|Add0~78 ;
wire \if_stage|Add0~81_sumout ;
wire \id_stage|Add0~78 ;
wire \id_stage|Add0~81_sumout ;
wire \prog_cnt|pc~24_combout ;
wire \if_stage|Add0~82 ;
wire \if_stage|Add0~85_sumout ;
wire \id_stage|Add0~82 ;
wire \id_stage|Add0~85_sumout ;
wire \prog_cnt|pc~25_combout ;
wire \if_stage|Add0~86 ;
wire \if_stage|Add0~89_sumout ;
wire \id_stage|Add0~86 ;
wire \id_stage|Add0~89_sumout ;
wire \prog_cnt|pc~26_combout ;
wire \if_stage|Add0~90 ;
wire \if_stage|Add0~93_sumout ;
wire \id_stage|Add0~90 ;
wire \id_stage|Add0~93_sumout ;
wire \prog_cnt|pc~27_combout ;
wire \if_stage|Add0~94 ;
wire \if_stage|Add0~97_sumout ;
wire \id_stage|Add0~94 ;
wire \id_stage|Add0~97_sumout ;
wire \prog_cnt|pc~28_combout ;
wire \if_stage|Add0~98 ;
wire \if_stage|Add0~101_sumout ;
wire \id_stage|Add0~98 ;
wire \id_stage|Add0~101_sumout ;
wire \prog_cnt|pc~29_combout ;
wire \if_stage|Add0~102 ;
wire \if_stage|Add0~105_sumout ;
wire \id_stage|Add0~102 ;
wire \id_stage|Add0~105_sumout ;
wire \prog_cnt|pc~30_combout ;
wire \if_stage|Add0~106 ;
wire \if_stage|Add0~109_sumout ;
wire \id_stage|Add0~106 ;
wire \id_stage|Add0~109_sumout ;
wire \prog_cnt|pc~31_combout ;
wire \if_stage|Add0~110 ;
wire \if_stage|Add0~113_sumout ;
wire \id_stage|Add0~110 ;
wire \id_stage|Add0~113_sumout ;
wire \prog_cnt|pc~32_combout ;
wire \if_stage|Add0~114 ;
wire \if_stage|Add0~117_sumout ;
wire \id_stage|Add0~114 ;
wire \id_stage|Add0~117_sumout ;
wire \prog_cnt|pc~33_combout ;
wire \mem_stage|io_output_regx3|Decoder0~0_combout ;
wire \mem_stage|io_output_regx3|Decoder0~1_combout ;
wire \trans4|WideOr6~0_combout ;
wire \trans4|WideOr5~0_combout ;
wire \trans4|WideOr4~0_combout ;
wire \trans4|WideOr3~0_combout ;
wire \trans4|WideOr2~0_combout ;
wire \trans4|WideOr1~0_combout ;
wire \trans4|WideOr0~0_combout ;
wire \trans5|WideOr6~0_combout ;
wire \trans5|WideOr5~0_combout ;
wire \trans5|WideOr4~0_combout ;
wire \trans5|WideOr3~0_combout ;
wire \trans5|WideOr2~0_combout ;
wire \trans5|WideOr1~0_combout ;
wire \trans5|WideOr0~0_combout ;
wire \mem_stage|io_output_regx3|Decoder0~2_combout ;
wire \trans2|WideOr6~0_combout ;
wire \trans2|WideOr5~0_combout ;
wire \trans2|WideOr4~0_combout ;
wire \trans2|WideOr3~0_combout ;
wire \trans2|WideOr2~0_combout ;
wire \trans2|WideOr1~0_combout ;
wire \trans2|WideOr0~0_combout ;
wire \trans3|WideOr6~0_combout ;
wire \trans3|WideOr5~0_combout ;
wire \trans3|WideOr4~0_combout ;
wire \trans3|WideOr3~0_combout ;
wire \trans3|WideOr2~0_combout ;
wire \trans3|WideOr1~0_combout ;
wire \trans3|WideOr0~0_combout ;
wire \mem_stage|io_output_regx3|Decoder0~3_combout ;
wire \trans0|WideOr6~0_combout ;
wire \trans0|WideOr5~0_combout ;
wire \trans0|WideOr4~0_combout ;
wire \trans0|WideOr3~0_combout ;
wire \trans0|WideOr2~0_combout ;
wire \trans0|WideOr1~0_combout ;
wire \trans0|WideOr0~0_combout ;
wire \trans1|WideOr6~0_combout ;
wire \trans1|WideOr5~0_combout ;
wire \trans1|WideOr4~0_combout ;
wire \trans1|WideOr3~0_combout ;
wire \trans1|WideOr2~0_combout ;
wire \trans1|WideOr1~0_combout ;
wire \trans1|WideOr0~0_combout ;
wire [31:0] \prog_cnt|pc ;
wire [31:0] \if_stage|irom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst_reg|inst ;
wire [31:0] \inst_reg|dpc4 ;
wire [31:0] \id_stage|offset ;
wire [1:0] \id_stage|fwda ;
wire [4:0] \de_reg|ern0 ;
wire [31:0] \de_reg|eimm ;
wire [31:0] \de_reg|eb ;
wire [3:0] \de_reg|ealuc ;
wire [31:0] \de_reg|ea ;
wire [4:0] \exe_stage|ern ;
wire [31:0] \mem_stage|io_output_regx3|out_port1 ;
wire [31:0] \mem_stage|io_input_regx2|in_reg1 ;
wire [31:0] \mem_stage|io_output_regx3|out_port2 ;
wire [31:0] \mw_reg|wmo ;
wire [31:0] \mw_reg|walu ;
wire [31:0] \em_reg|mb ;
wire [4:0] \mw_reg|wrn ;
wire [31:0] \mem_stage|io_output_regx3|out_port0 ;
wire [4:0] \em_reg|mrn ;
wire [31:0] \mem_stage|dram|altsyncram_component|auto_generated|q_a ;
wire [31:0] \em_reg|malu ;
wire [31:0] \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data ;
wire [31:0] \mem_stage|io_input_regx2|in_reg0 ;

wire [19:0] \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [39:0] \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [0] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [17] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [18] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [20] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [21] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [22] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [23] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [24] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [25] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [26] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [27] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [1] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [2] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [3] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [4] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [5] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [6] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [7] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [8] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [9] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [10] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [11] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [12] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [13] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [15] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [16] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [19] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [18];
assign \mem_stage|dram|altsyncram_component|auto_generated|q_a [30] = \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [19];

assign \if_stage|irom|altsyncram_component|auto_generated|q_a [0] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [1] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [2] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [3] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [4] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [5] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [6] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [7] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [8] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [9] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [10] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [11] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [12] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [13] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [14] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [15] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [16] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [17] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [18] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [19] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [20] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [21] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [22] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [23] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [24] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [25] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [26] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [27] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [28] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [29] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [30] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \if_stage|irom|altsyncram_component|auto_generated|q_a [31] = \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \pc[0]~output (
	.i(\prog_cnt|pc [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \pc[1]~output (
	.i(\prog_cnt|pc [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \pc[2]~output (
	.i(\prog_cnt|pc [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \pc[3]~output (
	.i(\prog_cnt|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \pc[4]~output (
	.i(\prog_cnt|pc [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \pc[5]~output (
	.i(\prog_cnt|pc [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \pc[6]~output (
	.i(\prog_cnt|pc [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \pc[7]~output (
	.i(\prog_cnt|pc [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \pc[8]~output (
	.i(\prog_cnt|pc [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \pc[9]~output (
	.i(\prog_cnt|pc [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \pc[10]~output (
	.i(\prog_cnt|pc [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[10]),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \pc[11]~output (
	.i(\prog_cnt|pc [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[11]),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \pc[12]~output (
	.i(\prog_cnt|pc [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[12]),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \pc[13]~output (
	.i(\prog_cnt|pc [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[13]),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \pc[14]~output (
	.i(\prog_cnt|pc [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[14]),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \pc[15]~output (
	.i(\prog_cnt|pc [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[15]),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \pc[16]~output (
	.i(\prog_cnt|pc [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[16]),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
defparam \pc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \pc[17]~output (
	.i(\prog_cnt|pc [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[17]),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
defparam \pc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \pc[18]~output (
	.i(\prog_cnt|pc [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[18]),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
defparam \pc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \pc[19]~output (
	.i(\prog_cnt|pc [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[19]),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
defparam \pc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \pc[20]~output (
	.i(\prog_cnt|pc [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[20]),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
defparam \pc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \pc[21]~output (
	.i(\prog_cnt|pc [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[21]),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
defparam \pc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \pc[22]~output (
	.i(\prog_cnt|pc [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[22]),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
defparam \pc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \pc[23]~output (
	.i(\prog_cnt|pc [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[23]),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
defparam \pc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \pc[24]~output (
	.i(\prog_cnt|pc [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[24]),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
defparam \pc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \pc[25]~output (
	.i(\prog_cnt|pc [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[25]),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
defparam \pc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \pc[26]~output (
	.i(\prog_cnt|pc [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[26]),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
defparam \pc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \pc[27]~output (
	.i(\prog_cnt|pc [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[27]),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
defparam \pc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \pc[28]~output (
	.i(\prog_cnt|pc [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[28]),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
defparam \pc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \pc[29]~output (
	.i(\prog_cnt|pc [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[29]),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
defparam \pc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \pc[30]~output (
	.i(\prog_cnt|pc [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[30]),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
defparam \pc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \pc[31]~output (
	.i(\prog_cnt|pc [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[31]),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
defparam \pc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \inst[0]~output (
	.i(\inst_reg|inst [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[0]),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
defparam \inst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \inst[1]~output (
	.i(\inst_reg|inst [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[1]),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
defparam \inst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \inst[2]~output (
	.i(\inst_reg|inst [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[2]),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
defparam \inst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \inst[3]~output (
	.i(\inst_reg|inst [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[3]),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
defparam \inst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \inst[4]~output (
	.i(\inst_reg|inst [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[4]),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
defparam \inst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \inst[5]~output (
	.i(\inst_reg|inst [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[5]),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
defparam \inst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \inst[6]~output (
	.i(\inst_reg|inst [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[6]),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
defparam \inst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \inst[7]~output (
	.i(\inst_reg|inst [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[7]),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
defparam \inst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \inst[8]~output (
	.i(\inst_reg|inst [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[8]),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
defparam \inst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \inst[9]~output (
	.i(\inst_reg|inst [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[9]),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
defparam \inst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \inst[10]~output (
	.i(\inst_reg|inst [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[10]),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
defparam \inst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \inst[11]~output (
	.i(\inst_reg|inst [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[11]),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
defparam \inst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \inst[12]~output (
	.i(\inst_reg|inst [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[12]),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
defparam \inst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \inst[13]~output (
	.i(\inst_reg|inst [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[13]),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
defparam \inst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \inst[14]~output (
	.i(\inst_reg|inst [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[14]),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
defparam \inst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \inst[15]~output (
	.i(\inst_reg|inst [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[15]),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
defparam \inst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \inst[16]~output (
	.i(\inst_reg|inst [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[16]),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
defparam \inst[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \inst[17]~output (
	.i(\inst_reg|inst [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[17]),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
defparam \inst[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \inst[18]~output (
	.i(\inst_reg|inst [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[18]),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
defparam \inst[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \inst[19]~output (
	.i(\inst_reg|inst [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[19]),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
defparam \inst[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \inst[20]~output (
	.i(\inst_reg|inst [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[20]),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
defparam \inst[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \inst[21]~output (
	.i(\inst_reg|inst [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[21]),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
defparam \inst[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \inst[22]~output (
	.i(\inst_reg|inst [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[22]),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
defparam \inst[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \inst[23]~output (
	.i(\inst_reg|inst [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[23]),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
defparam \inst[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \inst[24]~output (
	.i(\inst_reg|inst [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[24]),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
defparam \inst[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \inst[25]~output (
	.i(\inst_reg|inst [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[25]),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
defparam \inst[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \inst[26]~output (
	.i(\inst_reg|inst [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[26]),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
defparam \inst[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \inst[27]~output (
	.i(\inst_reg|inst [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[27]),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
defparam \inst[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \inst[28]~output (
	.i(\inst_reg|inst [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[28]),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
defparam \inst[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \inst[29]~output (
	.i(\inst_reg|inst [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[29]),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
defparam \inst[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \inst[30]~output (
	.i(\inst_reg|inst [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[30]),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
defparam \inst[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \inst[31]~output (
	.i(\inst_reg|inst [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[31]),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
defparam \inst[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \ealu[0]~output (
	.i(\exe_stage|agorithm_logic_unit|Mux31~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[0]),
	.obar());
// synopsys translate_off
defparam \ealu[0]~output .bus_hold = "false";
defparam \ealu[0]~output .open_drain_output = "false";
defparam \ealu[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \ealu[1]~output (
	.i(\exe_stage|call_sub|y[1]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[1]),
	.obar());
// synopsys translate_off
defparam \ealu[1]~output .bus_hold = "false";
defparam \ealu[1]~output .open_drain_output = "false";
defparam \ealu[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \ealu[2]~output (
	.i(\exe_stage|call_sub|y[2]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[2]),
	.obar());
// synopsys translate_off
defparam \ealu[2]~output .bus_hold = "false";
defparam \ealu[2]~output .open_drain_output = "false";
defparam \ealu[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ealu[3]~output (
	.i(\exe_stage|call_sub|y[3]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[3]),
	.obar());
// synopsys translate_off
defparam \ealu[3]~output .bus_hold = "false";
defparam \ealu[3]~output .open_drain_output = "false";
defparam \ealu[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \ealu[4]~output (
	.i(\exe_stage|call_sub|y[4]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[4]),
	.obar());
// synopsys translate_off
defparam \ealu[4]~output .bus_hold = "false";
defparam \ealu[4]~output .open_drain_output = "false";
defparam \ealu[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \ealu[5]~output (
	.i(\exe_stage|call_sub|y[5]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[5]),
	.obar());
// synopsys translate_off
defparam \ealu[5]~output .bus_hold = "false";
defparam \ealu[5]~output .open_drain_output = "false";
defparam \ealu[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \ealu[6]~output (
	.i(\exe_stage|call_sub|y[6]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[6]),
	.obar());
// synopsys translate_off
defparam \ealu[6]~output .bus_hold = "false";
defparam \ealu[6]~output .open_drain_output = "false";
defparam \ealu[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \ealu[7]~output (
	.i(\exe_stage|call_sub|y[7]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[7]),
	.obar());
// synopsys translate_off
defparam \ealu[7]~output .bus_hold = "false";
defparam \ealu[7]~output .open_drain_output = "false";
defparam \ealu[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \ealu[8]~output (
	.i(\exe_stage|call_sub|y[8]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[8]),
	.obar());
// synopsys translate_off
defparam \ealu[8]~output .bus_hold = "false";
defparam \ealu[8]~output .open_drain_output = "false";
defparam \ealu[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ealu[9]~output (
	.i(\exe_stage|call_sub|y[9]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[9]),
	.obar());
// synopsys translate_off
defparam \ealu[9]~output .bus_hold = "false";
defparam \ealu[9]~output .open_drain_output = "false";
defparam \ealu[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \ealu[10]~output (
	.i(\exe_stage|call_sub|y[10]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[10]),
	.obar());
// synopsys translate_off
defparam \ealu[10]~output .bus_hold = "false";
defparam \ealu[10]~output .open_drain_output = "false";
defparam \ealu[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \ealu[11]~output (
	.i(\exe_stage|call_sub|y[11]~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[11]),
	.obar());
// synopsys translate_off
defparam \ealu[11]~output .bus_hold = "false";
defparam \ealu[11]~output .open_drain_output = "false";
defparam \ealu[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \ealu[12]~output (
	.i(\exe_stage|call_sub|y[12]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[12]),
	.obar());
// synopsys translate_off
defparam \ealu[12]~output .bus_hold = "false";
defparam \ealu[12]~output .open_drain_output = "false";
defparam \ealu[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \ealu[13]~output (
	.i(\exe_stage|call_sub|y[13]~94_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[13]),
	.obar());
// synopsys translate_off
defparam \ealu[13]~output .bus_hold = "false";
defparam \ealu[13]~output .open_drain_output = "false";
defparam \ealu[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \ealu[14]~output (
	.i(\exe_stage|call_sub|y[14]~97_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[14]),
	.obar());
// synopsys translate_off
defparam \ealu[14]~output .bus_hold = "false";
defparam \ealu[14]~output .open_drain_output = "false";
defparam \ealu[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \ealu[15]~output (
	.i(\exe_stage|agorithm_logic_unit|Mux16~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[15]),
	.obar());
// synopsys translate_off
defparam \ealu[15]~output .bus_hold = "false";
defparam \ealu[15]~output .open_drain_output = "false";
defparam \ealu[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \ealu[16]~output (
	.i(\exe_stage|agorithm_logic_unit|Mux15~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[16]),
	.obar());
// synopsys translate_off
defparam \ealu[16]~output .bus_hold = "false";
defparam \ealu[16]~output .open_drain_output = "false";
defparam \ealu[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \ealu[17]~output (
	.i(\exe_stage|call_sub|y[17]~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[17]),
	.obar());
// synopsys translate_off
defparam \ealu[17]~output .bus_hold = "false";
defparam \ealu[17]~output .open_drain_output = "false";
defparam \ealu[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \ealu[18]~output (
	.i(\exe_stage|call_sub|y[18]~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[18]),
	.obar());
// synopsys translate_off
defparam \ealu[18]~output .bus_hold = "false";
defparam \ealu[18]~output .open_drain_output = "false";
defparam \ealu[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \ealu[19]~output (
	.i(\exe_stage|call_sub|y[19]~119_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[19]),
	.obar());
// synopsys translate_off
defparam \ealu[19]~output .bus_hold = "false";
defparam \ealu[19]~output .open_drain_output = "false";
defparam \ealu[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \ealu[20]~output (
	.i(\exe_stage|call_sub|y[20]~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[20]),
	.obar());
// synopsys translate_off
defparam \ealu[20]~output .bus_hold = "false";
defparam \ealu[20]~output .open_drain_output = "false";
defparam \ealu[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \ealu[21]~output (
	.i(\exe_stage|call_sub|y[21]~129_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[21]),
	.obar());
// synopsys translate_off
defparam \ealu[21]~output .bus_hold = "false";
defparam \ealu[21]~output .open_drain_output = "false";
defparam \ealu[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \ealu[22]~output (
	.i(\exe_stage|call_sub|y[22]~134_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[22]),
	.obar());
// synopsys translate_off
defparam \ealu[22]~output .bus_hold = "false";
defparam \ealu[22]~output .open_drain_output = "false";
defparam \ealu[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \ealu[23]~output (
	.i(\exe_stage|call_sub|y[23]~139_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[23]),
	.obar());
// synopsys translate_off
defparam \ealu[23]~output .bus_hold = "false";
defparam \ealu[23]~output .open_drain_output = "false";
defparam \ealu[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \ealu[24]~output (
	.i(\exe_stage|call_sub|y[24]~144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[24]),
	.obar());
// synopsys translate_off
defparam \ealu[24]~output .bus_hold = "false";
defparam \ealu[24]~output .open_drain_output = "false";
defparam \ealu[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ealu[25]~output (
	.i(\exe_stage|call_sub|y[25]~149_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[25]),
	.obar());
// synopsys translate_off
defparam \ealu[25]~output .bus_hold = "false";
defparam \ealu[25]~output .open_drain_output = "false";
defparam \ealu[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \ealu[26]~output (
	.i(\exe_stage|call_sub|y[26]~154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[26]),
	.obar());
// synopsys translate_off
defparam \ealu[26]~output .bus_hold = "false";
defparam \ealu[26]~output .open_drain_output = "false";
defparam \ealu[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \ealu[27]~output (
	.i(\exe_stage|call_sub|y[27]~159_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[27]),
	.obar());
// synopsys translate_off
defparam \ealu[27]~output .bus_hold = "false";
defparam \ealu[27]~output .open_drain_output = "false";
defparam \ealu[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \ealu[28]~output (
	.i(\exe_stage|call_sub|y[28]~171_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[28]),
	.obar());
// synopsys translate_off
defparam \ealu[28]~output .bus_hold = "false";
defparam \ealu[28]~output .open_drain_output = "false";
defparam \ealu[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \ealu[29]~output (
	.i(\exe_stage|call_sub|y[29]~180_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[29]),
	.obar());
// synopsys translate_off
defparam \ealu[29]~output .bus_hold = "false";
defparam \ealu[29]~output .open_drain_output = "false";
defparam \ealu[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \ealu[30]~output (
	.i(\exe_stage|call_sub|y[30]~186_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[30]),
	.obar());
// synopsys translate_off
defparam \ealu[30]~output .bus_hold = "false";
defparam \ealu[30]~output .open_drain_output = "false";
defparam \ealu[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ealu[31]~output (
	.i(\exe_stage|agorithm_logic_unit|Mux0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ealu[31]),
	.obar());
// synopsys translate_off
defparam \ealu[31]~output .bus_hold = "false";
defparam \ealu[31]~output .open_drain_output = "false";
defparam \ealu[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \malu[0]~output (
	.i(\em_reg|malu [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[0]),
	.obar());
// synopsys translate_off
defparam \malu[0]~output .bus_hold = "false";
defparam \malu[0]~output .open_drain_output = "false";
defparam \malu[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \malu[1]~output (
	.i(\em_reg|malu [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[1]),
	.obar());
// synopsys translate_off
defparam \malu[1]~output .bus_hold = "false";
defparam \malu[1]~output .open_drain_output = "false";
defparam \malu[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \malu[2]~output (
	.i(\em_reg|malu [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[2]),
	.obar());
// synopsys translate_off
defparam \malu[2]~output .bus_hold = "false";
defparam \malu[2]~output .open_drain_output = "false";
defparam \malu[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \malu[3]~output (
	.i(\em_reg|malu [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[3]),
	.obar());
// synopsys translate_off
defparam \malu[3]~output .bus_hold = "false";
defparam \malu[3]~output .open_drain_output = "false";
defparam \malu[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \malu[4]~output (
	.i(\em_reg|malu [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[4]),
	.obar());
// synopsys translate_off
defparam \malu[4]~output .bus_hold = "false";
defparam \malu[4]~output .open_drain_output = "false";
defparam \malu[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \malu[5]~output (
	.i(\em_reg|malu [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[5]),
	.obar());
// synopsys translate_off
defparam \malu[5]~output .bus_hold = "false";
defparam \malu[5]~output .open_drain_output = "false";
defparam \malu[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \malu[6]~output (
	.i(\em_reg|malu [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[6]),
	.obar());
// synopsys translate_off
defparam \malu[6]~output .bus_hold = "false";
defparam \malu[6]~output .open_drain_output = "false";
defparam \malu[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \malu[7]~output (
	.i(\em_reg|malu [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[7]),
	.obar());
// synopsys translate_off
defparam \malu[7]~output .bus_hold = "false";
defparam \malu[7]~output .open_drain_output = "false";
defparam \malu[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \malu[8]~output (
	.i(\em_reg|malu [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[8]),
	.obar());
// synopsys translate_off
defparam \malu[8]~output .bus_hold = "false";
defparam \malu[8]~output .open_drain_output = "false";
defparam \malu[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \malu[9]~output (
	.i(\em_reg|malu [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[9]),
	.obar());
// synopsys translate_off
defparam \malu[9]~output .bus_hold = "false";
defparam \malu[9]~output .open_drain_output = "false";
defparam \malu[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \malu[10]~output (
	.i(\em_reg|malu [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[10]),
	.obar());
// synopsys translate_off
defparam \malu[10]~output .bus_hold = "false";
defparam \malu[10]~output .open_drain_output = "false";
defparam \malu[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \malu[11]~output (
	.i(\em_reg|malu [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[11]),
	.obar());
// synopsys translate_off
defparam \malu[11]~output .bus_hold = "false";
defparam \malu[11]~output .open_drain_output = "false";
defparam \malu[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \malu[12]~output (
	.i(\em_reg|malu [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[12]),
	.obar());
// synopsys translate_off
defparam \malu[12]~output .bus_hold = "false";
defparam \malu[12]~output .open_drain_output = "false";
defparam \malu[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \malu[13]~output (
	.i(\em_reg|malu [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[13]),
	.obar());
// synopsys translate_off
defparam \malu[13]~output .bus_hold = "false";
defparam \malu[13]~output .open_drain_output = "false";
defparam \malu[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \malu[14]~output (
	.i(\em_reg|malu [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[14]),
	.obar());
// synopsys translate_off
defparam \malu[14]~output .bus_hold = "false";
defparam \malu[14]~output .open_drain_output = "false";
defparam \malu[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \malu[15]~output (
	.i(\em_reg|malu [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[15]),
	.obar());
// synopsys translate_off
defparam \malu[15]~output .bus_hold = "false";
defparam \malu[15]~output .open_drain_output = "false";
defparam \malu[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \malu[16]~output (
	.i(\em_reg|malu [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[16]),
	.obar());
// synopsys translate_off
defparam \malu[16]~output .bus_hold = "false";
defparam \malu[16]~output .open_drain_output = "false";
defparam \malu[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \malu[17]~output (
	.i(\em_reg|malu [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[17]),
	.obar());
// synopsys translate_off
defparam \malu[17]~output .bus_hold = "false";
defparam \malu[17]~output .open_drain_output = "false";
defparam \malu[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \malu[18]~output (
	.i(\em_reg|malu [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[18]),
	.obar());
// synopsys translate_off
defparam \malu[18]~output .bus_hold = "false";
defparam \malu[18]~output .open_drain_output = "false";
defparam \malu[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \malu[19]~output (
	.i(\em_reg|malu [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[19]),
	.obar());
// synopsys translate_off
defparam \malu[19]~output .bus_hold = "false";
defparam \malu[19]~output .open_drain_output = "false";
defparam \malu[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \malu[20]~output (
	.i(\em_reg|malu [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[20]),
	.obar());
// synopsys translate_off
defparam \malu[20]~output .bus_hold = "false";
defparam \malu[20]~output .open_drain_output = "false";
defparam \malu[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \malu[21]~output (
	.i(\em_reg|malu [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[21]),
	.obar());
// synopsys translate_off
defparam \malu[21]~output .bus_hold = "false";
defparam \malu[21]~output .open_drain_output = "false";
defparam \malu[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \malu[22]~output (
	.i(\em_reg|malu [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[22]),
	.obar());
// synopsys translate_off
defparam \malu[22]~output .bus_hold = "false";
defparam \malu[22]~output .open_drain_output = "false";
defparam \malu[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \malu[23]~output (
	.i(\em_reg|malu [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[23]),
	.obar());
// synopsys translate_off
defparam \malu[23]~output .bus_hold = "false";
defparam \malu[23]~output .open_drain_output = "false";
defparam \malu[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \malu[24]~output (
	.i(\em_reg|malu [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[24]),
	.obar());
// synopsys translate_off
defparam \malu[24]~output .bus_hold = "false";
defparam \malu[24]~output .open_drain_output = "false";
defparam \malu[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \malu[25]~output (
	.i(\em_reg|malu [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[25]),
	.obar());
// synopsys translate_off
defparam \malu[25]~output .bus_hold = "false";
defparam \malu[25]~output .open_drain_output = "false";
defparam \malu[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \malu[26]~output (
	.i(\em_reg|malu [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[26]),
	.obar());
// synopsys translate_off
defparam \malu[26]~output .bus_hold = "false";
defparam \malu[26]~output .open_drain_output = "false";
defparam \malu[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \malu[27]~output (
	.i(\em_reg|malu [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[27]),
	.obar());
// synopsys translate_off
defparam \malu[27]~output .bus_hold = "false";
defparam \malu[27]~output .open_drain_output = "false";
defparam \malu[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \malu[28]~output (
	.i(\em_reg|malu [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[28]),
	.obar());
// synopsys translate_off
defparam \malu[28]~output .bus_hold = "false";
defparam \malu[28]~output .open_drain_output = "false";
defparam \malu[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \malu[29]~output (
	.i(\em_reg|malu [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[29]),
	.obar());
// synopsys translate_off
defparam \malu[29]~output .bus_hold = "false";
defparam \malu[29]~output .open_drain_output = "false";
defparam \malu[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \malu[30]~output (
	.i(\em_reg|malu [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[30]),
	.obar());
// synopsys translate_off
defparam \malu[30]~output .bus_hold = "false";
defparam \malu[30]~output .open_drain_output = "false";
defparam \malu[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \malu[31]~output (
	.i(\em_reg|malu [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(malu[31]),
	.obar());
// synopsys translate_off
defparam \malu[31]~output .bus_hold = "false";
defparam \malu[31]~output .open_drain_output = "false";
defparam \malu[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \walu[0]~output (
	.i(\mw_reg|walu [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[0]),
	.obar());
// synopsys translate_off
defparam \walu[0]~output .bus_hold = "false";
defparam \walu[0]~output .open_drain_output = "false";
defparam \walu[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \walu[1]~output (
	.i(\mw_reg|walu [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[1]),
	.obar());
// synopsys translate_off
defparam \walu[1]~output .bus_hold = "false";
defparam \walu[1]~output .open_drain_output = "false";
defparam \walu[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \walu[2]~output (
	.i(\mw_reg|walu [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[2]),
	.obar());
// synopsys translate_off
defparam \walu[2]~output .bus_hold = "false";
defparam \walu[2]~output .open_drain_output = "false";
defparam \walu[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \walu[3]~output (
	.i(\mw_reg|walu [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[3]),
	.obar());
// synopsys translate_off
defparam \walu[3]~output .bus_hold = "false";
defparam \walu[3]~output .open_drain_output = "false";
defparam \walu[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \walu[4]~output (
	.i(\mw_reg|walu [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[4]),
	.obar());
// synopsys translate_off
defparam \walu[4]~output .bus_hold = "false";
defparam \walu[4]~output .open_drain_output = "false";
defparam \walu[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \walu[5]~output (
	.i(\mw_reg|walu [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[5]),
	.obar());
// synopsys translate_off
defparam \walu[5]~output .bus_hold = "false";
defparam \walu[5]~output .open_drain_output = "false";
defparam \walu[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \walu[6]~output (
	.i(\mw_reg|walu [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[6]),
	.obar());
// synopsys translate_off
defparam \walu[6]~output .bus_hold = "false";
defparam \walu[6]~output .open_drain_output = "false";
defparam \walu[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \walu[7]~output (
	.i(\mw_reg|walu [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[7]),
	.obar());
// synopsys translate_off
defparam \walu[7]~output .bus_hold = "false";
defparam \walu[7]~output .open_drain_output = "false";
defparam \walu[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \walu[8]~output (
	.i(\mw_reg|walu [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[8]),
	.obar());
// synopsys translate_off
defparam \walu[8]~output .bus_hold = "false";
defparam \walu[8]~output .open_drain_output = "false";
defparam \walu[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \walu[9]~output (
	.i(\mw_reg|walu [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[9]),
	.obar());
// synopsys translate_off
defparam \walu[9]~output .bus_hold = "false";
defparam \walu[9]~output .open_drain_output = "false";
defparam \walu[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \walu[10]~output (
	.i(\mw_reg|walu [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[10]),
	.obar());
// synopsys translate_off
defparam \walu[10]~output .bus_hold = "false";
defparam \walu[10]~output .open_drain_output = "false";
defparam \walu[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \walu[11]~output (
	.i(\mw_reg|walu [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[11]),
	.obar());
// synopsys translate_off
defparam \walu[11]~output .bus_hold = "false";
defparam \walu[11]~output .open_drain_output = "false";
defparam \walu[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \walu[12]~output (
	.i(\mw_reg|walu [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[12]),
	.obar());
// synopsys translate_off
defparam \walu[12]~output .bus_hold = "false";
defparam \walu[12]~output .open_drain_output = "false";
defparam \walu[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \walu[13]~output (
	.i(\mw_reg|walu [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[13]),
	.obar());
// synopsys translate_off
defparam \walu[13]~output .bus_hold = "false";
defparam \walu[13]~output .open_drain_output = "false";
defparam \walu[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \walu[14]~output (
	.i(\mw_reg|walu [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[14]),
	.obar());
// synopsys translate_off
defparam \walu[14]~output .bus_hold = "false";
defparam \walu[14]~output .open_drain_output = "false";
defparam \walu[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \walu[15]~output (
	.i(\mw_reg|walu [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[15]),
	.obar());
// synopsys translate_off
defparam \walu[15]~output .bus_hold = "false";
defparam \walu[15]~output .open_drain_output = "false";
defparam \walu[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \walu[16]~output (
	.i(\mw_reg|walu [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[16]),
	.obar());
// synopsys translate_off
defparam \walu[16]~output .bus_hold = "false";
defparam \walu[16]~output .open_drain_output = "false";
defparam \walu[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \walu[17]~output (
	.i(\mw_reg|walu [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[17]),
	.obar());
// synopsys translate_off
defparam \walu[17]~output .bus_hold = "false";
defparam \walu[17]~output .open_drain_output = "false";
defparam \walu[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \walu[18]~output (
	.i(\mw_reg|walu [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[18]),
	.obar());
// synopsys translate_off
defparam \walu[18]~output .bus_hold = "false";
defparam \walu[18]~output .open_drain_output = "false";
defparam \walu[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \walu[19]~output (
	.i(\mw_reg|walu [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[19]),
	.obar());
// synopsys translate_off
defparam \walu[19]~output .bus_hold = "false";
defparam \walu[19]~output .open_drain_output = "false";
defparam \walu[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \walu[20]~output (
	.i(\mw_reg|walu [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[20]),
	.obar());
// synopsys translate_off
defparam \walu[20]~output .bus_hold = "false";
defparam \walu[20]~output .open_drain_output = "false";
defparam \walu[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \walu[21]~output (
	.i(\mw_reg|walu [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[21]),
	.obar());
// synopsys translate_off
defparam \walu[21]~output .bus_hold = "false";
defparam \walu[21]~output .open_drain_output = "false";
defparam \walu[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \walu[22]~output (
	.i(\mw_reg|walu [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[22]),
	.obar());
// synopsys translate_off
defparam \walu[22]~output .bus_hold = "false";
defparam \walu[22]~output .open_drain_output = "false";
defparam \walu[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \walu[23]~output (
	.i(\mw_reg|walu [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[23]),
	.obar());
// synopsys translate_off
defparam \walu[23]~output .bus_hold = "false";
defparam \walu[23]~output .open_drain_output = "false";
defparam \walu[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \walu[24]~output (
	.i(\mw_reg|walu [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[24]),
	.obar());
// synopsys translate_off
defparam \walu[24]~output .bus_hold = "false";
defparam \walu[24]~output .open_drain_output = "false";
defparam \walu[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \walu[25]~output (
	.i(\mw_reg|walu [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[25]),
	.obar());
// synopsys translate_off
defparam \walu[25]~output .bus_hold = "false";
defparam \walu[25]~output .open_drain_output = "false";
defparam \walu[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \walu[26]~output (
	.i(\mw_reg|walu [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[26]),
	.obar());
// synopsys translate_off
defparam \walu[26]~output .bus_hold = "false";
defparam \walu[26]~output .open_drain_output = "false";
defparam \walu[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \walu[27]~output (
	.i(\mw_reg|walu [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[27]),
	.obar());
// synopsys translate_off
defparam \walu[27]~output .bus_hold = "false";
defparam \walu[27]~output .open_drain_output = "false";
defparam \walu[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \walu[28]~output (
	.i(\mw_reg|walu [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[28]),
	.obar());
// synopsys translate_off
defparam \walu[28]~output .bus_hold = "false";
defparam \walu[28]~output .open_drain_output = "false";
defparam \walu[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \walu[29]~output (
	.i(\mw_reg|walu [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[29]),
	.obar());
// synopsys translate_off
defparam \walu[29]~output .bus_hold = "false";
defparam \walu[29]~output .open_drain_output = "false";
defparam \walu[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \walu[30]~output (
	.i(\mw_reg|walu [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[30]),
	.obar());
// synopsys translate_off
defparam \walu[30]~output .bus_hold = "false";
defparam \walu[30]~output .open_drain_output = "false";
defparam \walu[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \walu[31]~output (
	.i(\mw_reg|walu [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(walu[31]),
	.obar());
// synopsys translate_off
defparam \walu[31]~output .bus_hold = "false";
defparam \walu[31]~output .open_drain_output = "false";
defparam \walu[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hex0[0]~output (
	.i(\trans4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[0]),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
defparam \hex0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hex0[1]~output (
	.i(\trans4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[1]),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
defparam \hex0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hex0[2]~output (
	.i(\trans4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[2]),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
defparam \hex0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hex0[3]~output (
	.i(\trans4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[3]),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
defparam \hex0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hex0[4]~output (
	.i(\trans4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[4]),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
defparam \hex0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hex0[5]~output (
	.i(\trans4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[5]),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
defparam \hex0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hex0[6]~output (
	.i(!\trans4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[6]),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
defparam \hex0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hex1[0]~output (
	.i(\trans5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
defparam \hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hex1[1]~output (
	.i(\trans5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
defparam \hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hex1[2]~output (
	.i(\trans5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
defparam \hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hex1[3]~output (
	.i(\trans5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
defparam \hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hex1[4]~output (
	.i(\trans5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
defparam \hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hex1[5]~output (
	.i(\trans5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
defparam \hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hex1[6]~output (
	.i(!\trans5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
defparam \hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \hex2[0]~output (
	.i(\trans2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[0]),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
defparam \hex2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \hex2[1]~output (
	.i(\trans2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[1]),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
defparam \hex2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \hex2[2]~output (
	.i(\trans2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[2]),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
defparam \hex2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \hex2[3]~output (
	.i(\trans2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[3]),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
defparam \hex2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \hex2[4]~output (
	.i(\trans2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[4]),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
defparam \hex2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \hex2[5]~output (
	.i(\trans2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[5]),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
defparam \hex2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \hex2[6]~output (
	.i(!\trans2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[6]),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
defparam \hex2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \hex3[0]~output (
	.i(\trans3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[0]),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
defparam \hex3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \hex3[1]~output (
	.i(\trans3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[1]),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
defparam \hex3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \hex3[2]~output (
	.i(\trans3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[2]),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
defparam \hex3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \hex3[3]~output (
	.i(\trans3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[3]),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
defparam \hex3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \hex3[4]~output (
	.i(\trans3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[4]),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
defparam \hex3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \hex3[5]~output (
	.i(\trans3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[5]),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
defparam \hex3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \hex3[6]~output (
	.i(!\trans3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[6]),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
defparam \hex3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \hex4[0]~output (
	.i(\trans0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[0]),
	.obar());
// synopsys translate_off
defparam \hex4[0]~output .bus_hold = "false";
defparam \hex4[0]~output .open_drain_output = "false";
defparam \hex4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \hex4[1]~output (
	.i(\trans0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[1]),
	.obar());
// synopsys translate_off
defparam \hex4[1]~output .bus_hold = "false";
defparam \hex4[1]~output .open_drain_output = "false";
defparam \hex4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \hex4[2]~output (
	.i(\trans0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[2]),
	.obar());
// synopsys translate_off
defparam \hex4[2]~output .bus_hold = "false";
defparam \hex4[2]~output .open_drain_output = "false";
defparam \hex4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \hex4[3]~output (
	.i(\trans0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[3]),
	.obar());
// synopsys translate_off
defparam \hex4[3]~output .bus_hold = "false";
defparam \hex4[3]~output .open_drain_output = "false";
defparam \hex4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \hex4[4]~output (
	.i(\trans0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[4]),
	.obar());
// synopsys translate_off
defparam \hex4[4]~output .bus_hold = "false";
defparam \hex4[4]~output .open_drain_output = "false";
defparam \hex4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \hex4[5]~output (
	.i(\trans0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[5]),
	.obar());
// synopsys translate_off
defparam \hex4[5]~output .bus_hold = "false";
defparam \hex4[5]~output .open_drain_output = "false";
defparam \hex4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \hex4[6]~output (
	.i(!\trans0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[6]),
	.obar());
// synopsys translate_off
defparam \hex4[6]~output .bus_hold = "false";
defparam \hex4[6]~output .open_drain_output = "false";
defparam \hex4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \hex5[0]~output (
	.i(\trans1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[0]),
	.obar());
// synopsys translate_off
defparam \hex5[0]~output .bus_hold = "false";
defparam \hex5[0]~output .open_drain_output = "false";
defparam \hex5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \hex5[1]~output (
	.i(\trans1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[1]),
	.obar());
// synopsys translate_off
defparam \hex5[1]~output .bus_hold = "false";
defparam \hex5[1]~output .open_drain_output = "false";
defparam \hex5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \hex5[2]~output (
	.i(\trans1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[2]),
	.obar());
// synopsys translate_off
defparam \hex5[2]~output .bus_hold = "false";
defparam \hex5[2]~output .open_drain_output = "false";
defparam \hex5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \hex5[3]~output (
	.i(\trans1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[3]),
	.obar());
// synopsys translate_off
defparam \hex5[3]~output .bus_hold = "false";
defparam \hex5[3]~output .open_drain_output = "false";
defparam \hex5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \hex5[4]~output (
	.i(\trans1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[4]),
	.obar());
// synopsys translate_off
defparam \hex5[4]~output .bus_hold = "false";
defparam \hex5[4]~output .open_drain_output = "false";
defparam \hex5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \hex5[5]~output (
	.i(\trans1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[5]),
	.obar());
// synopsys translate_off
defparam \hex5[5]~output .bus_hold = "false";
defparam \hex5[5]~output .open_drain_output = "false";
defparam \hex5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \hex5[6]~output (
	.i(!\trans1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[6]),
	.obar());
// synopsys translate_off
defparam \hex5[6]~output .bus_hold = "false";
defparam \hex5[6]~output .open_drain_output = "false";
defparam \hex5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \mem_clock~input (
	.i(mem_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_clock~input_o ));
// synopsys translate_off
defparam \mem_clock~input .bus_hold = "false";
defparam \mem_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \mem_clock~inputCLKENA0 (
	.inclk(\mem_clock~input_o ),
	.ena(vcc),
	.outclk(\mem_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \mem_clock~inputCLKENA0 .clock_type = "global clock";
defparam \mem_clock~inputCLKENA0 .disable_mode = "low";
defparam \mem_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \mem_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \mem_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N0
cyclonev_lcell_comb \if_stage|Add0~1 (
// Equation(s):
// \if_stage|Add0~1_sumout  = SUM(( \prog_cnt|pc [2] ) + ( VCC ) + ( !VCC ))
// \if_stage|Add0~2  = CARRY(( \prog_cnt|pc [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~1_sumout ),
	.cout(\if_stage|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~1 .extended_lut = "off";
defparam \if_stage|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \if_stage|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N3
cyclonev_lcell_comb \if_stage|Add0~5 (
// Equation(s):
// \if_stage|Add0~5_sumout  = SUM(( \prog_cnt|pc [3] ) + ( GND ) + ( \if_stage|Add0~2  ))
// \if_stage|Add0~6  = CARRY(( \prog_cnt|pc [3] ) + ( GND ) + ( \if_stage|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~5_sumout ),
	.cout(\if_stage|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~5 .extended_lut = "off";
defparam \if_stage|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N6
cyclonev_lcell_comb \if_stage|Add0~9 (
// Equation(s):
// \if_stage|Add0~9_sumout  = SUM(( \prog_cnt|pc [4] ) + ( GND ) + ( \if_stage|Add0~6  ))
// \if_stage|Add0~10  = CARRY(( \prog_cnt|pc [4] ) + ( GND ) + ( \if_stage|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~9_sumout ),
	.cout(\if_stage|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~9 .extended_lut = "off";
defparam \if_stage|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N9
cyclonev_lcell_comb \if_stage|Add0~13 (
// Equation(s):
// \if_stage|Add0~13_sumout  = SUM(( \prog_cnt|pc [5] ) + ( GND ) + ( \if_stage|Add0~10  ))
// \if_stage|Add0~14  = CARRY(( \prog_cnt|pc [5] ) + ( GND ) + ( \if_stage|Add0~10  ))

	.dataa(!\prog_cnt|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~13_sumout ),
	.cout(\if_stage|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~13 .extended_lut = "off";
defparam \if_stage|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \if_stage|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N12
cyclonev_lcell_comb \if_stage|Add0~17 (
// Equation(s):
// \if_stage|Add0~17_sumout  = SUM(( \prog_cnt|pc [6] ) + ( GND ) + ( \if_stage|Add0~14  ))
// \if_stage|Add0~18  = CARRY(( \prog_cnt|pc [6] ) + ( GND ) + ( \if_stage|Add0~14  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~17_sumout ),
	.cout(\if_stage|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~17 .extended_lut = "off";
defparam \if_stage|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N15
cyclonev_lcell_comb \if_stage|Add0~21 (
// Equation(s):
// \if_stage|Add0~21_sumout  = SUM(( \prog_cnt|pc [7] ) + ( GND ) + ( \if_stage|Add0~18  ))
// \if_stage|Add0~22  = CARRY(( \prog_cnt|pc [7] ) + ( GND ) + ( \if_stage|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~21_sumout ),
	.cout(\if_stage|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~21 .extended_lut = "off";
defparam \if_stage|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\prog_cnt|pc [7],\prog_cnt|pc [6],\prog_cnt|pc [5],\prog_cnt|pc [4],\prog_cnt|pc [3],\prog_cnt|pc [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sc_instmem.mif";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "pipeif:if_stage|rom:irom|altsyncram:altsyncram_component|altsyncram_r5i1:auto_generated|ALTSYNCRAM";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \if_stage|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000500AC6B000000AC4A000000AC2900000000E858200000E850250000E84824008CA80000008C8700000020080000002007000000200500C400200400C000200300940020020090002001008C";
// synopsys translate_on

// Location: FF_X37_Y24_N35
dffeas \inst_reg|inst[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[30] .is_wysiwyg = "true";
defparam \inst_reg|inst[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N20
dffeas \inst_reg|inst[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[29] .is_wysiwyg = "true";
defparam \inst_reg|inst[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \inst_reg|inst[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[31] .is_wysiwyg = "true";
defparam \inst_reg|inst[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N35
dffeas \inst_reg|inst[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[28] .is_wysiwyg = "true";
defparam \inst_reg|inst[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \id_stage|cu|comb~4 (
// Equation(s):
// \id_stage|cu|comb~4_combout  = ( \inst_reg|inst [28] & ( (!\inst_reg|inst [30] & (!\inst_reg|inst [29] & (!\inst_reg|inst [31] & !\inst_reg|inst [27]))) ) )

	.dataa(!\inst_reg|inst [30]),
	.datab(!\inst_reg|inst [29]),
	.datac(!\inst_reg|inst [31]),
	.datad(!\inst_reg|inst [27]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~4 .extended_lut = "off";
defparam \id_stage|cu|comb~4 .lut_mask = 64'h0000000080008000;
defparam \id_stage|cu|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N44
dffeas \inst_reg|inst[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[18] .is_wysiwyg = "true";
defparam \inst_reg|inst[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N26
dffeas \inst_reg|inst[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[13] .is_wysiwyg = "true";
defparam \inst_reg|inst[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \de_reg|ern0~3 (
// Equation(s):
// \de_reg|ern0~3_combout  = ( \id_stage|cu|regrt~0_combout  & ( \inst_reg|inst [13] & ( \inst_reg|inst [18] ) ) ) # ( !\id_stage|cu|regrt~0_combout  & ( \inst_reg|inst [13] ) ) # ( \id_stage|cu|regrt~0_combout  & ( !\inst_reg|inst [13] & ( \inst_reg|inst 
// [18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [18]),
	.datad(gnd),
	.datae(!\id_stage|cu|regrt~0_combout ),
	.dataf(!\inst_reg|inst [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ern0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ern0~3 .extended_lut = "off";
defparam \de_reg|ern0~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \de_reg|ern0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N38
dffeas \de_reg|ern0[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\de_reg|ern0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ern0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ern0[2] .is_wysiwyg = "true";
defparam \de_reg|ern0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \exe_stage|ern[2] (
// Equation(s):
// \exe_stage|ern [2] = ( \de_reg|ern0 [2] ) # ( !\de_reg|ern0 [2] & ( \de_reg|ejal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ern0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|ern [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|ern[2] .extended_lut = "off";
defparam \exe_stage|ern[2] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \exe_stage|ern[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N35
dffeas \em_reg|mrn[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\exe_stage|ern [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mrn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mrn[2] .is_wysiwyg = "true";
defparam \em_reg|mrn[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N44
dffeas \inst_reg|inst[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[14] .is_wysiwyg = "true";
defparam \inst_reg|inst[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N14
dffeas \inst_reg|inst[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[19] .is_wysiwyg = "true";
defparam \inst_reg|inst[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \de_reg|ern0~4 (
// Equation(s):
// \de_reg|ern0~4_combout  = ( \id_stage|cu|regrt~0_combout  & ( \inst_reg|inst [19] ) ) # ( !\id_stage|cu|regrt~0_combout  & ( \inst_reg|inst [19] & ( \inst_reg|inst [14] ) ) ) # ( !\id_stage|cu|regrt~0_combout  & ( !\inst_reg|inst [19] & ( \inst_reg|inst 
// [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [14]),
	.datad(gnd),
	.datae(!\id_stage|cu|regrt~0_combout ),
	.dataf(!\inst_reg|inst [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ern0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ern0~4 .extended_lut = "off";
defparam \de_reg|ern0~4 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \de_reg|ern0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N44
dffeas \de_reg|ern0[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\de_reg|ern0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ern0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ern0[3] .is_wysiwyg = "true";
defparam \de_reg|ern0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N18
cyclonev_lcell_comb \exe_stage|ern[3] (
// Equation(s):
// \exe_stage|ern [3] = ( \de_reg|ern0 [3] ) # ( !\de_reg|ern0 [3] & ( \de_reg|ejal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ern0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|ern [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|ern[3] .extended_lut = "off";
defparam \exe_stage|ern[3] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \exe_stage|ern[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N20
dffeas \em_reg|mrn[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\exe_stage|ern [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mrn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mrn[3] .is_wysiwyg = "true";
defparam \em_reg|mrn[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N29
dffeas \inst_reg|inst[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[20] .is_wysiwyg = "true";
defparam \inst_reg|inst[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \exe_stage|ern[4] (
// Equation(s):
// \exe_stage|ern [4] = ( \de_reg|ejal~q  ) # ( !\de_reg|ejal~q  & ( \de_reg|ern0 [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|ern0 [4]),
	.datae(gnd),
	.dataf(!\de_reg|ejal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|ern [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|ern[4] .extended_lut = "off";
defparam \exe_stage|ern[4] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \exe_stage|ern[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N50
dffeas \em_reg|mrn[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|ern [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mrn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mrn[4] .is_wysiwyg = "true";
defparam \em_reg|mrn[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \id_stage|Equal13~1 (
// Equation(s):
// \id_stage|Equal13~1_combout  = ( \inst_reg|inst [20] & ( \em_reg|mrn [4] & ( !\em_reg|mrn [3] $ (\inst_reg|inst [19]) ) ) ) # ( !\inst_reg|inst [20] & ( !\em_reg|mrn [4] & ( !\em_reg|mrn [3] $ (\inst_reg|inst [19]) ) ) )

	.dataa(!\em_reg|mrn [3]),
	.datab(!\inst_reg|inst [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_reg|inst [20]),
	.dataf(!\em_reg|mrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal13~1 .extended_lut = "off";
defparam \id_stage|Equal13~1 .lut_mask = 64'h9999000000009999;
defparam \id_stage|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N35
dffeas \inst_reg|inst[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[11] .is_wysiwyg = "true";
defparam \inst_reg|inst[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \inst_reg|inst[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[16] .is_wysiwyg = "true";
defparam \inst_reg|inst[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \de_reg|ern0~1 (
// Equation(s):
// \de_reg|ern0~1_combout  = ( \inst_reg|inst [16] & ( (\id_stage|cu|regrt~0_combout ) # (\inst_reg|inst [11]) ) ) # ( !\inst_reg|inst [16] & ( (\inst_reg|inst [11] & !\id_stage|cu|regrt~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [11]),
	.datad(!\id_stage|cu|regrt~0_combout ),
	.datae(gnd),
	.dataf(!\inst_reg|inst [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ern0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ern0~1 .extended_lut = "off";
defparam \de_reg|ern0~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \de_reg|ern0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N8
dffeas \de_reg|ern0[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\de_reg|ern0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ern0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ern0[0] .is_wysiwyg = "true";
defparam \de_reg|ern0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \exe_stage|ern[0] (
// Equation(s):
// \exe_stage|ern [0] = ( \de_reg|ern0 [0] ) # ( !\de_reg|ern0 [0] & ( \de_reg|ejal~q  ) )

	.dataa(gnd),
	.datab(!\de_reg|ejal~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ern0 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|ern [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|ern[0] .extended_lut = "off";
defparam \exe_stage|ern[0] .lut_mask = 64'h3333FFFF3333FFFF;
defparam \exe_stage|ern[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N14
dffeas \em_reg|mrn[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\exe_stage|ern [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mrn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mrn[0] .is_wysiwyg = "true";
defparam \em_reg|mrn[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N38
dffeas \inst_reg|inst[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[12] .is_wysiwyg = "true";
defparam \inst_reg|inst[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N56
dffeas \inst_reg|inst[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[17] .is_wysiwyg = "true";
defparam \inst_reg|inst[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N21
cyclonev_lcell_comb \de_reg|ern0~2 (
// Equation(s):
// \de_reg|ern0~2_combout  = ( \inst_reg|inst [17] & ( (\id_stage|cu|regrt~0_combout ) # (\inst_reg|inst [12]) ) ) # ( !\inst_reg|inst [17] & ( (\inst_reg|inst [12] & !\id_stage|cu|regrt~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst_reg|inst [12]),
	.datac(!\id_stage|cu|regrt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ern0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ern0~2 .extended_lut = "off";
defparam \de_reg|ern0~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \de_reg|ern0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \de_reg|ern0[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\de_reg|ern0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ern0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ern0[1] .is_wysiwyg = "true";
defparam \de_reg|ern0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \exe_stage|ern[1] (
// Equation(s):
// \exe_stage|ern [1] = ( \de_reg|ejal~q  ) # ( !\de_reg|ejal~q  & ( \de_reg|ern0 [1] ) )

	.dataa(!\de_reg|ern0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ejal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|ern [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|ern[1] .extended_lut = "off";
defparam \exe_stage|ern[1] .lut_mask = 64'h55555555FFFFFFFF;
defparam \exe_stage|ern[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N26
dffeas \em_reg|mrn[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\exe_stage|ern [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mrn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mrn[1] .is_wysiwyg = "true";
defparam \em_reg|mrn[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N54
cyclonev_lcell_comb \id_stage|Equal6~0 (
// Equation(s):
// \id_stage|Equal6~0_combout  = ( !\em_reg|mrn [3] & ( (!\em_reg|mrn [2] & (!\em_reg|mrn [0] & (!\em_reg|mrn [1] & !\em_reg|mrn [4]))) ) )

	.dataa(!\em_reg|mrn [2]),
	.datab(!\em_reg|mrn [0]),
	.datac(!\em_reg|mrn [1]),
	.datad(!\em_reg|mrn [4]),
	.datae(gnd),
	.dataf(!\em_reg|mrn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal6~0 .extended_lut = "off";
defparam \id_stage|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \id_stage|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N15
cyclonev_lcell_comb \id_stage|Equal13~0 (
// Equation(s):
// \id_stage|Equal13~0_combout  = ( \inst_reg|inst [16] & ( (\em_reg|mrn [0] & (!\inst_reg|inst [17] $ (\em_reg|mrn [1]))) ) ) # ( !\inst_reg|inst [16] & ( (!\em_reg|mrn [0] & (!\inst_reg|inst [17] $ (\em_reg|mrn [1]))) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(gnd),
	.datac(!\em_reg|mrn [0]),
	.datad(!\em_reg|mrn [1]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal13~0 .extended_lut = "off";
defparam \id_stage|Equal13~0 .lut_mask = 64'hA050A0500A050A05;
defparam \id_stage|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \id_stage|cu|sext~1 (
// Equation(s):
// \id_stage|cu|sext~1_combout  = ( !\inst_reg|inst [28] & ( \inst_reg|inst [31] & ( (\inst_reg|inst [26] & (!\inst_reg|inst [29] & (!\inst_reg|inst [30] & \inst_reg|inst [27]))) ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\inst_reg|inst [29]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [27]),
	.datae(!\inst_reg|inst [28]),
	.dataf(!\inst_reg|inst [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|sext~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|sext~1 .extended_lut = "off";
defparam \id_stage|cu|sext~1 .lut_mask = 64'h0000000000400000;
defparam \id_stage|cu|sext~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N33
cyclonev_lcell_comb \id_stage|cu|wmem~0 (
// Equation(s):
// \id_stage|cu|wmem~0_combout  = ( \inst_reg|inst [27] & ( \inst_reg|inst [29] & ( (\inst_reg|inst [26] & (\inst_reg|inst [31] & (!\inst_reg|inst [28] & !\inst_reg|inst [30]))) ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\inst_reg|inst [31]),
	.datac(!\inst_reg|inst [28]),
	.datad(!\inst_reg|inst [30]),
	.datae(!\inst_reg|inst [27]),
	.dataf(!\inst_reg|inst [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|wmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|wmem~0 .extended_lut = "off";
defparam \id_stage|cu|wmem~0 .lut_mask = 64'h0000000000001000;
defparam \id_stage|cu|wmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N18
cyclonev_lcell_comb \de_reg|ealuc[1]~0 (
// Equation(s):
// \de_reg|ealuc[1]~0_combout  = ( \id_stage|Equal18~0_combout  & ( (!\resetn~input_o ) # ((!\id_stage|cu|wmem~0_combout  & \de_reg|em2reg~q )) ) ) # ( !\id_stage|Equal18~0_combout  & ( (!\resetn~input_o ) # ((!\id_stage|cu|wmem~0_combout  & 
// (\id_stage|Equal19~2_combout  & \de_reg|em2reg~q ))) ) )

	.dataa(!\id_stage|cu|wmem~0_combout ),
	.datab(!\id_stage|Equal19~2_combout ),
	.datac(!\de_reg|em2reg~q ),
	.datad(!\resetn~input_o ),
	.datae(gnd),
	.dataf(!\id_stage|Equal18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ealuc[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ealuc[1]~0 .extended_lut = "off";
defparam \de_reg|ealuc[1]~0 .lut_mask = 64'hFF02FF02FF0AFF0A;
defparam \de_reg|ealuc[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N2
dffeas \de_reg|em2reg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|sext~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|em2reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|em2reg .is_wysiwyg = "true";
defparam \de_reg|em2reg .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N26
dffeas \em_reg|mm2reg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|em2reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mm2reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mm2reg .is_wysiwyg = "true";
defparam \em_reg|mm2reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \id_stage|fwdb~1 (
// Equation(s):
// \id_stage|fwdb~1_combout  = ( \inst_reg|inst [18] & ( \em_reg|mm2reg~q  & ( (\em_reg|mrn [2] & (\id_stage|Equal13~1_combout  & (!\id_stage|Equal6~0_combout  & \id_stage|Equal13~0_combout ))) ) ) ) # ( !\inst_reg|inst [18] & ( \em_reg|mm2reg~q  & ( 
// (!\em_reg|mrn [2] & (\id_stage|Equal13~1_combout  & (!\id_stage|Equal6~0_combout  & \id_stage|Equal13~0_combout ))) ) ) )

	.dataa(!\em_reg|mrn [2]),
	.datab(!\id_stage|Equal13~1_combout ),
	.datac(!\id_stage|Equal6~0_combout ),
	.datad(!\id_stage|Equal13~0_combout ),
	.datae(!\inst_reg|inst [18]),
	.dataf(!\em_reg|mm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwdb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwdb~1 .extended_lut = "off";
defparam \id_stage|fwdb~1 .lut_mask = 64'h0000000000200010;
defparam \id_stage|fwdb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N54
cyclonev_lcell_comb \id_stage|cu|wreg~0 (
// Equation(s):
// \id_stage|cu|wreg~0_combout  = ( !\inst_reg|inst [28] & ( \inst_reg|inst [31] & ( (\inst_reg|inst [26] & (!\inst_reg|inst [29] & (!\inst_reg|inst [30] & \inst_reg|inst [27]))) ) ) ) # ( \inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (\inst_reg|inst [29] 
// & !\inst_reg|inst [30]) ) ) ) # ( !\inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (!\inst_reg|inst [30] & ((!\inst_reg|inst [26] & (\inst_reg|inst [29] & !\inst_reg|inst [27])) # (\inst_reg|inst [26] & (!\inst_reg|inst [29] & \inst_reg|inst [27])))) ) ) 
// )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\inst_reg|inst [29]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [27]),
	.datae(!\inst_reg|inst [28]),
	.dataf(!\inst_reg|inst [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|wreg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|wreg~0 .extended_lut = "off";
defparam \id_stage|cu|wreg~0 .lut_mask = 64'h2040303000400000;
defparam \id_stage|cu|wreg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \id_stage|cu|comb~2 (
// Equation(s):
// \id_stage|cu|comb~2_combout  = ( !\inst_reg|inst [4] & ( (!\inst_reg|inst [29] & !\inst_reg|inst [28]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [29]),
	.datad(!\inst_reg|inst [28]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~2 .extended_lut = "off";
defparam \id_stage|cu|comb~2 .lut_mask = 64'hF000F00000000000;
defparam \id_stage|cu|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \inst_reg|inst[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[5] .is_wysiwyg = "true";
defparam \inst_reg|inst[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N51
cyclonev_lcell_comb \id_stage|cu|comb~1 (
// Equation(s):
// \id_stage|cu|comb~1_combout  = (!\inst_reg|inst [30] & (!\inst_reg|inst [26] & (!\inst_reg|inst [31] & !\inst_reg|inst [27])))

	.dataa(!\inst_reg|inst [30]),
	.datab(!\inst_reg|inst [26]),
	.datac(!\inst_reg|inst [31]),
	.datad(!\inst_reg|inst [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~1 .extended_lut = "off";
defparam \id_stage|cu|comb~1 .lut_mask = 64'h8000800080008000;
defparam \id_stage|cu|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \id_stage|cu|shift~1 (
// Equation(s):
// \id_stage|cu|shift~1_combout  = ( \id_stage|cu|comb~1_combout  & ( (\id_stage|cu|comb~2_combout  & (!\inst_reg|inst [3] & !\inst_reg|inst [5])) ) )

	.dataa(!\id_stage|cu|comb~2_combout ),
	.datab(!\inst_reg|inst [3]),
	.datac(!\inst_reg|inst [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|cu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|shift~1 .extended_lut = "off";
defparam \id_stage|cu|shift~1 .lut_mask = 64'h0000000040404040;
defparam \id_stage|cu|shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N2
dffeas \inst_reg|inst[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[0] .is_wysiwyg = "true";
defparam \inst_reg|inst[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \id_stage|cu|comb~3 (
// Equation(s):
// \id_stage|cu|comb~3_combout  = ( \id_stage|cu|comb~1_combout  & ( \id_stage|cu|comb~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|cu|comb~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|cu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~3 .extended_lut = "off";
defparam \id_stage|cu|comb~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|cu|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N39
cyclonev_lcell_comb \id_stage|cu|comb~5 (
// Equation(s):
// \id_stage|cu|comb~5_combout  = ( \inst_reg|inst [5] & ( (!\inst_reg|inst [3] & \id_stage|cu|comb~3_combout ) ) )

	.dataa(!\inst_reg|inst [3]),
	.datab(gnd),
	.datac(!\id_stage|cu|comb~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~5 .extended_lut = "off";
defparam \id_stage|cu|comb~5 .lut_mask = 64'h000000000A0A0A0A;
defparam \id_stage|cu|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \id_stage|cu|wreg~1 (
// Equation(s):
// \id_stage|cu|wreg~1_combout  = ( \inst_reg|inst [2] & ( \id_stage|cu|comb~5_combout  & ( ((!\inst_reg|inst [1]) # (!\inst_reg|inst [0])) # (\id_stage|cu|wreg~0_combout ) ) ) ) # ( !\inst_reg|inst [2] & ( \id_stage|cu|comb~5_combout  & ( ((!\inst_reg|inst 
// [0]) # ((\id_stage|cu|shift~1_combout  & \inst_reg|inst [1]))) # (\id_stage|cu|wreg~0_combout ) ) ) ) # ( \inst_reg|inst [2] & ( !\id_stage|cu|comb~5_combout  & ( \id_stage|cu|wreg~0_combout  ) ) ) # ( !\inst_reg|inst [2] & ( !\id_stage|cu|comb~5_combout  
// & ( ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|wreg~0_combout ) ) ) )

	.dataa(!\id_stage|cu|wreg~0_combout ),
	.datab(!\id_stage|cu|shift~1_combout ),
	.datac(!\inst_reg|inst [1]),
	.datad(!\inst_reg|inst [0]),
	.datae(!\inst_reg|inst [2]),
	.dataf(!\id_stage|cu|comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|wreg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|wreg~1 .extended_lut = "off";
defparam \id_stage|cu|wreg~1 .lut_mask = 64'h77575555FF57FFF5;
defparam \id_stage|cu|wreg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N2
dffeas \de_reg|ewreg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|wreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ewreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ewreg .is_wysiwyg = "true";
defparam \de_reg|ewreg .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N53
dffeas \em_reg|mwreg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|ewreg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mwreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mwreg .is_wysiwyg = "true";
defparam \em_reg|mwreg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N51
cyclonev_lcell_comb \id_stage|Equal13~3 (
// Equation(s):
// \id_stage|Equal13~3_combout  = ( \em_reg|mrn [3] & ( \inst_reg|inst [17] & ( (\em_reg|mrn [1] & (\inst_reg|inst [19] & (!\inst_reg|inst [20] $ (\em_reg|mrn [4])))) ) ) ) # ( !\em_reg|mrn [3] & ( \inst_reg|inst [17] & ( (\em_reg|mrn [1] & (!\inst_reg|inst 
// [19] & (!\inst_reg|inst [20] $ (\em_reg|mrn [4])))) ) ) ) # ( \em_reg|mrn [3] & ( !\inst_reg|inst [17] & ( (!\em_reg|mrn [1] & (\inst_reg|inst [19] & (!\inst_reg|inst [20] $ (\em_reg|mrn [4])))) ) ) ) # ( !\em_reg|mrn [3] & ( !\inst_reg|inst [17] & ( 
// (!\em_reg|mrn [1] & (!\inst_reg|inst [19] & (!\inst_reg|inst [20] $ (\em_reg|mrn [4])))) ) ) )

	.dataa(!\em_reg|mrn [1]),
	.datab(!\inst_reg|inst [20]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\em_reg|mrn [4]),
	.datae(!\em_reg|mrn [3]),
	.dataf(!\inst_reg|inst [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal13~3 .extended_lut = "off";
defparam \id_stage|Equal13~3 .lut_mask = 64'h8020080240100401;
defparam \id_stage|Equal13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N57
cyclonev_lcell_comb \id_stage|Equal13~2 (
// Equation(s):
// \id_stage|Equal13~2_combout  = ( \inst_reg|inst [16] & ( (\em_reg|mrn [0] & (\id_stage|Equal13~3_combout  & (!\em_reg|mrn [2] $ (\inst_reg|inst [18])))) ) ) # ( !\inst_reg|inst [16] & ( (!\em_reg|mrn [0] & (\id_stage|Equal13~3_combout  & (!\em_reg|mrn [2] 
// $ (\inst_reg|inst [18])))) ) )

	.dataa(!\em_reg|mrn [2]),
	.datab(!\em_reg|mrn [0]),
	.datac(!\id_stage|Equal13~3_combout ),
	.datad(!\inst_reg|inst [18]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal13~2 .extended_lut = "off";
defparam \id_stage|Equal13~2 .lut_mask = 64'h0804080402010201;
defparam \id_stage|Equal13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \id_stage|fwdb~2 (
// Equation(s):
// \id_stage|fwdb~2_combout  = ( !\id_stage|Equal19~2_combout  & ( (\em_reg|mwreg~q  & (\id_stage|Equal13~2_combout  & (!\em_reg|mm2reg~q  & !\id_stage|Equal6~0_combout ))) ) )

	.dataa(!\em_reg|mwreg~q ),
	.datab(!\id_stage|Equal13~2_combout ),
	.datac(!\em_reg|mm2reg~q ),
	.datad(!\id_stage|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|Equal19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwdb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwdb~2 .extended_lut = "off";
defparam \id_stage|fwdb~2 .lut_mask = 64'h1000100000000000;
defparam \id_stage|fwdb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N21
cyclonev_lcell_comb \id_stage|Equal1~0 (
// Equation(s):
// \id_stage|Equal1~0_combout  = ( !\de_reg|ern0 [2] & ( !\de_reg|ern0 [1] & ( (!\de_reg|ern0 [0] & (!\de_reg|ern0 [3] & !\de_reg|ejal~q )) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ern0 [0]),
	.datac(!\de_reg|ern0 [3]),
	.datad(!\de_reg|ejal~q ),
	.datae(!\de_reg|ern0 [2]),
	.dataf(!\de_reg|ern0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal1~0 .extended_lut = "off";
defparam \id_stage|Equal1~0 .lut_mask = 64'hC000000000000000;
defparam \id_stage|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N6
cyclonev_lcell_comb \id_stage|fwdb~3 (
// Equation(s):
// \id_stage|fwdb~3_combout  = ( !\de_reg|em2reg~q  & ( \de_reg|ewreg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|em2reg~q ),
	.dataf(!\de_reg|ewreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwdb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwdb~3 .extended_lut = "off";
defparam \id_stage|fwdb~3 .lut_mask = 64'h00000000FFFF0000;
defparam \id_stage|fwdb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N33
cyclonev_lcell_comb \id_stage|Equal19~1 (
// Equation(s):
// \id_stage|Equal19~1_combout  = ( \de_reg|ejal~q  & ( \de_reg|ern0 [2] & ( (\inst_reg|inst [18] & \inst_reg|inst [19]) ) ) ) # ( !\de_reg|ejal~q  & ( \de_reg|ern0 [2] & ( (\inst_reg|inst [18] & (!\inst_reg|inst [19] $ (\de_reg|ern0 [3]))) ) ) ) # ( 
// \de_reg|ejal~q  & ( !\de_reg|ern0 [2] & ( (\inst_reg|inst [18] & \inst_reg|inst [19]) ) ) ) # ( !\de_reg|ejal~q  & ( !\de_reg|ern0 [2] & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] $ (\de_reg|ern0 [3]))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\de_reg|ern0 [3]),
	.datad(gnd),
	.datae(!\de_reg|ejal~q ),
	.dataf(!\de_reg|ern0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal19~1 .extended_lut = "off";
defparam \id_stage|Equal19~1 .lut_mask = 64'h8282111141411111;
defparam \id_stage|Equal19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \id_stage|Equal19~0 (
// Equation(s):
// \id_stage|Equal19~0_combout  = ( \de_reg|ern0 [1] & ( (\inst_reg|inst [17] & (!\inst_reg|inst [16] $ (((\de_reg|ejal~q ) # (\de_reg|ern0 [0]))))) ) ) # ( !\de_reg|ern0 [1] & ( (!\de_reg|ejal~q  & (!\inst_reg|inst [17] & (!\inst_reg|inst [16] $ 
// (\de_reg|ern0 [0])))) # (\de_reg|ejal~q  & (\inst_reg|inst [16] & ((\inst_reg|inst [17])))) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\de_reg|ern0 [0]),
	.datac(!\de_reg|ejal~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(gnd),
	.dataf(!\de_reg|ern0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal19~0 .extended_lut = "off";
defparam \id_stage|Equal19~0 .lut_mask = 64'h9005900500950095;
defparam \id_stage|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N3
cyclonev_lcell_comb \id_stage|fwdb~0 (
// Equation(s):
// \id_stage|fwdb~0_combout  = ( \exe_stage|ern [4] & ( \id_stage|Equal19~0_combout  & ( (\inst_reg|inst [20] & (\id_stage|fwdb~3_combout  & \id_stage|Equal19~1_combout )) ) ) ) # ( !\exe_stage|ern [4] & ( \id_stage|Equal19~0_combout  & ( 
// (!\id_stage|Equal1~0_combout  & (!\inst_reg|inst [20] & (\id_stage|fwdb~3_combout  & \id_stage|Equal19~1_combout ))) ) ) )

	.dataa(!\id_stage|Equal1~0_combout ),
	.datab(!\inst_reg|inst [20]),
	.datac(!\id_stage|fwdb~3_combout ),
	.datad(!\id_stage|Equal19~1_combout ),
	.datae(!\exe_stage|ern [4]),
	.dataf(!\id_stage|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwdb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwdb~0 .extended_lut = "off";
defparam \id_stage|fwdb~0 .lut_mask = 64'h0000000000080003;
defparam \id_stage|fwdb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~0_combout  = ( !\id_stage|fwdb~0_combout  & ( (!\id_stage|fwdb~1_combout  & \id_stage|fwdb~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|fwdb~1_combout ),
	.datad(!\id_stage|fwdb~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|fwdb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~0 .lut_mask = 64'h00F000F000000000;
defparam \id_stage|forwarding_db|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~1_combout  = ( !\id_stage|fwdb~2_combout  & ( \id_stage|fwdb~0_combout  & ( !\id_stage|fwdb~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|fwdb~1_combout ),
	.datad(gnd),
	.datae(!\id_stage|fwdb~2_combout ),
	.dataf(!\id_stage|fwdb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~1 .lut_mask = 64'h00000000F0F00000;
defparam \id_stage|forwarding_db|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \id_stage|cu|aluc[1]~2 (
// Equation(s):
// \id_stage|cu|aluc[1]~2_combout  = ( \inst_reg|inst [29] & ( (!\inst_reg|inst [31] & (\inst_reg|inst [27] & (!\inst_reg|inst [30] & \inst_reg|inst [28]))) ) ) # ( !\inst_reg|inst [29] & ( (!\inst_reg|inst [31] & (!\inst_reg|inst [27] & (!\inst_reg|inst 
// [30] & \inst_reg|inst [28]))) ) )

	.dataa(!\inst_reg|inst [31]),
	.datab(!\inst_reg|inst [27]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [28]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluc[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluc[1]~2 .extended_lut = "off";
defparam \id_stage|cu|aluc[1]~2 .lut_mask = 64'h0080008000200020;
defparam \id_stage|cu|aluc[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \id_stage|cu|aluc[1]~3 (
// Equation(s):
// \id_stage|cu|aluc[1]~3_combout  = ( \inst_reg|inst [2] & ( \id_stage|cu|comb~5_combout  & ( ((!\inst_reg|inst [1] & (!\inst_reg|inst [0] & \id_stage|cu|shift~1_combout )) # (\inst_reg|inst [1] & ((!\inst_reg|inst [0]) # (\id_stage|cu|shift~1_combout )))) 
// # (\id_stage|cu|aluc[1]~2_combout ) ) ) ) # ( !\inst_reg|inst [2] & ( \id_stage|cu|comb~5_combout  & ( ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|aluc[1]~2_combout ) ) ) ) # ( \inst_reg|inst [2] & ( 
// !\id_stage|cu|comb~5_combout  & ( ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|aluc[1]~2_combout ) ) ) ) # ( !\inst_reg|inst [2] & ( !\id_stage|cu|comb~5_combout  & ( ((\id_stage|cu|shift~1_combout  & 
// ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|aluc[1]~2_combout ) ) ) )

	.dataa(!\inst_reg|inst [1]),
	.datab(!\inst_reg|inst [0]),
	.datac(!\id_stage|cu|aluc[1]~2_combout ),
	.datad(!\id_stage|cu|shift~1_combout ),
	.datae(!\inst_reg|inst [2]),
	.dataf(!\id_stage|cu|comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluc[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluc[1]~3 .extended_lut = "off";
defparam \id_stage|cu|aluc[1]~3 .lut_mask = 64'h0FDF0FDF0FDF4FDF;
defparam \id_stage|cu|aluc[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N50
dffeas \de_reg|ealuc[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|aluc[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ealuc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ealuc[1] .is_wysiwyg = "true";
defparam \de_reg|ealuc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \id_stage|cu|i_and~0 (
// Equation(s):
// \id_stage|cu|i_and~0_combout  = ( \inst_reg|inst [29] & ( (\inst_reg|inst [28] & (!\inst_reg|inst [27] & (!\inst_reg|inst [30] & !\inst_reg|inst [31]))) ) )

	.dataa(!\inst_reg|inst [28]),
	.datab(!\inst_reg|inst [27]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [31]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|i_and~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|i_and~0 .extended_lut = "off";
defparam \id_stage|cu|i_and~0 .lut_mask = 64'h0000000040004000;
defparam \id_stage|cu|i_and~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \id_stage|cu|aluc[0]~4 (
// Equation(s):
// \id_stage|cu|aluc[0]~4_combout  = ( \id_stage|cu|comb~5_combout  & ( \inst_reg|inst [2] & ( (!\inst_reg|inst [1]) # ((\id_stage|cu|i_and~0_combout ) # (\id_stage|cu|shift~1_combout )) ) ) ) # ( !\id_stage|cu|comb~5_combout  & ( \inst_reg|inst [2] & ( 
// ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|i_and~0_combout ) ) ) ) # ( \id_stage|cu|comb~5_combout  & ( !\inst_reg|inst [2] & ( ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # 
// (\inst_reg|inst [1])))) # (\id_stage|cu|i_and~0_combout ) ) ) ) # ( !\id_stage|cu|comb~5_combout  & ( !\inst_reg|inst [2] & ( ((\id_stage|cu|shift~1_combout  & ((!\inst_reg|inst [0]) # (\inst_reg|inst [1])))) # (\id_stage|cu|i_and~0_combout ) ) ) )

	.dataa(!\inst_reg|inst [1]),
	.datab(!\id_stage|cu|shift~1_combout ),
	.datac(!\id_stage|cu|i_and~0_combout ),
	.datad(!\inst_reg|inst [0]),
	.datae(!\id_stage|cu|comb~5_combout ),
	.dataf(!\inst_reg|inst [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluc[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluc[0]~4 .extended_lut = "off";
defparam \id_stage|cu|aluc[0]~4 .lut_mask = 64'h3F1F3F1F3F1FBFBF;
defparam \id_stage|cu|aluc[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N8
dffeas \de_reg|ealuc[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|aluc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ealuc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ealuc[0] .is_wysiwyg = "true";
defparam \de_reg|ealuc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~33 (
// Equation(s):
// \exe_stage|call_sub|y[6]~33_combout  = ( !\de_reg|ealuc [1] & ( \de_reg|ealuc [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ealuc [1]),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~33 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~33 .lut_mask = 64'h00000000FFFF0000;
defparam \exe_stage|call_sub|y[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \id_stage|cu|i_sub~0 (
// Equation(s):
// \id_stage|cu|i_sub~0_combout  = ( !\inst_reg|inst [31] & ( (!\inst_reg|inst [30] & (\inst_reg|inst [26] & (\inst_reg|inst [29] & \inst_reg|inst [28]))) ) )

	.dataa(!\inst_reg|inst [30]),
	.datab(!\inst_reg|inst [26]),
	.datac(!\inst_reg|inst [29]),
	.datad(!\inst_reg|inst [28]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|i_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|i_sub~0 .extended_lut = "off";
defparam \id_stage|cu|i_sub~0 .lut_mask = 64'h0002000200000000;
defparam \id_stage|cu|i_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \id_stage|cu|aluc[2]~0 (
// Equation(s):
// \id_stage|cu|aluc[2]~0_combout  = ( \inst_reg|inst [2] & ( \id_stage|cu|shift~1_combout  & ( (((\inst_reg|inst [0] & \id_stage|cu|comb~5_combout )) # (\inst_reg|inst [1])) # (\id_stage|cu|i_sub~0_combout ) ) ) ) # ( !\inst_reg|inst [2] & ( 
// \id_stage|cu|shift~1_combout  & ( (\inst_reg|inst [1]) # (\id_stage|cu|i_sub~0_combout ) ) ) ) # ( \inst_reg|inst [2] & ( !\id_stage|cu|shift~1_combout  & ( ((\inst_reg|inst [0] & (!\inst_reg|inst [1] & \id_stage|cu|comb~5_combout ))) # 
// (\id_stage|cu|i_sub~0_combout ) ) ) ) # ( !\inst_reg|inst [2] & ( !\id_stage|cu|shift~1_combout  & ( ((!\inst_reg|inst [0] & (\inst_reg|inst [1] & \id_stage|cu|comb~5_combout ))) # (\id_stage|cu|i_sub~0_combout ) ) ) )

	.dataa(!\id_stage|cu|i_sub~0_combout ),
	.datab(!\inst_reg|inst [0]),
	.datac(!\inst_reg|inst [1]),
	.datad(!\id_stage|cu|comb~5_combout ),
	.datae(!\inst_reg|inst [2]),
	.dataf(!\id_stage|cu|shift~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluc[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluc[2]~0 .extended_lut = "off";
defparam \id_stage|cu|aluc[2]~0 .lut_mask = 64'h555D55755F5F5F7F;
defparam \id_stage|cu|aluc[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N26
dffeas \de_reg|ealuc[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|aluc[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ealuc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ealuc[2] .is_wysiwyg = "true";
defparam \de_reg|ealuc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~32 (
// Equation(s):
// \exe_stage|call_sub|y[6]~32_combout  = ( \de_reg|ealuc [2] & ( \de_reg|ealuc [0] & ( !\de_reg|ealuc [1] ) ) ) # ( \de_reg|ealuc [2] & ( !\de_reg|ealuc [0] & ( !\de_reg|ealuc [1] ) ) ) # ( !\de_reg|ealuc [2] & ( !\de_reg|ealuc [0] & ( !\de_reg|ealuc [1] ) 
// ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~32 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~32 .lut_mask = 64'hCCCCCCCC0000CCCC;
defparam \exe_stage|call_sub|y[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~34 (
// Equation(s):
// \exe_stage|call_sub|y[29]~34_combout  = ( \exe_stage|call_sub|y[6]~33_combout  & ( \exe_stage|call_sub|y[6]~32_combout  & ( !\de_reg|ejal~q  ) ) ) # ( !\exe_stage|call_sub|y[6]~33_combout  & ( \exe_stage|call_sub|y[6]~32_combout  & ( !\de_reg|ejal~q  ) ) 
// ) # ( !\exe_stage|call_sub|y[6]~33_combout  & ( !\exe_stage|call_sub|y[6]~32_combout  & ( !\de_reg|ejal~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[6]~33_combout ),
	.dataf(!\exe_stage|call_sub|y[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~34 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~34 .lut_mask = 64'hF0F00000F0F0F0F0;
defparam \exe_stage|call_sub|y[29]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~0_combout  = ( !\id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|fwda [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|fwda [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~0 .lut_mask = 64'h00000000FFFF0000;
defparam \id_stage|forwarding_da|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N31
dffeas \de_reg|ewmem (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|cu|wmem~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ewmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ewmem .is_wysiwyg = "true";
defparam \de_reg|ewmem .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N56
dffeas \em_reg|mwmem (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|ewmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mwmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mwmem .is_wysiwyg = "true";
defparam \em_reg|mwmem .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N57
cyclonev_lcell_comb \id_stage|cu|aluc[3]~1 (
// Equation(s):
// \id_stage|cu|aluc[3]~1_combout  = ( \inst_reg|inst [1] & ( \id_stage|cu|shift~1_combout  & ( \inst_reg|inst [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [0]),
	.datad(gnd),
	.datae(!\inst_reg|inst [1]),
	.dataf(!\id_stage|cu|shift~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluc[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluc[3]~1 .extended_lut = "off";
defparam \id_stage|cu|aluc[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \id_stage|cu|aluc[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N59
dffeas \de_reg|ealuc[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|aluc[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ealuc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ealuc[3] .is_wysiwyg = "true";
defparam \de_reg|ealuc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~2 (
// Equation(s):
// \exe_stage|call_sub|y[1]~2_combout  = ( !\de_reg|ejal~q  & ( \de_reg|ealuc [0] & ( \de_reg|ealuc [1] ) ) ) # ( !\de_reg|ejal~q  & ( !\de_reg|ealuc [0] & ( (\de_reg|ealuc [2] & \de_reg|ealuc [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [1]),
	.datae(!\de_reg|ejal~q ),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~2 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~2 .lut_mask = 64'h000F000000FF0000;
defparam \exe_stage|call_sub|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N12
cyclonev_lcell_comb \id_stage|wpcir~0 (
// Equation(s):
// \id_stage|wpcir~0_combout  = ( \id_stage|Equal18~0_combout  & ( \de_reg|em2reg~q  ) ) # ( !\id_stage|Equal18~0_combout  & ( (\de_reg|em2reg~q  & \id_stage|Equal19~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|em2reg~q ),
	.datad(!\id_stage|Equal19~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|Equal18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|wpcir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|wpcir~0 .extended_lut = "off";
defparam \id_stage|wpcir~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \id_stage|wpcir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N56
dffeas \inst_reg|inst[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[23] .is_wysiwyg = "true";
defparam \inst_reg|inst[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N50
dffeas \inst_reg|inst[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[21] .is_wysiwyg = "true";
defparam \inst_reg|inst[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N14
dffeas \inst_reg|inst[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[25] .is_wysiwyg = "true";
defparam \inst_reg|inst[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N32
dffeas \inst_reg|inst[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[22] .is_wysiwyg = "true";
defparam \inst_reg|inst[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N33
cyclonev_lcell_comb \id_stage|rf|Equal0~0 (
// Equation(s):
// \id_stage|rf|Equal0~0_combout  = ( !\inst_reg|inst [22] & ( !\inst_reg|inst [24] & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [21] & !\inst_reg|inst [25])) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(gnd),
	.datac(!\inst_reg|inst [21]),
	.datad(!\inst_reg|inst [25]),
	.datae(!\inst_reg|inst [22]),
	.dataf(!\inst_reg|inst [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Equal0~0 .extended_lut = "off";
defparam \id_stage|rf|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \id_stage|rf|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~0_combout  = ( \id_stage|Equal19~2_combout  & ( \id_stage|Equal18~0_combout  & ( (!\id_stage|rf|Equal0~0_combout  & ((!\id_stage|cu|shift~0_combout ) # ((!\id_stage|cu|wmem~0_combout  & \de_reg|em2reg~q )))) ) ) ) # ( 
// !\id_stage|Equal19~2_combout  & ( \id_stage|Equal18~0_combout  & ( (!\id_stage|rf|Equal0~0_combout  & ((!\id_stage|cu|shift~0_combout ) # ((!\id_stage|cu|wmem~0_combout  & \de_reg|em2reg~q )))) ) ) ) # ( \id_stage|Equal19~2_combout  & ( 
// !\id_stage|Equal18~0_combout  & ( (!\id_stage|rf|Equal0~0_combout  & ((!\id_stage|cu|shift~0_combout ) # ((!\id_stage|cu|wmem~0_combout  & \de_reg|em2reg~q )))) ) ) ) # ( !\id_stage|Equal19~2_combout  & ( !\id_stage|Equal18~0_combout  & ( 
// (!\id_stage|cu|shift~0_combout  & !\id_stage|rf|Equal0~0_combout ) ) ) )

	.dataa(!\id_stage|cu|wmem~0_combout ),
	.datab(!\id_stage|cu|shift~0_combout ),
	.datac(!\id_stage|rf|Equal0~0_combout ),
	.datad(!\de_reg|em2reg~q ),
	.datae(!\id_stage|Equal19~2_combout ),
	.dataf(!\id_stage|Equal18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~0 .lut_mask = 64'hC0C0C0E0C0E0C0E0;
defparam \id_stage|forwarding_da|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~13_combout  = ( !\id_stage|forwarding_da|Mux27~0_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|wpcir~0_combout  & (\id_stage|cu|shift~0_combout  & \id_stage|fwda [1]))) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|wpcir~0_combout ),
	.datac(!\id_stage|cu|shift~0_combout ),
	.datad(!\id_stage|fwda [1]),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~13 .lut_mask = 64'h0004000400000000;
defparam \id_stage|forwarding_da|Mux31~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N47
dffeas \inst_reg|inst[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[10] .is_wysiwyg = "true";
defparam \inst_reg|inst[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~17 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~17_combout  = (\id_stage|forwarding_da|Mux31~13_combout  & \inst_reg|inst [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datad(!\inst_reg|inst [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~17 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~17 .lut_mask = 64'h000F000F000F000F;
defparam \id_stage|forwarding_da|Mux27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~30 (
// Equation(s):
// \exe_stage|call_sub|y[17]~30_combout  = ( \de_reg|ealuc [1] & ( !\de_reg|ejal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~30 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~30 .lut_mask = 64'h00000000F0F0F0F0;
defparam \exe_stage|call_sub|y[17]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~31 (
// Equation(s):
// \exe_stage|call_sub|y[4]~31_combout  = ( \exe_stage|call_sub|y[17]~30_combout  & ( (\de_reg|ealuc [2] & \de_reg|ealuc [0]) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~31 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~31 .lut_mask = 64'h0000000003030303;
defparam \exe_stage|call_sub|y[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~4_combout  = ( \inst_reg|inst [24] & ( !\inst_reg|inst [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \id_stage|forwarding_da|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~2_combout  = ( !\id_stage|fwdb~2_combout  & ( \id_stage|fwdb~0_combout  & ( !\id_stage|fwdb~1_combout  ) ) ) # ( \id_stage|fwdb~2_combout  & ( !\id_stage|fwdb~0_combout  & ( !\id_stage|fwdb~1_combout  ) ) ) # ( 
// !\id_stage|fwdb~2_combout  & ( !\id_stage|fwdb~0_combout  & ( !\id_stage|fwdb~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\id_stage|fwdb~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|fwdb~2_combout ),
	.dataf(!\id_stage|fwdb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~2 .lut_mask = 64'hCCCCCCCCCCCC0000;
defparam \id_stage|forwarding_db|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \id_stage|rf|Equal1~0 (
// Equation(s):
// \id_stage|rf|Equal1~0_combout  = ( !\inst_reg|inst [19] & ( (!\inst_reg|inst [20] & (!\inst_reg|inst [18] & (!\inst_reg|inst [16] & !\inst_reg|inst [17]))) ) )

	.dataa(!\inst_reg|inst [20]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\inst_reg|inst [17]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Equal1~0 .extended_lut = "off";
defparam \id_stage|rf|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \id_stage|rf|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~1_combout  = ( \id_stage|Equal6~0_combout  & ( \id_stage|Equal19~2_combout  & ( !\id_stage|rf|Equal1~0_combout  ) ) ) # ( !\id_stage|Equal6~0_combout  & ( \id_stage|Equal19~2_combout  & ( !\id_stage|rf|Equal1~0_combout  ) ) ) 
// # ( \id_stage|Equal6~0_combout  & ( !\id_stage|Equal19~2_combout  & ( !\id_stage|rf|Equal1~0_combout  ) ) ) # ( !\id_stage|Equal6~0_combout  & ( !\id_stage|Equal19~2_combout  & ( (!\id_stage|rf|Equal1~0_combout  & ((!\em_reg|mwreg~q ) # 
// ((!\id_stage|Equal13~2_combout ) # (\em_reg|mm2reg~q )))) ) ) )

	.dataa(!\em_reg|mwreg~q ),
	.datab(!\id_stage|Equal13~2_combout ),
	.datac(!\id_stage|rf|Equal1~0_combout ),
	.datad(!\em_reg|mm2reg~q ),
	.datae(!\id_stage|Equal6~0_combout ),
	.dataf(!\id_stage|Equal19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~1 .lut_mask = 64'hE0F0F0F0F0F0F0F0;
defparam \id_stage|forwarding_db|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~0_combout  = ( !\id_stage|fwdb~0_combout  & ( !\id_stage|fwdb~1_combout  ) )

	.dataa(gnd),
	.datab(!\id_stage|fwdb~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|fwdb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \id_stage|forwarding_db|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~2_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~2 .lut_mask = 64'h000000000000FFFF;
defparam \id_stage|forwarding_db|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \in_port0[0]~input (
	.i(in_port0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[0]~input_o ));
// synopsys translate_off
defparam \in_port0[0]~input .bus_hold = "false";
defparam \in_port0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N50
dffeas \mem_stage|io_input_regx2|in_reg0[0] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg0[0] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \in_port1[0]~input (
	.i(in_port1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[0]~input_o ));
// synopsys translate_off
defparam \in_port1[0]~input .bus_hold = "false";
defparam \in_port1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N38
dffeas \mem_stage|io_input_regx2|in_reg1[0] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg1[0] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout  = ( \em_reg|malu [2] & ( \mem_stage|io_input_regx2|in_reg1 [0] ) ) # ( !\em_reg|malu [2] & ( \mem_stage|io_input_regx2|in_reg0 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|in_reg0 [0]),
	.datad(!\mem_stage|io_input_regx2|in_reg1 [0]),
	.datae(gnd),
	.dataf(!\em_reg|malu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[0] (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] = ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout  ) ) # ( 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout  & ( \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  ) ) ) # ( 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout  & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  ) ) )

	.dataa(!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[0] .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[0] .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~5_combout  = ( \inst_reg|inst [18] & ( !\inst_reg|inst [20] ) ) # ( !\inst_reg|inst [18] & ( (!\inst_reg|inst [20] & !\inst_reg|inst [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [20]),
	.datad(!\inst_reg|inst [19]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~5 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \id_stage|forwarding_db|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~6_combout  = (\inst_reg|inst [19] & !\inst_reg|inst [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~6 .lut_mask = 64'h0F000F000F000F00;
defparam \id_stage|forwarding_db|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \id_stage|rf|register[12][0]~feeder (
// Equation(s):
// \id_stage|rf|register[12][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \resetn~inputCLKENA0 (
	.inclk(\resetn~input_o ),
	.ena(vcc),
	.outclk(\resetn~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \resetn~inputCLKENA0 .clock_type = "global clock";
defparam \resetn~inputCLKENA0 .disable_mode = "low";
defparam \resetn~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \resetn~inputCLKENA0 .ena_register_power_up = "high";
defparam \resetn~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X46_Y25_N8
dffeas \mw_reg|wrn[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mrn [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wrn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wrn[1] .is_wysiwyg = "true";
defparam \mw_reg|wrn[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N2
dffeas \mw_reg|wrn[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mrn [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wrn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wrn[0] .is_wysiwyg = "true";
defparam \mw_reg|wrn[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \mw_reg|wwreg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mwreg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wwreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wwreg .is_wysiwyg = "true";
defparam \mw_reg|wwreg .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \mw_reg|wrn[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mrn [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wrn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wrn[3] .is_wysiwyg = "true";
defparam \mw_reg|wrn[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N35
dffeas \mw_reg|wrn[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mrn [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wrn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wrn[2] .is_wysiwyg = "true";
defparam \mw_reg|wrn[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N59
dffeas \mw_reg|wrn[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mrn [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wrn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wrn[4] .is_wysiwyg = "true";
defparam \mw_reg|wrn[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N57
cyclonev_lcell_comb \id_stage|rf|Decoder0~27 (
// Equation(s):
// \id_stage|rf|Decoder0~27_combout  = ( \mw_reg|wrn [2] & ( !\mw_reg|wrn [4] & ( (!\mw_reg|wrn [1] & (!\mw_reg|wrn [0] & (\mw_reg|wwreg~q  & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~27 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~27 .lut_mask = 64'h0000000800000000;
defparam \id_stage|rf|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \id_stage|rf|register[12][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \id_stage|rf|Decoder0~28 (
// Equation(s):
// \id_stage|rf|Decoder0~28_combout  = ( !\mw_reg|wrn [1] & ( \mw_reg|wrn [2] & ( (\mw_reg|wrn [3] & (!\mw_reg|wrn [4] & (\mw_reg|wwreg~q  & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wrn [4]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [1]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~28 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~28 .lut_mask = 64'h0000000000040000;
defparam \id_stage|rf|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N44
dffeas \id_stage|rf|register[13][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N45
cyclonev_lcell_comb \id_stage|rf|Decoder0~30 (
// Equation(s):
// \id_stage|rf|Decoder0~30_combout  = ( \mw_reg|wrn [2] & ( !\mw_reg|wrn [4] & ( (\mw_reg|wwreg~q  & (\mw_reg|wrn [3] & (\mw_reg|wrn [0] & \mw_reg|wrn [1]))) ) ) )

	.dataa(!\mw_reg|wwreg~q ),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wrn [0]),
	.datad(!\mw_reg|wrn [1]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~30 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~30 .lut_mask = 64'h0000000100000000;
defparam \id_stage|rf|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N49
dffeas \id_stage|rf|register[15][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~12_combout  = ( \id_stage|rf|register[13][0]~q  & ( \id_stage|rf|register[15][0]~q  & ( ((!\inst_reg|inst [17] & ((\id_stage|rf|register[12][0]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[14][0]~q ))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[13][0]~q  & ( \id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[12][0]~q )))) # (\inst_reg|inst [17] & (((\id_stage|rf|register[14][0]~q )) # 
// (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|rf|register[13][0]~q  & ( !\id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[12][0]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// (\id_stage|rf|register[14][0]~q ))) ) ) ) # ( !\id_stage|rf|register[13][0]~q  & ( !\id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[12][0]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[14][0]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[14][0]~q ),
	.datad(!\id_stage|rf|register[12][0]~q ),
	.datae(!\id_stage|rf|register[13][0]~q ),
	.dataf(!\id_stage|rf|register[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~12 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_db|Mux31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~4_combout  = ( \inst_reg|inst [17] & ( !\inst_reg|inst [18] ) )

	.dataa(gnd),
	.datab(!\inst_reg|inst [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \id_stage|forwarding_db|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \id_stage|rf|Decoder0~20 (
// Equation(s):
// \id_stage|rf|Decoder0~20_combout  = ( \mw_reg|wrn [0] & ( !\mw_reg|wrn [2] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (!\mw_reg|wrn [4] & !\mw_reg|wrn [1]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [4]),
	.datad(!\mw_reg|wrn [1]),
	.datae(!\mw_reg|wrn [0]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~20 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~20 .lut_mask = 64'h0000200000000000;
defparam \id_stage|rf|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N32
dffeas \id_stage|rf|register[1][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~3_combout  = ( \inst_reg|inst [17] & ( (!\inst_reg|inst [18] & \inst_reg|inst [16]) ) ) # ( !\inst_reg|inst [17] & ( !\inst_reg|inst [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [16]),
	.datae(gnd),
	.dataf(!\inst_reg|inst [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~3 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \id_stage|forwarding_db|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \id_stage|rf|Decoder0~22 (
// Equation(s):
// \id_stage|rf|Decoder0~22_combout  = ( \mw_reg|wrn [1] & ( !\mw_reg|wrn [4] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (\mw_reg|wrn [0] & !\mw_reg|wrn [2]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [0]),
	.datad(!\mw_reg|wrn [2]),
	.datae(!\mw_reg|wrn [1]),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~22 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~22 .lut_mask = 64'h0000020000000000;
defparam \id_stage|rf|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \id_stage|rf|register[3][0]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \id_stage|rf|Decoder0~17 (
// Equation(s):
// \id_stage|rf|Decoder0~17_combout  = ( \mw_reg|wrn [2] & ( !\mw_reg|wrn [3] & ( (!\mw_reg|wrn [4] & (\mw_reg|wwreg~q  & (\mw_reg|wrn [0] & !\mw_reg|wrn [1]))) ) ) )

	.dataa(!\mw_reg|wrn [4]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [0]),
	.datad(!\mw_reg|wrn [1]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~17 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~17 .lut_mask = 64'h0000020000000000;
defparam \id_stage|rf|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N2
dffeas \id_stage|rf|register[5][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N33
cyclonev_lcell_comb \id_stage|rf|Decoder0~16 (
// Equation(s):
// \id_stage|rf|Decoder0~16_combout  = ( \mw_reg|wrn [2] & ( !\mw_reg|wrn [0] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (!\mw_reg|wrn [1] & !\mw_reg|wrn [4]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [4]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~16 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~16 .lut_mask = 64'h0000200000000000;
defparam \id_stage|rf|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N47
dffeas \id_stage|rf|register[4][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N27
cyclonev_lcell_comb \id_stage|rf|Decoder0~19 (
// Equation(s):
// \id_stage|rf|Decoder0~19_combout  = ( \mw_reg|wrn [2] & ( !\mw_reg|wrn [4] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (\mw_reg|wrn [1] & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~19 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~19 .lut_mask = 64'h0000000200000000;
defparam \id_stage|rf|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N49
dffeas \id_stage|rf|register[7][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N57
cyclonev_lcell_comb \id_stage|rf|Decoder0~18 (
// Equation(s):
// \id_stage|rf|Decoder0~18_combout  = ( \mw_reg|wrn [2] & ( \mw_reg|wwreg~q  & ( (!\mw_reg|wrn [0] & (!\mw_reg|wrn [3] & (\mw_reg|wrn [1] & !\mw_reg|wrn [4]))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [4]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wwreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~18 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~18 .lut_mask = 64'h0000000000000800;
defparam \id_stage|rf|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N40
dffeas \id_stage|rf|register[6][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~9_combout  = ( \id_stage|rf|register[7][0]~q  & ( \id_stage|rf|register[6][0]~q  & ( ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][0]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[5][0]~q ))) # (\inst_reg|inst 
// [17]) ) ) ) # ( !\id_stage|rf|register[7][0]~q  & ( \id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[4][0]~q )))) # (\inst_reg|inst [16] & (\id_stage|rf|register[5][0]~q  & ((!\inst_reg|inst 
// [17])))) ) ) ) # ( \id_stage|rf|register[7][0]~q  & ( !\id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[4][0]~q  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|rf|register[5][0]~q ))) ) ) ) # ( !\id_stage|rf|register[7][0]~q  & ( !\id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][0]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[5][0]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[5][0]~q ),
	.datab(!\id_stage|rf|register[4][0]~q ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[7][0]~q ),
	.dataf(!\id_stage|rf|register[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~9 .lut_mask = 64'h3500350F35F035FF;
defparam \id_stage|forwarding_db|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \id_stage|rf|Decoder0~21 (
// Equation(s):
// \id_stage|rf|Decoder0~21_combout  = ( \mw_reg|wrn [1] & ( !\mw_reg|wrn [3] & ( (!\mw_reg|wrn [4] & (!\mw_reg|wrn [2] & (!\mw_reg|wrn [0] & \mw_reg|wwreg~q ))) ) ) )

	.dataa(!\mw_reg|wrn [4]),
	.datab(!\mw_reg|wrn [2]),
	.datac(!\mw_reg|wrn [0]),
	.datad(!\mw_reg|wwreg~q ),
	.datae(!\mw_reg|wrn [1]),
	.dataf(!\mw_reg|wrn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~21 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~21 .lut_mask = 64'h0000008000000000;
defparam \id_stage|rf|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N34
dffeas \id_stage|rf|register[2][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~10_combout  = ( \id_stage|forwarding_db|Mux31~9_combout  & ( \id_stage|rf|register[2][0]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][0]~q )) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][0]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~9_combout  & ( \id_stage|rf|register[2][0]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[1][0]~q  & (\id_stage|forwarding_db|Mux17~3_combout ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout ) # (\id_stage|rf|register[3][0]~DUPLICATE_q )))) ) ) ) # ( 
// \id_stage|forwarding_db|Mux31~9_combout  & ( !\id_stage|rf|register[2][0]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|rf|register[1][0]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// (((\id_stage|forwarding_db|Mux17~3_combout  & \id_stage|rf|register[3][0]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~9_combout  & ( !\id_stage|rf|register[2][0]~q  & ( (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][0]~q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|rf|register[1][0]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|rf|register[3][0]~DUPLICATE_q ),
	.datae(!\id_stage|forwarding_db|Mux31~9_combout ),
	.dataf(!\id_stage|rf|register[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~10 .lut_mask = 64'h0207A2A75257F2F7;
defparam \id_stage|forwarding_db|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N6
cyclonev_lcell_comb \id_stage|rf|Decoder0~6 (
// Equation(s):
// \id_stage|rf|Decoder0~6_combout  = ( !\mw_reg|wrn [1] & ( \mw_reg|wrn [0] & ( (\mw_reg|wrn [2] & (!\mw_reg|wrn [3] & (\mw_reg|wrn [4] & \mw_reg|wwreg~q ))) ) ) )

	.dataa(!\mw_reg|wrn [2]),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wrn [4]),
	.datad(!\mw_reg|wwreg~q ),
	.datae(!\mw_reg|wrn [1]),
	.dataf(!\mw_reg|wrn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~6 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~6 .lut_mask = 64'h0000000000040000;
defparam \id_stage|rf|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N2
dffeas \id_stage|rf|register[21][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N39
cyclonev_lcell_comb \id_stage|rf|Decoder0~5 (
// Equation(s):
// \id_stage|rf|Decoder0~5_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [1] & (\mw_reg|wrn [0] & (!\mw_reg|wrn [2] & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [2]),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~5 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~5 .lut_mask = 64'h0000000000000020;
defparam \id_stage|rf|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N26
dffeas \id_stage|rf|register[25][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N15
cyclonev_lcell_comb \id_stage|rf|Decoder0~4 (
// Equation(s):
// \id_stage|rf|Decoder0~4_combout  = ( \mw_reg|wrn [4] & ( !\mw_reg|wrn [1] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (!\mw_reg|wrn [2] & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [2]),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~4 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~4 .lut_mask = 64'h0000002000000000;
defparam \id_stage|rf|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N34
dffeas \id_stage|rf|register[17][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
cyclonev_lcell_comb \id_stage|rf|Decoder0~7 (
// Equation(s):
// \id_stage|rf|Decoder0~7_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [1] & (\mw_reg|wrn [0] & (\mw_reg|wrn [3] & \mw_reg|wrn [2]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [3]),
	.datad(!\mw_reg|wrn [2]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~7 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~7 .lut_mask = 64'h0000000000000002;
defparam \id_stage|rf|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N50
dffeas \id_stage|rf|register[29][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~5_combout  = ( \id_stage|rf|register[17][0]~q  & ( \id_stage|rf|register[29][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][0]~q )))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[21][0]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[17][0]~q  & ( \id_stage|rf|register[29][0]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[25][0]~q )))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[21][0]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[17][0]~q  & ( !\id_stage|rf|register[29][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][0]~q )))) # (\inst_reg|inst 
// [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[21][0]~q ))) ) ) ) # ( !\id_stage|rf|register[17][0]~q  & ( !\id_stage|rf|register[29][0]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[25][0]~q )))) # (\inst_reg|inst 
// [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[21][0]~q ))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[21][0]~q ),
	.datad(!\id_stage|rf|register[25][0]~q ),
	.datae(!\id_stage|rf|register[17][0]~q ),
	.dataf(!\id_stage|rf|register[29][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~5 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_db|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \id_stage|rf|register[16][0]~feeder (
// Equation(s):
// \id_stage|rf|register[16][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N48
cyclonev_lcell_comb \id_stage|rf|Decoder0~0 (
// Equation(s):
// \id_stage|rf|Decoder0~0_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [0] & (!\mw_reg|wrn [3] & (!\mw_reg|wrn [2] & !\mw_reg|wrn [1]))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wrn [2]),
	.datad(!\mw_reg|wrn [1]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~0 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~0 .lut_mask = 64'h0000000000008000;
defparam \id_stage|rf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N41
dffeas \id_stage|rf|register[16][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N33
cyclonev_lcell_comb \id_stage|rf|Decoder0~1 (
// Equation(s):
// \id_stage|rf|Decoder0~1_combout  = ( !\mw_reg|wrn [2] & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [0] & (\mw_reg|wwreg~q  & (!\mw_reg|wrn [1] & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~1 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~1 .lut_mask = 64'h0000000000200000;
defparam \id_stage|rf|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N35
dffeas \id_stage|rf|register[24][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N21
cyclonev_lcell_comb \id_stage|rf|Decoder0~3 (
// Equation(s):
// \id_stage|rf|Decoder0~3_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [1] & (!\mw_reg|wrn [0] & (\mw_reg|wrn [2] & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [2]),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~3 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~3 .lut_mask = 64'h0000000000000008;
defparam \id_stage|rf|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N53
dffeas \id_stage|rf|register[28][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \id_stage|rf|register[20][0]~feeder (
// Equation(s):
// \id_stage|rf|register[20][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N15
cyclonev_lcell_comb \id_stage|rf|Decoder0~2 (
// Equation(s):
// \id_stage|rf|Decoder0~2_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (!\mw_reg|wrn [1] & (!\mw_reg|wrn [0] & (\mw_reg|wrn [2] & !\mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [2]),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~2 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~2 .lut_mask = 64'h0000000000000800;
defparam \id_stage|rf|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N20
dffeas \id_stage|rf|register[20][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~4_combout  = ( \id_stage|rf|register[28][0]~q  & ( \id_stage|rf|register[20][0]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[16][0]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[24][0]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[28][0]~q  & ( \id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[16][0]~q ))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18] & 
// \id_stage|rf|register[24][0]~q )))) ) ) ) # ( \id_stage|rf|register[28][0]~q  & ( !\id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[16][0]~q  & (!\inst_reg|inst [18]))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[24][0]~q ) # (\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[28][0]~q  & ( !\id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[16][0]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[24][0]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[16][0]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[24][0]~q ),
	.datae(!\id_stage|rf|register[28][0]~q ),
	.dataf(!\id_stage|rf|register[20][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~4 .lut_mask = 64'h407043734C7C4F7F;
defparam \id_stage|forwarding_db|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N6
cyclonev_lcell_comb \id_stage|rf|register[23][0]~feeder (
// Equation(s):
// \id_stage|rf|register[23][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[23][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[23][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \id_stage|rf|Decoder0~14 (
// Equation(s):
// \id_stage|rf|Decoder0~14_combout  = ( !\mw_reg|wrn [3] & ( \mw_reg|wrn [1] & ( (\mw_reg|wrn [0] & (\mw_reg|wrn [2] & (\mw_reg|wrn [4] & \mw_reg|wwreg~q ))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wrn [2]),
	.datac(!\mw_reg|wrn [4]),
	.datad(!\mw_reg|wwreg~q ),
	.datae(!\mw_reg|wrn [3]),
	.dataf(!\mw_reg|wrn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~14 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~14 .lut_mask = 64'h0000000000010000;
defparam \id_stage|rf|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N8
dffeas \id_stage|rf|register[23][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \id_stage|rf|Decoder0~12 (
// Equation(s):
// \id_stage|rf|Decoder0~12_combout  = ( \mw_reg|wrn [4] & ( !\mw_reg|wrn [2] & ( (!\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & (\mw_reg|wrn [0] & \mw_reg|wrn [1]))) ) ) )

	.dataa(!\mw_reg|wrn [3]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [0]),
	.datad(!\mw_reg|wrn [1]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~12 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~12 .lut_mask = 64'h0000000200000000;
defparam \id_stage|rf|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \id_stage|rf|register[19][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N36
cyclonev_lcell_comb \id_stage|rf|register[27][0]~feeder (
// Equation(s):
// \id_stage|rf|register[27][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \id_stage|rf|Decoder0~13 (
// Equation(s):
// \id_stage|rf|Decoder0~13_combout  = ( \mw_reg|wrn [4] & ( !\mw_reg|wrn [2] & ( (\mw_reg|wwreg~q  & (\mw_reg|wrn [3] & (\mw_reg|wrn [1] & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wwreg~q ),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~13 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~13 .lut_mask = 64'h0000000100000000;
defparam \id_stage|rf|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N38
dffeas \id_stage|rf|register[27][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \id_stage|rf|Decoder0~15 (
// Equation(s):
// \id_stage|rf|Decoder0~15_combout  = ( \mw_reg|wrn [4] & ( \mw_reg|wrn [0] & ( (\mw_reg|wrn [1] & (\mw_reg|wrn [2] & (\mw_reg|wwreg~q  & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [2]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~15 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \id_stage|rf|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N53
dffeas \id_stage|rf|register[31][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~7_combout  = ( \id_stage|rf|register[27][0]~q  & ( \id_stage|rf|register[31][0]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][0]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][0]~q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[27][0]~q  & ( \id_stage|rf|register[31][0]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[19][0]~q )))) # (\inst_reg|inst [18] & (((\id_stage|rf|register[23][0]~q )) # 
// (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[27][0]~q  & ( !\id_stage|rf|register[31][0]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[19][0]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & 
// (\id_stage|rf|register[23][0]~q ))) ) ) ) # ( !\id_stage|rf|register[27][0]~q  & ( !\id_stage|rf|register[31][0]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][0]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[23][0]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[23][0]~q ),
	.datad(!\id_stage|rf|register[19][0]~q ),
	.datae(!\id_stage|rf|register[27][0]~q ),
	.dataf(!\id_stage|rf|register[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~7 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_db|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N48
cyclonev_lcell_comb \id_stage|rf|Decoder0~8 (
// Equation(s):
// \id_stage|rf|Decoder0~8_combout  = ( \mw_reg|wwreg~q  & ( \mw_reg|wrn [4] & ( (\mw_reg|wrn [1] & (!\mw_reg|wrn [0] & (!\mw_reg|wrn [3] & !\mw_reg|wrn [2]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [3]),
	.datad(!\mw_reg|wrn [2]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~8 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~8 .lut_mask = 64'h0000000000004000;
defparam \id_stage|rf|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \id_stage|rf|register[18][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \id_stage|rf|Decoder0~9 (
// Equation(s):
// \id_stage|rf|Decoder0~9_combout  = ( !\mw_reg|wrn [2] & ( \mw_reg|wrn [3] & ( (!\mw_reg|wrn [0] & (\mw_reg|wrn [1] & (\mw_reg|wrn [4] & \mw_reg|wwreg~q ))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wrn [1]),
	.datac(!\mw_reg|wrn [4]),
	.datad(!\mw_reg|wwreg~q ),
	.datae(!\mw_reg|wrn [2]),
	.dataf(!\mw_reg|wrn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~9 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~9 .lut_mask = 64'h0000000000020000;
defparam \id_stage|rf|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N32
dffeas \id_stage|rf|register[26][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N57
cyclonev_lcell_comb \id_stage|rf|Decoder0~10 (
// Equation(s):
// \id_stage|rf|Decoder0~10_combout  = ( !\mw_reg|wrn [3] & ( \mw_reg|wrn [2] & ( (!\mw_reg|wrn [0] & (\mw_reg|wrn [1] & (\mw_reg|wwreg~q  & \mw_reg|wrn [4]))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wrn [1]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [4]),
	.datae(!\mw_reg|wrn [3]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~10 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~10 .lut_mask = 64'h0000000000020000;
defparam \id_stage|rf|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N56
dffeas \id_stage|rf|register[22][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \id_stage|rf|Decoder0~11 (
// Equation(s):
// \id_stage|rf|Decoder0~11_combout  = ( \mw_reg|wrn [3] & ( \mw_reg|wrn [1] & ( (!\mw_reg|wrn [0] & (\mw_reg|wwreg~q  & (\mw_reg|wrn [4] & \mw_reg|wrn [2]))) ) ) )

	.dataa(!\mw_reg|wrn [0]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [4]),
	.datad(!\mw_reg|wrn [2]),
	.datae(!\mw_reg|wrn [3]),
	.dataf(!\mw_reg|wrn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~11 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~11 .lut_mask = 64'h0000000000000002;
defparam \id_stage|rf|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N49
dffeas \id_stage|rf|register[30][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~6_combout  = ( \id_stage|rf|register[22][0]~q  & ( \id_stage|rf|register[30][0]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][0]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][0]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[22][0]~q  & ( \id_stage|rf|register[30][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][0]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][0]~q ))))) # 
// (\inst_reg|inst [18] & (\inst_reg|inst [19])) ) ) ) # ( \id_stage|rf|register[22][0]~q  & ( !\id_stage|rf|register[30][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][0]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[26][0]~q ))))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19])) ) ) ) # ( !\id_stage|rf|register[22][0]~q  & ( !\id_stage|rf|register[30][0]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][0]~q )) 
// # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][0]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[18][0]~q ),
	.datad(!\id_stage|rf|register[26][0]~q ),
	.datae(!\id_stage|rf|register[22][0]~q ),
	.dataf(!\id_stage|rf|register[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \id_stage|forwarding_db|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~8_combout  = ( \id_stage|forwarding_db|Mux31~7_combout  & ( \id_stage|forwarding_db|Mux31~6_combout  & ( ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux31~4_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux31~5_combout ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux31~7_combout  & ( \id_stage|forwarding_db|Mux31~6_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux31~4_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux31~5_combout )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16])) ) ) ) # ( \id_stage|forwarding_db|Mux31~7_combout  & ( 
// !\id_stage|forwarding_db|Mux31~6_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux31~4_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux31~5_combout )))) # (\inst_reg|inst [17] & (\inst_reg|inst 
// [16])) ) ) ) # ( !\id_stage|forwarding_db|Mux31~7_combout  & ( !\id_stage|forwarding_db|Mux31~6_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux31~4_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux31~5_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux31~5_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~8 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_db|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N27
cyclonev_lcell_comb \id_stage|rf|register[9][0]~feeder (
// Equation(s):
// \id_stage|rf|register[9][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \id_stage|rf|Decoder0~24 (
// Equation(s):
// \id_stage|rf|Decoder0~24_combout  = ( \mw_reg|wrn [3] & ( !\mw_reg|wrn [2] & ( (!\mw_reg|wrn [4] & (\mw_reg|wwreg~q  & (!\mw_reg|wrn [1] & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [4]),
	.datab(!\mw_reg|wwreg~q ),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [3]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~24 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~24 .lut_mask = 64'h0000002000000000;
defparam \id_stage|rf|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N28
dffeas \id_stage|rf|register[9][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \id_stage|rf|Decoder0~26 (
// Equation(s):
// \id_stage|rf|Decoder0~26_combout  = ( !\mw_reg|wrn [4] & ( !\mw_reg|wrn [2] & ( (\mw_reg|wrn [1] & (\mw_reg|wrn [3] & (\mw_reg|wwreg~q  & \mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [1]),
	.datab(!\mw_reg|wrn [3]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~26 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~26 .lut_mask = 64'h0001000000000000;
defparam \id_stage|rf|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N14
dffeas \id_stage|rf|register[11][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N27
cyclonev_lcell_comb \id_stage|rf|Decoder0~25 (
// Equation(s):
// \id_stage|rf|Decoder0~25_combout  = ( \mw_reg|wwreg~q  & ( !\mw_reg|wrn [2] & ( (!\mw_reg|wrn [4] & (\mw_reg|wrn [1] & (\mw_reg|wrn [3] & !\mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [4]),
	.datab(!\mw_reg|wrn [1]),
	.datac(!\mw_reg|wrn [3]),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wwreg~q ),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~25 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~25 .lut_mask = 64'h0000020000000000;
defparam \id_stage|rf|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N2
dffeas \id_stage|rf|register[10][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N33
cyclonev_lcell_comb \id_stage|rf|register[8][0]~feeder (
// Equation(s):
// \id_stage|rf|register[8][0]~feeder_combout  = ( \wb_stage|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][0]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N21
cyclonev_lcell_comb \id_stage|rf|Decoder0~23 (
// Equation(s):
// \id_stage|rf|Decoder0~23_combout  = ( \mw_reg|wrn [3] & ( !\mw_reg|wrn [1] & ( (!\mw_reg|wrn [4] & (!\mw_reg|wrn [2] & (\mw_reg|wwreg~q  & !\mw_reg|wrn [0]))) ) ) )

	.dataa(!\mw_reg|wrn [4]),
	.datab(!\mw_reg|wrn [2]),
	.datac(!\mw_reg|wwreg~q ),
	.datad(!\mw_reg|wrn [0]),
	.datae(!\mw_reg|wrn [3]),
	.dataf(!\mw_reg|wrn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~23 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~23 .lut_mask = 64'h0000080000000000;
defparam \id_stage|rf|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N34
dffeas \id_stage|rf|register[8][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~11_combout  = ( \inst_reg|inst [16] & ( \id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[9][0]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][0]~q ))) ) ) ) # ( !\inst_reg|inst [16] 
// & ( \id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [17]) # (\id_stage|rf|register[10][0]~q ) ) ) ) # ( \inst_reg|inst [16] & ( !\id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[9][0]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][0]~q ))) ) ) ) # ( !\inst_reg|inst [16] & ( !\id_stage|rf|register[8][0]~q  & ( (\inst_reg|inst [17] & \id_stage|rf|register[10][0]~q ) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[9][0]~q ),
	.datac(!\id_stage|rf|register[11][0]~q ),
	.datad(!\id_stage|rf|register[10][0]~q ),
	.datae(!\inst_reg|inst [16]),
	.dataf(!\id_stage|rf|register[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~11 .lut_mask = 64'h00552727AAFF2727;
defparam \id_stage|forwarding_db|Mux31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~13 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~13_combout  = ( \id_stage|forwarding_db|Mux31~8_combout  & ( \id_stage|forwarding_db|Mux31~11_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux31~10_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux31~12_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~8_combout  & ( \id_stage|forwarding_db|Mux31~11_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux31~10_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux31~12_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux31~8_combout  & ( !\id_stage|forwarding_db|Mux31~11_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux31~10_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux31~12_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~8_combout  & ( !\id_stage|forwarding_db|Mux31~11_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux31~10_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux31~12_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~12_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~8_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~13 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~13 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_db|Mux31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~16 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~16_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( \id_stage|forwarding_db|Mux31~13_combout  & ( ((!\id_stage|forwarding_db|Mux31~2_combout  & ((!\em_reg|malu [7]) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0])))) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( \id_stage|forwarding_db|Mux31~13_combout  & ( 
// ((!\id_stage|forwarding_db|Mux31~2_combout  & (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & \em_reg|malu [7]))) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( 
// !\id_stage|forwarding_db|Mux31~13_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & ((!\em_reg|malu [7]) # (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( 
// !\id_stage|forwarding_db|Mux31~13_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & \em_reg|malu [7])) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]),
	.datad(!\em_reg|malu [7]),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\id_stage|forwarding_db|Mux31~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~16 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~16 .lut_mask = 64'h000AAA0A333BBB3B;
defparam \id_stage|forwarding_db|Mux31~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N42
cyclonev_lcell_comb \id_stage|cu|aluimm~0 (
// Equation(s):
// \id_stage|cu|aluimm~0_combout  = ( !\inst_reg|inst [28] & ( \inst_reg|inst [31] & ( (\inst_reg|inst [26] & (!\inst_reg|inst [30] & \inst_reg|inst [27])) ) ) ) # ( \inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (\inst_reg|inst [29] & (!\inst_reg|inst 
// [30] & ((!\inst_reg|inst [26]) # (!\inst_reg|inst [27])))) ) ) ) # ( !\inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (!\inst_reg|inst [26] & (\inst_reg|inst [29] & (!\inst_reg|inst [30] & !\inst_reg|inst [27]))) ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\inst_reg|inst [29]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [27]),
	.datae(!\inst_reg|inst [28]),
	.dataf(!\inst_reg|inst [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|aluimm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|aluimm~0 .extended_lut = "off";
defparam \id_stage|cu|aluimm~0 .lut_mask = 64'h2000302000500000;
defparam \id_stage|cu|aluimm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N44
dffeas \de_reg|ealuimm (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|aluimm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ealuimm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ealuimm .is_wysiwyg = "true";
defparam \de_reg|ealuimm .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N14
dffeas \de_reg|eimm[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[0] .is_wysiwyg = "true";
defparam \de_reg|eimm[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N51
cyclonev_lcell_comb \exe_stage|alu_b|y[0]~0 (
// Equation(s):
// \exe_stage|alu_b|y[0]~0_combout  = ( \de_reg|eimm [0] & ( (\de_reg|eb [0]) # (\de_reg|ealuimm~q ) ) ) # ( !\de_reg|eimm [0] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [0]) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eimm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[0]~0 .extended_lut = "off";
defparam \exe_stage|alu_b|y[0]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \exe_stage|alu_b|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~17 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~17_combout  = ( !\id_stage|cu|wmem~0_combout  & ( \de_reg|em2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|em2reg~q ),
	.datae(gnd),
	.dataf(!\id_stage|cu|wmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~17 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~17 .lut_mask = 64'h00FF00FF00000000;
defparam \id_stage|forwarding_da|Mux12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \id_stage|Equal4~0 (
// Equation(s):
// \id_stage|Equal4~0_combout  = ( \em_reg|mrn [0] & ( \em_reg|mrn [2] & ( (\inst_reg|inst [23] & (\inst_reg|inst [21] & (!\inst_reg|inst [22] $ (\em_reg|mrn [1])))) ) ) ) # ( !\em_reg|mrn [0] & ( \em_reg|mrn [2] & ( (\inst_reg|inst [23] & (!\inst_reg|inst 
// [21] & (!\inst_reg|inst [22] $ (\em_reg|mrn [1])))) ) ) ) # ( \em_reg|mrn [0] & ( !\em_reg|mrn [2] & ( (!\inst_reg|inst [23] & (\inst_reg|inst [21] & (!\inst_reg|inst [22] $ (\em_reg|mrn [1])))) ) ) ) # ( !\em_reg|mrn [0] & ( !\em_reg|mrn [2] & ( 
// (!\inst_reg|inst [23] & (!\inst_reg|inst [21] & (!\inst_reg|inst [22] $ (\em_reg|mrn [1])))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\em_reg|mrn [1]),
	.datae(!\em_reg|mrn [0]),
	.dataf(!\em_reg|mrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal4~0 .extended_lut = "off";
defparam \id_stage|Equal4~0 .lut_mask = 64'h8020080240100401;
defparam \id_stage|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \id_stage|Equal4~1 (
// Equation(s):
// \id_stage|Equal4~1_combout  = ( \em_reg|mrn [4] & ( \em_reg|mrn [3] & ( (\inst_reg|inst [25] & \inst_reg|inst [24]) ) ) ) # ( !\em_reg|mrn [4] & ( \em_reg|mrn [3] & ( (!\inst_reg|inst [25] & \inst_reg|inst [24]) ) ) ) # ( \em_reg|mrn [4] & ( !\em_reg|mrn 
// [3] & ( (\inst_reg|inst [25] & !\inst_reg|inst [24]) ) ) ) # ( !\em_reg|mrn [4] & ( !\em_reg|mrn [3] & ( (!\inst_reg|inst [25] & !\inst_reg|inst [24]) ) ) )

	.dataa(gnd),
	.datab(!\inst_reg|inst [25]),
	.datac(!\inst_reg|inst [24]),
	.datad(gnd),
	.datae(!\em_reg|mrn [4]),
	.dataf(!\em_reg|mrn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal4~1 .extended_lut = "off";
defparam \id_stage|Equal4~1 .lut_mask = 64'hC0C030300C0C0303;
defparam \id_stage|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N51
cyclonev_lcell_comb \id_stage|fwda~2 (
// Equation(s):
// \id_stage|fwda~2_combout  = ( \em_reg|mwreg~q  & ( \id_stage|Equal4~1_combout  & ( (!\em_reg|mm2reg~q  & (\id_stage|Equal4~0_combout  & !\id_stage|Equal6~0_combout )) ) ) )

	.dataa(!\em_reg|mm2reg~q ),
	.datab(gnd),
	.datac(!\id_stage|Equal4~0_combout ),
	.datad(!\id_stage|Equal6~0_combout ),
	.datae(!\em_reg|mwreg~q ),
	.dataf(!\id_stage|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwda~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwda~2 .extended_lut = "off";
defparam \id_stage|fwda~2 .lut_mask = 64'h0000000000000A00;
defparam \id_stage|fwda~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~1_combout  = ( \id_stage|forwarding_da|Mux12~17_combout  & ( \id_stage|fwda~2_combout  & ( (!\id_stage|rf|Equal0~0_combout  & \id_stage|Equal18~0_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~17_combout  & ( 
// \id_stage|fwda~2_combout  & ( (!\id_stage|rf|Equal0~0_combout  & (\id_stage|Equal18~0_combout  & !\id_stage|cu|shift~0_combout )) ) ) ) # ( \id_stage|forwarding_da|Mux12~17_combout  & ( !\id_stage|fwda~2_combout  & ( (!\id_stage|rf|Equal0~0_combout  & 
// (((!\id_stage|cu|shift~0_combout ) # (\id_stage|Equal18~0_combout )) # (\id_stage|Equal19~2_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux12~17_combout  & ( !\id_stage|fwda~2_combout  & ( (!\id_stage|rf|Equal0~0_combout  & 
// !\id_stage|cu|shift~0_combout ) ) ) )

	.dataa(!\id_stage|rf|Equal0~0_combout ),
	.datab(!\id_stage|Equal19~2_combout ),
	.datac(!\id_stage|Equal18~0_combout ),
	.datad(!\id_stage|cu|shift~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~17_combout ),
	.dataf(!\id_stage|fwda~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~1 .lut_mask = 64'hAA00AA2A0A000A0A;
defparam \id_stage|forwarding_da|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N33
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~66 (
// Equation(s):
// \exe_stage|call_sub|y[8]~66_combout  = ( \de_reg|ealuc [2] & ( !\de_reg|ejal~q  & ( (\de_reg|ealuc [0] & !\de_reg|ealuc [1]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ealuc [1]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\de_reg|ejal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~66 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~66 .lut_mask = 64'h0000303000000000;
defparam \exe_stage|call_sub|y[8]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N44
dffeas \inst_reg|inst[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[9] .is_wysiwyg = "true";
defparam \inst_reg|inst[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N40
dffeas \de_reg|eimm[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [9]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[9] .is_wysiwyg = "true";
defparam \de_reg|eimm[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~0_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [9]),
	.datad(gnd),
	.datae(!\id_stage|forwarding_db|Mux31~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \id_stage|forwarding_db|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~64 (
// Equation(s):
// \exe_stage|call_sub|y[8]~64_combout  = ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\de_reg|ealuc [3] & ( (!\de_reg|ealuc [2] & (\de_reg|ealuc [1] & (\de_reg|ealuc [0] & !\de_reg|ejal~q ))) ) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [1]),
	.datac(!\de_reg|ealuc [0]),
	.datad(!\de_reg|ejal~q ),
	.datae(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~64 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~64 .lut_mask = 64'h0000020000000000;
defparam \exe_stage|call_sub|y[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~61 (
// Equation(s):
// \exe_stage|call_sub|y[8]~61_combout  = ( \de_reg|ealuc [2] & ( (\de_reg|ealuc [1] & !\de_reg|ejal~q ) ) )

	.dataa(!\de_reg|ealuc [1]),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~61 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~61 .lut_mask = 64'h0000000050505050;
defparam \exe_stage|call_sub|y[8]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \id_stage|cu|sext~0 (
// Equation(s):
// \id_stage|cu|sext~0_combout  = ( !\inst_reg|inst [28] & ( \inst_reg|inst [29] & ( (!\inst_reg|inst [30] & ((!\inst_reg|inst [27] & (!\inst_reg|inst [26] & !\inst_reg|inst [31])) # (\inst_reg|inst [27] & (\inst_reg|inst [26] & \inst_reg|inst [31])))) ) ) ) 
// # ( \inst_reg|inst [28] & ( !\inst_reg|inst [29] & ( (!\inst_reg|inst [27] & (!\inst_reg|inst [31] & !\inst_reg|inst [30])) ) ) ) # ( !\inst_reg|inst [28] & ( !\inst_reg|inst [29] & ( (\inst_reg|inst [27] & (\inst_reg|inst [26] & (\inst_reg|inst [31] & 
// !\inst_reg|inst [30]))) ) ) )

	.dataa(!\inst_reg|inst [27]),
	.datab(!\inst_reg|inst [26]),
	.datac(!\inst_reg|inst [31]),
	.datad(!\inst_reg|inst [30]),
	.datae(!\inst_reg|inst [28]),
	.dataf(!\inst_reg|inst [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|sext~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|sext~0 .extended_lut = "off";
defparam \id_stage|cu|sext~0 .lut_mask = 64'h0100A00081000000;
defparam \id_stage|cu|sext~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N38
dffeas \inst_reg|inst[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[15] .is_wysiwyg = "true";
defparam \inst_reg|inst[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \id_stage|offset[18] (
// Equation(s):
// \id_stage|offset [18] = ( \inst_reg|inst [15] & ( \id_stage|cu|sext~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|cu|sext~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|offset [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|offset[18] .extended_lut = "off";
defparam \id_stage|offset[18] .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|offset[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N11
dffeas \de_reg|eimm[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|offset [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[16] .is_wysiwyg = "true";
defparam \de_reg|eimm[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \inst_reg|inst[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[8] .is_wysiwyg = "true";
defparam \inst_reg|inst[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~1_combout  = (\inst_reg|inst [8] & \id_stage|forwarding_da|Mux31~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [8]),
	.datad(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~1 .lut_mask = 64'h000F000F000F000F;
defparam \id_stage|forwarding_da|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \in_port1[2]~input (
	.i(in_port1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[2]~input_o ));
// synopsys translate_off
defparam \in_port1[2]~input .bus_hold = "false";
defparam \in_port1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N59
dffeas \mem_stage|io_input_regx2|in_reg1[2] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg1[2] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \in_port0[2]~input (
	.i(in_port0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[2]~input_o ));
// synopsys translate_off
defparam \in_port0[2]~input .bus_hold = "false";
defparam \in_port0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N44
dffeas \mem_stage|io_input_regx2|in_reg0[2] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg0[2] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N33
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout  = ( \mem_stage|io_input_regx2|in_reg0 [2] & ( (!\em_reg|malu [2]) # (\mem_stage|io_input_regx2|in_reg1 [2]) ) ) # ( !\mem_stage|io_input_regx2|in_reg0 [2] & ( (\em_reg|malu [2] & 
// \mem_stage|io_input_regx2|in_reg1 [2]) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [2]),
	.datac(!\mem_stage|io_input_regx2|in_reg1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|in_reg0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N15
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[2] (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2] = ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout  & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ) ) ) # ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout  & ( (!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  & 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[2] .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[2] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~7_combout  = ( \id_stage|fwdb~0_combout  & ( (!\id_stage|fwdb~1_combout  & !\id_stage|fwdb~2_combout ) ) ) # ( !\id_stage|fwdb~0_combout  & ( (!\id_stage|fwdb~1_combout  & ((!\id_stage|rf|Equal1~0_combout ) # 
// (\id_stage|fwdb~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\id_stage|rf|Equal1~0_combout ),
	.datac(!\id_stage|fwdb~1_combout ),
	.datad(!\id_stage|fwdb~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|fwdb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~7 .lut_mask = 64'hC0F0C0F0F000F000;
defparam \id_stage|forwarding_db|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~35 (
// Equation(s):
// \exe_stage|call_sub|y[4]~35_combout  = ( \de_reg|ealuc [1] & ( (!\de_reg|ealuc [2] & !\de_reg|ealuc [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [0]),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~35 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~35 .lut_mask = 64'h00000000F000F000;
defparam \exe_stage|call_sub|y[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N44
dffeas \de_reg|ea[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux26~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [5]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[5] .is_wysiwyg = "true";
defparam \de_reg|ea[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~36 (
// Equation(s):
// \exe_stage|call_sub|y[4]~36_combout  = ( !\de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (!\de_reg|ealuc [3] & (\de_reg|ealuc [0] & \de_reg|ealuc [1])) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ealuc [1]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~36 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~36 .lut_mask = 64'h0000000002020000;
defparam \exe_stage|call_sub|y[4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N26
dffeas \de_reg|ea[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux28~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [3]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[3] .is_wysiwyg = "true";
defparam \de_reg|ea[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \inst_reg|inst[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[7] .is_wysiwyg = "true";
defparam \inst_reg|inst[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~12_combout  = ( !\id_stage|forwarding_da|Mux27~0_combout  & ( \id_stage|fwda [1] & ( (\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|cu|shift~0_combout  & (\inst_reg|inst [7] & !\id_stage|wpcir~0_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|cu|shift~0_combout ),
	.datac(!\inst_reg|inst [7]),
	.datad(!\id_stage|wpcir~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux27~0_combout ),
	.dataf(!\id_stage|fwda [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~12 .lut_mask = 64'h0000000001000000;
defparam \id_stage|forwarding_da|Mux30~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~11 (
// Equation(s):
// \exe_stage|call_sub|y[1]~11_combout  = ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( \de_reg|ealuc [0] & ( (\de_reg|ealuc [3] & \exe_stage|alu_b|y[31]~15_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( 
// !\de_reg|ealuc [0] & ( (\de_reg|ealuc [3] & (\exe_stage|alu_b|y[31]~15_combout  & \de_reg|ealuc [2])) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\de_reg|ealuc [2]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~11 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~11 .lut_mask = 64'h0003000003030000;
defparam \exe_stage|call_sub|y[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~12 (
// Equation(s):
// \exe_stage|call_sub|y[1]~12_combout  = ( \de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [3] & \de_reg|ea [4]) ) ) ) # ( !\de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( 
// (\de_reg|ealuc [2] & !\de_reg|ealuc [3]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\de_reg|ea [4]),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~12 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~12 .lut_mask = 64'h00000000303000F0;
defparam \exe_stage|call_sub|y[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~13 (
// Equation(s):
// \exe_stage|call_sub|y[1]~13_combout  = ( \de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\de_reg|ealuc [3] & ((!\de_reg|ealuc [2]) # (\de_reg|ea [4]))) ) ) ) # ( !\de_reg|ealuc [0] & ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\de_reg|ealuc [2] & \de_reg|ealuc [3]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\de_reg|ea [4]),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~13 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~13 .lut_mask = 64'h0000000003030C0F;
defparam \exe_stage|call_sub|y[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~39 (
// Equation(s):
// \exe_stage|call_sub|y[4]~39_combout  = ( !\de_reg|ealuc [0] & ( !\de_reg|ealuc [1] & ( !\de_reg|ejal~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~39 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~39 .lut_mask = 64'hF0F0000000000000;
defparam \exe_stage|call_sub|y[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~86 (
// Equation(s):
// \exe_stage|call_sub|y[12]~86_combout  = ( !\de_reg|ejal~q  & ( \de_reg|ealuc [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ejal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~86 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~86 .lut_mask = 64'h0F0F0F0F00000000;
defparam \exe_stage|call_sub|y[12]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~38 (
// Equation(s):
// \exe_stage|call_sub|y[4]~38_combout  = ( !\de_reg|ealuc [1] & ( (!\de_reg|ealuc [2] & (\de_reg|ealuc [0] & !\de_reg|ejal~q )) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~38 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~38 .lut_mask = 64'h2020202000000000;
defparam \exe_stage|call_sub|y[4]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \exe_stage|alu_b|y[30]~16 (
// Equation(s):
// \exe_stage|alu_b|y[30]~16_combout  = ( \de_reg|eimm [16] & ( (\de_reg|eb [30]) # (\de_reg|ealuimm~q ) ) ) # ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eb [30]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[30]~16 .extended_lut = "off";
defparam \exe_stage|alu_b|y[30]~16 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \exe_stage|alu_b|y[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \de_reg|eimm[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[1] .is_wysiwyg = "true";
defparam \de_reg|eimm[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~5 (
// Equation(s):
// \exe_stage|call_sub|y[2]~5_combout  = ( \de_reg|ealuc [1] & ( (!\de_reg|ealuc [2] & (!\de_reg|ejal~q  & !\de_reg|ealuc [0])) ) ) # ( !\de_reg|ealuc [1] & ( !\de_reg|ejal~q  ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ejal~q ),
	.datac(!\de_reg|ealuc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~5 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~5 .lut_mask = 64'hCCCCCCCC80808080;
defparam \exe_stage|call_sub|y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~4 (
// Equation(s):
// \exe_stage|call_sub|y[2]~4_combout  = ( !\de_reg|ejal~q  & ( \de_reg|ealuc [1] & ( (\de_reg|ealuc [2]) # (\de_reg|ealuc [0]) ) ) ) # ( !\de_reg|ejal~q  & ( !\de_reg|ealuc [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [0]),
	.datad(!\de_reg|ealuc [2]),
	.datae(!\de_reg|ejal~q ),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~4 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~4 .lut_mask = 64'hFFFF00000FFF0000;
defparam \exe_stage|call_sub|y[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~7 (
// Equation(s):
// \exe_stage|call_sub|y[1]~7_combout  = ( \de_reg|eimm [1] & ( !\de_reg|ea [1] $ (((!\de_reg|ealuimm~q  & !\de_reg|eb [1]))) ) ) # ( !\de_reg|eimm [1] & ( !\de_reg|ea [1] $ (((!\de_reg|eb [1]) # (\de_reg|ealuimm~q ))) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(!\de_reg|eb [1]),
	.datad(!\de_reg|ea [1]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~7 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~7 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \exe_stage|call_sub|y[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~6 (
// Equation(s):
// \exe_stage|call_sub|y[1]~6_combout  = ( \de_reg|ea [1] & ( ((!\de_reg|ealuimm~q  & (\de_reg|eb [1])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [1])))) # (\de_reg|ealuc [2]) ) ) # ( !\de_reg|ea [1] & ( (\de_reg|ealuc [2] & ((!\de_reg|ealuimm~q  & (\de_reg|eb 
// [1])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [1]))))) ) )

	.dataa(!\de_reg|eb [1]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [1]),
	.datad(!\de_reg|ealuc [2]),
	.datae(gnd),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~6 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~6 .lut_mask = 64'h0047004747FF47FF;
defparam \exe_stage|call_sub|y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~142 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~142_cout  = CARRY(( \de_reg|ealuc [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\exe_stage|agorithm_logic_unit|Add0~142_cout ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~142 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~142 .lut_mask = 64'h0000000000000F0F;
defparam \exe_stage|agorithm_logic_unit|Add0~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~1_sumout  = SUM(( \de_reg|ea [0] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [0])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [0]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~142_cout  ))
// \exe_stage|agorithm_logic_unit|Add0~2  = CARRY(( \de_reg|ea [0] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [0])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [0]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~142_cout  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|eb [0]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [0]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~142_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~1_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~1 .lut_mask = 64'h00009A95000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~5_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [1])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [1]))))) ) + ( \de_reg|ea [1] ) + ( \exe_stage|agorithm_logic_unit|Add0~2  ))
// \exe_stage|agorithm_logic_unit|Add0~6  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [1])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [1]))))) ) + ( \de_reg|ea [1] ) + ( \exe_stage|agorithm_logic_unit|Add0~2  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [1]),
	.datad(!\de_reg|eimm [1]),
	.datae(gnd),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~5_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~5 .lut_mask = 64'h0000FF000000596A;
defparam \exe_stage|agorithm_logic_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~8 (
// Equation(s):
// \exe_stage|call_sub|y[1]~8_combout  = ( \de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|Add0~5_sumout  & ( (\exe_stage|call_sub|y[2]~5_combout  & ((!\exe_stage|call_sub|y[2]~4_combout  & (\exe_stage|call_sub|y[1]~7_combout )) # 
// (\exe_stage|call_sub|y[2]~4_combout  & ((\exe_stage|call_sub|y[1]~6_combout ))))) ) ) ) # ( !\de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|Add0~5_sumout  & ( (\exe_stage|call_sub|y[2]~5_combout  & ((\exe_stage|call_sub|y[1]~7_combout ) # 
// (\exe_stage|call_sub|y[2]~4_combout ))) ) ) ) # ( \de_reg|ealuc [0] & ( !\exe_stage|agorithm_logic_unit|Add0~5_sumout  & ( (\exe_stage|call_sub|y[2]~5_combout  & ((!\exe_stage|call_sub|y[2]~4_combout  & (\exe_stage|call_sub|y[1]~7_combout )) # 
// (\exe_stage|call_sub|y[2]~4_combout  & ((\exe_stage|call_sub|y[1]~6_combout ))))) ) ) ) # ( !\de_reg|ealuc [0] & ( !\exe_stage|agorithm_logic_unit|Add0~5_sumout  & ( (\exe_stage|call_sub|y[2]~5_combout  & (!\exe_stage|call_sub|y[2]~4_combout  & 
// \exe_stage|call_sub|y[1]~7_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[2]~5_combout ),
	.datab(!\exe_stage|call_sub|y[2]~4_combout ),
	.datac(!\exe_stage|call_sub|y[1]~7_combout ),
	.datad(!\exe_stage|call_sub|y[1]~6_combout ),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~8 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~8 .lut_mask = 64'h0404041515150415;
defparam \exe_stage|call_sub|y[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~0 (
// Equation(s):
// \exe_stage|call_sub|y[2]~0_combout  = ( \de_reg|ea [2] & ( !\de_reg|ea [3] ) ) # ( !\de_reg|ea [2] & ( (\de_reg|ea [0] & !\de_reg|ea [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [0]),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\de_reg|ea [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~0 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~0 .lut_mask = 64'h0F000F00FF00FF00;
defparam \exe_stage|call_sub|y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  = ( !\de_reg|ea [2] & ( !\de_reg|ea [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\de_reg|ea [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N47
dffeas \de_reg|eimm[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[4] .is_wysiwyg = "true";
defparam \de_reg|eimm[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \exe_stage|alu_b|y[4]~19 (
// Equation(s):
// \exe_stage|alu_b|y[4]~19_combout  = ( \de_reg|eb [4] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [4]) ) ) # ( !\de_reg|eb [4] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [4]),
	.datae(gnd),
	.dataf(!\de_reg|eb [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[4]~19 .extended_lut = "off";
defparam \exe_stage|alu_b|y[4]~19 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \exe_stage|alu_b|y[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  = ( !\de_reg|ea [1] & ( \de_reg|ealuimm~q  & ( \de_reg|eimm [16] ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|ealuimm~q  & ( (!\de_reg|ea [0] & (\de_reg|eb [30])) # (\de_reg|ea [0] & ((\de_reg|eb [31]))) ) ) 
// )

	.dataa(!\de_reg|eb [30]),
	.datab(!\de_reg|eb [31]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [0]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~6 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~6 .lut_mask = 64'h553300000F0F0000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [31] & ( (\de_reg|eb [30]) # (\de_reg|ea [0]) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [31] & ( (!\de_reg|ea [0] & ((\de_reg|eb [28]))) # (\de_reg|ea [0] & (\de_reg|eb 
// [29])) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [31] & ( (!\de_reg|ea [0] & \de_reg|eb [30]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [31] & ( (!\de_reg|ea [0] & ((\de_reg|eb [28]))) # (\de_reg|ea [0] & (\de_reg|eb [29])) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|eb [30]),
	.datac(!\de_reg|eb [29]),
	.datad(!\de_reg|eb [28]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~3 .lut_mask = 64'h05AF222205AF7777;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~42 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~42_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (\de_reg|eimm [16] & 
// \de_reg|ealuimm~q ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~42 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~42 .lut_mask = 64'h11111111DDDDDDDD;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~160 (
// Equation(s):
// \exe_stage|call_sub|y[28]~160_combout  = ( \de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [3] & (\de_reg|ealuc [1] & (!\de_reg|ea [4] $ (!\de_reg|ealuc [2])))) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\de_reg|ea [4]),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [1]),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~160 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~160 .lut_mask = 64'h0000000000000028;
defparam \exe_stage|call_sub|y[28]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N53
dffeas \de_reg|eimm[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [10]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[10] .is_wysiwyg = "true";
defparam \de_reg|eimm[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~58 (
// Equation(s):
// \exe_stage|call_sub|y[8]~58_combout  = ( \de_reg|ealuc [0] & ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\de_reg|ea [3] ) ) ) # ( \de_reg|ealuc [0] & ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~58 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~58 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \exe_stage|call_sub|y[8]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~57 (
// Equation(s):
// \exe_stage|call_sub|y[8]~57_combout  = ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc [0] & \de_reg|ea [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( \de_reg|ealuc [0] ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [0]),
	.datac(gnd),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~57 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~57 .lut_mask = 64'h3333333300330033;
defparam \exe_stage|call_sub|y[8]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~57 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~57_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )) # (\de_reg|eb [31]))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [31] & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|eb [31]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~57 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~57 .lut_mask = 64'h4703470347CF47CF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~190 (
// Equation(s):
// \exe_stage|call_sub|y[12]~190_combout  = ( \exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (((\de_reg|ealuc [3])))) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ((!\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ))) # (\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout )))) ) ) ) # ( 
// !\exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ((!\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ))) # (\de_reg|ealuc 
// [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout )))) ) ) ) # ( \exe_stage|alu_b|y[31]~15_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (\de_reg|ealuc [3] & ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[31]~15_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \de_reg|ealuc [3])) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ),
	.datae(!\exe_stage|alu_b|y[31]~15_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~190 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~190 .lut_mask = 64'h01010D0D01310D3D;
defparam \exe_stage|call_sub|y[12]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~2_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|fwda [1] & ( !\id_stage|forwarding_da|Mux27~0_combout  ) ) ) # ( !\id_stage|forwarding_da|Mux12~0_combout  & ( !\id_stage|fwda [1] ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|fwda [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~2 .lut_mask = 64'hFFFF00000000CCCC;
defparam \id_stage|forwarding_da|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~3_combout  = ( \inst_reg|inst [24] & ( (\inst_reg|inst [23] & !\inst_reg|inst [25]) ) ) # ( !\inst_reg|inst [24] & ( !\inst_reg|inst [25] ) )

	.dataa(gnd),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~3 .lut_mask = 64'hF0F0F0F030303030;
defparam \id_stage|forwarding_da|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N41
dffeas \mw_reg|walu[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[23] .is_wysiwyg = "true";
defparam \mw_reg|walu[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N41
dffeas \mw_reg|wm2reg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|mm2reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wm2reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wm2reg .is_wysiwyg = "true";
defparam \mw_reg|wm2reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \em_reg|mb[27]~feeder (
// Equation(s):
// \em_reg|mb[27]~feeder_combout  = ( \de_reg|eb [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em_reg|mb[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em_reg|mb[27]~feeder .extended_lut = "off";
defparam \em_reg|mb[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \em_reg|mb[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N46
dffeas \em_reg|mb[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\em_reg|mb[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[27] .is_wysiwyg = "true";
defparam \em_reg|mb[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N14
dffeas \mw_reg|wmo[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[27]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[27] .is_wysiwyg = "true";
defparam \mw_reg|wmo[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \mem_stage|datain[27]~9 (
// Equation(s):
// \mem_stage|datain[27]~9_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [27] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [27]),
	.datad(!\mw_reg|wmo [27]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[27]~9 .extended_lut = "off";
defparam \mem_stage|datain[27]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N44
dffeas \em_reg|mb[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[31] .is_wysiwyg = "true";
defparam \em_reg|mb[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\em_reg|mwmem~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\mem_stage|datain[31]~10_combout ,\mem_stage|datain[27]~9_combout ,\mem_stage|datain[26]~8_combout ,\mem_stage|datain[25]~13_combout ,\mem_stage|datain[24]~12_combout ,\mem_stage|datain[23]~11_combout ,\mem_stage|datain[22]~16_combout ,
\mem_stage|datain[21]~15_combout ,\mem_stage|datain[20]~14_combout ,\mem_stage|datain[18]~18_combout ,\mem_stage|datain[17]~17_combout ,\mem_stage|datain[0]~0_combout }),
	.portaaddr({\em_reg|malu [6],\em_reg|malu [5],\em_reg|malu [4],\em_reg|malu [3],\em_reg|malu [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sc_datamem.mif";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "pipemem:mem_stage|ram:dram|altsyncram:altsyncram_component|altsyncram_lpo1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[31]~3 (
// Equation(s):
// \mem_stage|mem_out_mux|y[31]~3_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[31]~3 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[31]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem_stage|mem_out_mux|y[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N47
dffeas \mw_reg|wmo[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[31]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[31] .is_wysiwyg = "true";
defparam \mw_reg|wmo[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \mem_stage|datain[31]~10 (
// Equation(s):
// \mem_stage|datain[31]~10_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [31] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [31]),
	.datad(!\mw_reg|wmo [31]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[31]~10 .extended_lut = "off";
defparam \mem_stage|datain[31]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N9
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[26]~1 (
// Equation(s):
// \mem_stage|mem_out_mux|y[26]~1_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[26]~1 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[26]~1 .lut_mask = 64'h00F000F000F000F0;
defparam \mem_stage|mem_out_mux|y[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N53
dffeas \mw_reg|wmo[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[26]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[26] .is_wysiwyg = "true";
defparam \mw_reg|wmo[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N53
dffeas \mw_reg|walu[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[26] .is_wysiwyg = "true";
defparam \mw_reg|walu[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \wb_stage|y[26]~1 (
// Equation(s):
// \wb_stage|y[26]~1_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [26] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [26] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [26]),
	.datac(!\mw_reg|walu [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[26]~1 .extended_lut = "off";
defparam \wb_stage|y[26]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \wb_stage|y[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N44
dffeas \id_stage|rf|register[12][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \id_stage|rf|Decoder0~29 (
// Equation(s):
// \id_stage|rf|Decoder0~29_combout  = ( !\mw_reg|wrn [4] & ( \mw_reg|wrn [2] & ( (\mw_reg|wwreg~q  & (!\mw_reg|wrn [0] & (\mw_reg|wrn [1] & \mw_reg|wrn [3]))) ) ) )

	.dataa(!\mw_reg|wwreg~q ),
	.datab(!\mw_reg|wrn [0]),
	.datac(!\mw_reg|wrn [1]),
	.datad(!\mw_reg|wrn [3]),
	.datae(!\mw_reg|wrn [4]),
	.dataf(!\mw_reg|wrn [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|Decoder0~29 .extended_lut = "off";
defparam \id_stage|rf|Decoder0~29 .lut_mask = 64'h0000000000040000;
defparam \id_stage|rf|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N56
dffeas \id_stage|rf|register[14][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N38
dffeas \id_stage|rf|register[13][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N8
dffeas \id_stage|rf|register[15][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~8_combout  = ( \id_stage|rf|register[13][26]~q  & ( \id_stage|rf|register[15][26]~q  & ( ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][26]~q )))) # 
// (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[13][26]~q  & ( \id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][26]~q 
// ))))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[13][26]~q  & ( !\id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[14][26]~q ))))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[13][26]~q  & ( !\id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][26]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[12][26]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[14][26]~q ),
	.datae(!\id_stage|rf|register[13][26]~q ),
	.dataf(!\id_stage|rf|register[15][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~8 .lut_mask = 64'h202A707A252F757F;
defparam \id_stage|forwarding_da|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N50
dffeas \id_stage|rf|register[1][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~1_combout  = ( !\inst_reg|inst [23] & ( \inst_reg|inst [21] ) ) # ( !\inst_reg|inst [23] & ( !\inst_reg|inst [21] & ( !\inst_reg|inst [22] ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_reg|inst [23]),
	.dataf(!\inst_reg|inst [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~1 .lut_mask = 64'hAAAA0000FFFF0000;
defparam \id_stage|forwarding_da|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N44
dffeas \id_stage|rf|register[3][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~2_combout  = ( \inst_reg|inst [22] & ( !\inst_reg|inst [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \id_stage|forwarding_da|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \id_stage|rf|register[2][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N41
dffeas \id_stage|rf|register[5][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N8
dffeas \id_stage|rf|register[4][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N56
dffeas \id_stage|rf|register[7][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N51
cyclonev_lcell_comb \id_stage|rf|register[6][26]~feeder (
// Equation(s):
// \id_stage|rf|register[6][26]~feeder_combout  = ( \wb_stage|y[26]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[6][26]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N53
dffeas \id_stage|rf|register[6][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~5_combout  = ( \id_stage|rf|register[7][26]~q  & ( \id_stage|rf|register[6][26]~q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][26]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][26]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[7][26]~q  & ( \id_stage|rf|register[6][26]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][26]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][26]~q )))) # 
// (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[7][26]~q  & ( !\id_stage|rf|register[6][26]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][26]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[5][26]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[7][26]~q  & ( !\id_stage|rf|register[6][26]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][26]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][26]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[5][26]~q ),
	.datac(!\id_stage|rf|register[4][26]~q ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[7][26]~q ),
	.dataf(!\id_stage|rf|register[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~5 .lut_mask = 64'h0A220A775F225F77;
defparam \id_stage|forwarding_da|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~6_combout  = ( \id_stage|rf|register[2][26]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux5~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[1][26]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][26]~q )))) ) ) ) # ( !\id_stage|rf|register[2][26]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux5~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][26]~DUPLICATE_q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][26]~q ))))) ) ) ) # ( \id_stage|rf|register[2][26]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux5~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][26]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((\id_stage|rf|register[3][26]~q ))))) ) ) ) # ( !\id_stage|rf|register[2][26]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux5~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[1][26]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][26]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[1][26]~DUPLICATE_q ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[3][26]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datae(!\id_stage|rf|register[2][26]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_da|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~6 .lut_mask = 64'h110311CFDD03DDCF;
defparam \id_stage|forwarding_da|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N14
dffeas \id_stage|rf|register[10][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N20
dffeas \id_stage|rf|register[11][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N9
cyclonev_lcell_comb \id_stage|rf|register[9][26]~feeder (
// Equation(s):
// \id_stage|rf|register[9][26]~feeder_combout  = \wb_stage|y[26]~1_combout 

	.dataa(!\wb_stage|y[26]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][26]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][26]~feeder .lut_mask = 64'h5555555555555555;
defparam \id_stage|rf|register[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N10
dffeas \id_stage|rf|register[9][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N35
dffeas \id_stage|rf|register[8][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~7_combout  = ( \id_stage|rf|register[9][26]~q  & ( \id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][26]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[11][26]~q )))) ) ) ) # ( !\id_stage|rf|register[9][26]~q  & ( \id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[10][26]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22] & \id_stage|rf|register[11][26]~q )))) ) ) ) # ( \id_stage|rf|register[9][26]~q  & ( !\id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[10][26]~q  & (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((!\inst_reg|inst 
// [22]) # (\id_stage|rf|register[11][26]~q )))) ) ) ) # ( !\id_stage|rf|register[9][26]~q  & ( !\id_stage|rf|register[8][26]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][26]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[11][26]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[10][26]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[11][26]~q ),
	.datae(!\id_stage|rf|register[9][26]~q ),
	.dataf(!\id_stage|rf|register[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~7 .lut_mask = 64'h02075257A2A7F2F7;
defparam \id_stage|forwarding_da|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N20
dffeas \id_stage|rf|register[19][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N50
dffeas \id_stage|rf|register[31][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \id_stage|rf|register[23][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N53
dffeas \id_stage|rf|register[27][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~3_combout  = ( \id_stage|rf|register[23][26]~q  & ( \id_stage|rf|register[27][26]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) 
// # (\id_stage|rf|register[31][26]~q )))) ) ) ) # ( !\id_stage|rf|register[23][26]~q  & ( \id_stage|rf|register[27][26]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [23] & (((\inst_reg|inst 
// [24] & \id_stage|rf|register[31][26]~q )))) ) ) ) # ( \id_stage|rf|register[23][26]~q  & ( !\id_stage|rf|register[27][26]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[19][26]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24]) # (\id_stage|rf|register[31][26]~q )))) ) ) ) # ( !\id_stage|rf|register[23][26]~q  & ( !\id_stage|rf|register[27][26]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[19][26]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst 
// [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[31][26]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[19][26]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[31][26]~q ),
	.datae(!\id_stage|rf|register[23][26]~q ),
	.dataf(!\id_stage|rf|register[27][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~3 .lut_mask = 64'h404370734C4F7C7F;
defparam \id_stage|forwarding_da|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \id_stage|rf|register[29][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N41
dffeas \id_stage|rf|register[25][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N34
dffeas \id_stage|rf|register[17][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N50
dffeas \id_stage|rf|register[21][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~1_combout  = ( \id_stage|rf|register[17][26]~DUPLICATE_q  & ( \id_stage|rf|register[21][26]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][26]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][26]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[17][26]~DUPLICATE_q  & ( \id_stage|rf|register[21][26]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[25][26]~q )))) # (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[29][26]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[17][26]~DUPLICATE_q  & ( !\id_stage|rf|register[21][26]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[25][26]~q 
// )))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[29][26]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[17][26]~DUPLICATE_q  & ( !\id_stage|rf|register[21][26]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][26]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][26]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[29][26]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[25][26]~q ),
	.datae(!\id_stage|rf|register[17][26]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[21][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N26
dffeas \id_stage|rf|register[16][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N14
dffeas \id_stage|rf|register[24][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N2
dffeas \id_stage|rf|register[20][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N58
dffeas \id_stage|rf|register[28][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~0_combout  = ( \id_stage|rf|register[20][26]~DUPLICATE_q  & ( \id_stage|rf|register[28][26]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][26]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[24][26]~DUPLICATE_q )))) # (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[20][26]~DUPLICATE_q  & ( \id_stage|rf|register[28][26]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][26]~q )) # 
// (\inst_reg|inst [24] & ((\id_stage|rf|register[24][26]~DUPLICATE_q ))))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[20][26]~DUPLICATE_q  & ( !\id_stage|rf|register[28][26]~q  & ( (!\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][26]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[24][26]~DUPLICATE_q ))))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[20][26]~DUPLICATE_q  & ( 
// !\id_stage|rf|register[28][26]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][26]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[24][26]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[16][26]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[24][26]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[20][26]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[28][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~0 .lut_mask = 64'h440C770C443F773F;
defparam \id_stage|forwarding_da|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N32
dffeas \id_stage|rf|register[30][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \id_stage|rf|register[18][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N16
dffeas \id_stage|rf|register[22][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N10
dffeas \id_stage|rf|register[26][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~2_combout  = ( \id_stage|rf|register[22][26]~q  & ( \id_stage|rf|register[26][26]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][26]~q ) # (\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[30][26]~q ))) ) ) ) # ( !\id_stage|rf|register[22][26]~q  & ( \id_stage|rf|register[26][26]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23] & \id_stage|rf|register[18][26]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[30][26]~q ))) ) ) ) # ( \id_stage|rf|register[22][26]~q  & ( !\id_stage|rf|register[26][26]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][26]~q ) # (\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[30][26]~q  & (\inst_reg|inst [23]))) ) ) ) # ( !\id_stage|rf|register[22][26]~q  & ( !\id_stage|rf|register[26][26]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23] & \id_stage|rf|register[18][26]~q )))) # 
// (\inst_reg|inst [24] & (\id_stage|rf|register[30][26]~q  & (\inst_reg|inst [23]))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[30][26]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[18][26]~q ),
	.datae(!\id_stage|rf|register[22][26]~q ),
	.dataf(!\id_stage|rf|register[26][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \id_stage|forwarding_da|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~4_combout  = ( \id_stage|forwarding_da|Mux5~0_combout  & ( \id_stage|forwarding_da|Mux5~2_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux5~1_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux5~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux5~0_combout  & ( \id_stage|forwarding_da|Mux5~2_combout  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux5~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux5~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux5~0_combout  & ( !\id_stage|forwarding_da|Mux5~2_combout  & ( (!\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux5~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux5~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux5~0_combout  & ( 
// !\id_stage|forwarding_da|Mux5~2_combout  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux5~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux5~3_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux5~3_combout ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|forwarding_da|Mux5~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux5~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~4 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_da|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~9_combout  = ( \id_stage|forwarding_da|Mux5~7_combout  & ( \id_stage|forwarding_da|Mux5~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux5~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux5~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux5~7_combout  & ( \id_stage|forwarding_da|Mux5~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux5~6_combout ))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux5~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux5~7_combout  & ( !\id_stage|forwarding_da|Mux5~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (((\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux5~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux5~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux5~7_combout  & ( !\id_stage|forwarding_da|Mux5~4_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux5~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux5~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux5~8_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux5~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux5~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~9 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_da|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~10_combout  = ( \id_stage|forwarding_da|Mux5~9_combout  & ( ((!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [26])) # (\id_stage|forwarding_da|Mux12~1_combout ) ) ) # ( !\id_stage|forwarding_da|Mux5~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux12~1_combout  & (!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [26])) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\em_reg|malu [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~10 .lut_mask = 64'h080808085D5D5D5D;
defparam \id_stage|forwarding_da|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux5~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux5~11_combout  = ( \mem_stage|mem_out_mux|y[26]~1_combout  & ( \id_stage|forwarding_da|Mux5~10_combout  & ( (!\id_stage|fwda [1]) # ((\exe_stage|call_sub|y[26]~154_combout ) # (\id_stage|forwarding_da|Mux12~0_combout )) ) ) ) # ( 
// !\mem_stage|mem_out_mux|y[26]~1_combout  & ( \id_stage|forwarding_da|Mux5~10_combout  & ( ((\id_stage|fwda [1] & \exe_stage|call_sub|y[26]~154_combout )) # (\id_stage|forwarding_da|Mux12~0_combout ) ) ) ) # ( \mem_stage|mem_out_mux|y[26]~1_combout  & ( 
// !\id_stage|forwarding_da|Mux5~10_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|fwda [1]) # (\exe_stage|call_sub|y[26]~154_combout ))) ) ) ) # ( !\mem_stage|mem_out_mux|y[26]~1_combout  & ( !\id_stage|forwarding_da|Mux5~10_combout  
// & ( (\id_stage|fwda [1] & (!\id_stage|forwarding_da|Mux12~0_combout  & \exe_stage|call_sub|y[26]~154_combout )) ) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\exe_stage|call_sub|y[26]~154_combout ),
	.datae(!\mem_stage|mem_out_mux|y[26]~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux5~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux5~11 .lut_mask = 64'h0050A0F00F5FAFFF;
defparam \id_stage|forwarding_da|Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N44
dffeas \de_reg|ea[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux5~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [26]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[26] .is_wysiwyg = "true";
defparam \de_reg|ea[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[26]~153 (
// Equation(s):
// \exe_stage|call_sub|y[26]~153_combout  = ( \exe_stage|call_sub|y[8]~66_combout  & ( \de_reg|ealuimm~q  & ( (\de_reg|eimm [16]) # (\de_reg|ea [26]) ) ) ) # ( !\exe_stage|call_sub|y[8]~66_combout  & ( \de_reg|ealuimm~q  & ( (\de_reg|ea [26] & (\de_reg|eimm 
// [16] & \exe_stage|call_sub|y[4]~38_combout )) ) ) ) # ( \exe_stage|call_sub|y[8]~66_combout  & ( !\de_reg|ealuimm~q  & ( (\de_reg|ea [26]) # (\de_reg|eb [26]) ) ) ) # ( !\exe_stage|call_sub|y[8]~66_combout  & ( !\de_reg|ealuimm~q  & ( (\de_reg|eb [26] & 
// (\de_reg|ea [26] & \exe_stage|call_sub|y[4]~38_combout )) ) ) )

	.dataa(!\de_reg|eb [26]),
	.datab(!\de_reg|ea [26]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\exe_stage|call_sub|y[4]~38_combout ),
	.datae(!\exe_stage|call_sub|y[8]~66_combout ),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[26]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[26]~153 .extended_lut = "off";
defparam \exe_stage|call_sub|y[26]~153 .lut_mask = 64'h0011777700033F3F;
defparam \exe_stage|call_sub|y[26]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \em_reg|malu[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[25]~149_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[25] .is_wysiwyg = "true";
defparam \em_reg|malu[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \mw_reg|walu[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[25] .is_wysiwyg = "true";
defparam \mw_reg|walu[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N15
cyclonev_lcell_comb \wb_stage|y[25]~6 (
// Equation(s):
// \wb_stage|y[25]~6_combout  = ( \mw_reg|wmo [25] & ( (\mw_reg|walu [25]) # (\mw_reg|wm2reg~q ) ) ) # ( !\mw_reg|wmo [25] & ( (!\mw_reg|wm2reg~q  & \mw_reg|walu [25]) ) )

	.dataa(gnd),
	.datab(!\mw_reg|wm2reg~q ),
	.datac(gnd),
	.datad(!\mw_reg|walu [25]),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[25]~6 .extended_lut = "off";
defparam \wb_stage|y[25]~6 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \wb_stage|y[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N53
dffeas \id_stage|rf|register[15][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N26
dffeas \id_stage|rf|register[13][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N52
dffeas \id_stage|rf|register[12][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N50
dffeas \id_stage|rf|register[14][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~7_combout  = ( \id_stage|rf|register[12][25]~q  & ( \id_stage|rf|register[14][25]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][25]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][25]~q ))) ) ) ) # ( !\id_stage|rf|register[12][25]~q  & ( \id_stage|rf|register[14][25]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & \id_stage|rf|register[13][25]~q )))) # (\inst_reg|inst [17] & (((!\inst_reg|inst 
// [16])) # (\id_stage|rf|register[15][25]~q ))) ) ) ) # ( \id_stage|rf|register[12][25]~q  & ( !\id_stage|rf|register[14][25]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[13][25]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][25]~q  & (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[12][25]~q  & ( !\id_stage|rf|register[14][25]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][25]~q ))) # (\inst_reg|inst [17] 
// & (\id_stage|rf|register[15][25]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[15][25]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[13][25]~q ),
	.datae(!\id_stage|rf|register[12][25]~q ),
	.dataf(!\id_stage|rf|register[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~7 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \id_stage|forwarding_db|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \id_stage|rf|register[2][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \id_stage|rf|register[1][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \id_stage|rf|register[3][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N46
dffeas \id_stage|rf|register[4][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N56
dffeas \id_stage|rf|register[7][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N55
dffeas \id_stage|rf|register[5][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N38
dffeas \id_stage|rf|register[6][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~4_combout  = ( \id_stage|rf|register[5][25]~DUPLICATE_q  & ( \id_stage|rf|register[6][25]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[4][25]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & ((!\inst_reg|inst 
// [17]) # ((\id_stage|rf|register[7][25]~q )))) ) ) ) # ( !\id_stage|rf|register[5][25]~DUPLICATE_q  & ( \id_stage|rf|register[6][25]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[4][25]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & 
// (\inst_reg|inst [17] & ((\id_stage|rf|register[7][25]~q )))) ) ) ) # ( \id_stage|rf|register[5][25]~DUPLICATE_q  & ( !\id_stage|rf|register[6][25]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[4][25]~q ))) # (\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[7][25]~q )))) ) ) ) # ( !\id_stage|rf|register[5][25]~DUPLICATE_q  & ( !\id_stage|rf|register[6][25]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[4][25]~q ))) # 
// (\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[7][25]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[4][25]~q ),
	.datad(!\id_stage|rf|register[7][25]~q ),
	.datae(!\id_stage|rf|register[5][25]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~5_combout  = ( \id_stage|rf|register[3][25]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux6~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # 
// ((\id_stage|rf|register[2][25]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][25]~q )) # (\id_stage|forwarding_db|Mux17~4_combout ))) ) ) ) # ( !\id_stage|rf|register[3][25]~DUPLICATE_q  & ( 
// \id_stage|forwarding_db|Mux6~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[2][25]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][25]~q )))) ) ) ) # ( \id_stage|rf|register[3][25]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux6~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[2][25]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][25]~q )) # (\id_stage|forwarding_db|Mux17~4_combout ))) ) ) ) # ( 
// !\id_stage|rf|register[3][25]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux6~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[2][25]~q ))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][25]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[2][25]~q ),
	.datad(!\id_stage|rf|register[1][25]~q ),
	.datae(!\id_stage|rf|register[3][25]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N50
dffeas \id_stage|rf|register[29][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N35
dffeas \id_stage|rf|register[17][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N47
dffeas \id_stage|rf|register[21][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N47
dffeas \id_stage|rf|register[25][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~1_combout  = ( \id_stage|rf|register[21][25]~q  & ( \id_stage|rf|register[25][25]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[17][25]~q ) # (\inst_reg|inst [18])))) # (\inst_reg|inst [19] & (((!\inst_reg|inst 
// [18])) # (\id_stage|rf|register[29][25]~q ))) ) ) ) # ( !\id_stage|rf|register[21][25]~q  & ( \id_stage|rf|register[25][25]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18] & \id_stage|rf|register[17][25]~q )))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18])) # (\id_stage|rf|register[29][25]~q ))) ) ) ) # ( \id_stage|rf|register[21][25]~q  & ( !\id_stage|rf|register[25][25]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[17][25]~q ) # (\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[29][25]~q  & (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[21][25]~q  & ( !\id_stage|rf|register[25][25]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18] & \id_stage|rf|register[17][25]~q )))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[29][25]~q  & (\inst_reg|inst [18]))) ) ) )

	.dataa(!\id_stage|rf|register[29][25]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[17][25]~q ),
	.datae(!\id_stage|rf|register[21][25]~q ),
	.dataf(!\id_stage|rf|register[25][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \id_stage|forwarding_db|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N14
dffeas \id_stage|rf|register[16][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N26
dffeas \id_stage|rf|register[28][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N2
dffeas \id_stage|rf|register[24][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N8
dffeas \id_stage|rf|register[20][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~0_combout  = ( \id_stage|rf|register[24][25]~q  & ( \id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[16][25]~q ))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19]) 
// # (\id_stage|rf|register[28][25]~q )))) ) ) ) # ( !\id_stage|rf|register[24][25]~q  & ( \id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[16][25]~q  & ((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[28][25]~q )))) ) ) ) # ( \id_stage|rf|register[24][25]~q  & ( !\id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[16][25]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[28][25]~q  & \inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[24][25]~q  & ( !\id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[16][25]~q  & ((!\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & (((\id_stage|rf|register[28][25]~q  & \inst_reg|inst [19])))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[16][25]~q ),
	.datac(!\id_stage|rf|register[28][25]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[24][25]~q ),
	.dataf(!\id_stage|rf|register[20][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~0 .lut_mask = 64'h220522AF770577AF;
defparam \id_stage|forwarding_db|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N10
dffeas \id_stage|rf|register[19][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \id_stage|rf|register[23][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N28
dffeas \id_stage|rf|register[27][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N32
dffeas \id_stage|rf|register[31][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~3_combout  = ( \id_stage|rf|register[27][25]~q  & ( \id_stage|rf|register[31][25]~q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[19][25]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[23][25]~q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[27][25]~q  & ( \id_stage|rf|register[31][25]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[19][25]~q ))) # (\inst_reg|inst [18] & (((\id_stage|rf|register[23][25]~q )) 
// # (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[27][25]~q  & ( !\id_stage|rf|register[31][25]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[19][25]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[23][25]~q )))) ) ) ) # ( !\id_stage|rf|register[27][25]~q  & ( !\id_stage|rf|register[31][25]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[19][25]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[23][25]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[19][25]~q ),
	.datad(!\id_stage|rf|register[23][25]~q ),
	.datae(!\id_stage|rf|register[27][25]~q ),
	.dataf(!\id_stage|rf|register[31][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_db|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N8
dffeas \id_stage|rf|register[30][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N38
dffeas \id_stage|rf|register[22][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N27
cyclonev_lcell_comb \id_stage|rf|register[26][25]~feeder (
// Equation(s):
// \id_stage|rf|register[26][25]~feeder_combout  = ( \wb_stage|y[25]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[25]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][25]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \id_stage|rf|register[26][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N25
dffeas \id_stage|rf|register[18][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~2_combout  = ( \id_stage|rf|register[26][25]~q  & ( \id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][25]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[30][25]~q ))) ) ) ) # ( !\id_stage|rf|register[26][25]~q  & ( \id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][25]~q )))) # (\inst_reg|inst [19] & (\inst_reg|inst 
// [18] & (\id_stage|rf|register[30][25]~q ))) ) ) ) # ( \id_stage|rf|register[26][25]~q  & ( !\id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[22][25]~q )))) # (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[30][25]~q )))) ) ) ) # ( !\id_stage|rf|register[26][25]~q  & ( !\id_stage|rf|register[18][25]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][25]~q ))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[30][25]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[30][25]~q ),
	.datad(!\id_stage|rf|register[22][25]~q ),
	.datae(!\id_stage|rf|register[26][25]~q ),
	.dataf(!\id_stage|rf|register[18][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~10_combout  = ( \id_stage|forwarding_db|Mux6~3_combout  & ( \id_stage|forwarding_db|Mux6~2_combout  & ( ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux6~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux6~1_combout ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux6~3_combout  & ( \id_stage|forwarding_db|Mux6~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux6~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux6~1_combout )))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) ) ) ) # ( \id_stage|forwarding_db|Mux6~3_combout  & ( 
// !\id_stage|forwarding_db|Mux6~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux6~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux6~1_combout )))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16])))) ) ) ) # ( !\id_stage|forwarding_db|Mux6~3_combout  & ( !\id_stage|forwarding_db|Mux6~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux6~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux6~1_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux6~1_combout ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|forwarding_db|Mux6~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux6~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~10 .lut_mask = 64'h04C407C734F437F7;
defparam \id_stage|forwarding_db|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N26
dffeas \id_stage|rf|register[9][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N32
dffeas \id_stage|rf|register[10][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N43
dffeas \id_stage|rf|register[11][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N39
cyclonev_lcell_comb \id_stage|rf|register[8][25]~feeder (
// Equation(s):
// \id_stage|rf|register[8][25]~feeder_combout  = ( \wb_stage|y[25]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[25]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][25]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N41
dffeas \id_stage|rf|register[8][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~6_combout  = ( \id_stage|rf|register[11][25]~q  & ( \id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[10][25]~q )))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])) 
// # (\id_stage|rf|register[9][25]~q ))) ) ) ) # ( !\id_stage|rf|register[11][25]~q  & ( \id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[10][25]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[9][25]~q  & ((!\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[11][25]~q  & ( !\id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[10][25]~q  & \inst_reg|inst [17])))) # (\inst_reg|inst [16] 
// & (((\inst_reg|inst [17])) # (\id_stage|rf|register[9][25]~q ))) ) ) ) # ( !\id_stage|rf|register[11][25]~q  & ( !\id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[10][25]~q  & \inst_reg|inst [17])))) # (\inst_reg|inst 
// [16] & (\id_stage|rf|register[9][25]~q  & ((!\inst_reg|inst [17])))) ) ) )

	.dataa(!\id_stage|rf|register[9][25]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[10][25]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[11][25]~q ),
	.dataf(!\id_stage|rf|register[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~6 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \id_stage|forwarding_db|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~11_combout  = ( \id_stage|forwarding_db|Mux6~10_combout  & ( \id_stage|forwarding_db|Mux6~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux6~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux6~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux6~10_combout  & ( \id_stage|forwarding_db|Mux6~6_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux6~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # 
// ((\id_stage|forwarding_db|Mux6~7_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux6~10_combout  & ( !\id_stage|forwarding_db|Mux6~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # 
// ((\id_stage|forwarding_db|Mux6~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux6~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux6~10_combout  & ( 
// !\id_stage|forwarding_db|Mux6~6_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux6~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux6~7_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux6~7_combout ),
	.datad(!\id_stage|forwarding_db|Mux6~5_combout ),
	.datae(!\id_stage|forwarding_db|Mux6~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~11 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~8_combout  = ( \id_stage|forwarding_db|Mux6~11_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [25] & ( ((!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux6~11_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [25] & ( (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ) ) ) ) # ( 
// \id_stage|forwarding_db|Mux6~11_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [25] & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux6~11_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~8 .lut_mask = 64'h000000FFA0A0A0FF;
defparam \id_stage|forwarding_db|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux6~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux6~9_combout  = ( \id_stage|forwarding_db|Mux6~8_combout  ) # ( !\id_stage|forwarding_db|Mux6~8_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & (\id_stage|forwarding_db|Mux31~1_combout  & 
// ((\exe_stage|call_sub|y[25]~149_combout )))) # (\id_stage|forwarding_db|Mux31~0_combout  & (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[25]~149_combout )) # (\em_reg|malu [25]))) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\em_reg|malu [25]),
	.datad(!\exe_stage|call_sub|y[25]~149_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux6~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux6~9 .lut_mask = 64'h05370537FFFFFFFF;
defparam \id_stage|forwarding_db|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \de_reg|eb[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[25] .is_wysiwyg = "true";
defparam \de_reg|eb[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N33
cyclonev_lcell_comb \exe_stage|call_sub|y[25]~148 (
// Equation(s):
// \exe_stage|call_sub|y[25]~148_combout  = ( \exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|call_sub|y[4]~38_combout  & ( ((!\de_reg|ealuimm~q  & (\de_reg|eb [25])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))) # (\de_reg|ea [25]) ) ) ) # ( 
// !\exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|call_sub|y[4]~38_combout  & ( (\de_reg|ea [25] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [25])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( \exe_stage|call_sub|y[8]~66_combout  & ( 
// !\exe_stage|call_sub|y[4]~38_combout  & ( ((!\de_reg|ealuimm~q  & (\de_reg|eb [25])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))) # (\de_reg|ea [25]) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [25]),
	.datac(!\de_reg|eb [25]),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|call_sub|y[8]~66_combout ),
	.dataf(!\exe_stage|call_sub|y[4]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[25]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[25]~148 .extended_lut = "off";
defparam \exe_stage|call_sub|y[25]~148 .lut_mask = 64'h00003B7F02133B7F;
defparam \exe_stage|call_sub|y[25]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N38
dffeas \em_reg|malu[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[24]~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[24] .is_wysiwyg = "true";
defparam \em_reg|malu[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N35
dffeas \mw_reg|walu[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[24] .is_wysiwyg = "true";
defparam \mw_reg|walu[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \wb_stage|y[24]~5 (
// Equation(s):
// \wb_stage|y[24]~5_combout  = ( \mw_reg|walu [24] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [24]) ) ) # ( !\mw_reg|walu [24] & ( (\mw_reg|wmo [24] & \mw_reg|wm2reg~q ) ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [24]),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|walu [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[24]~5 .extended_lut = "off";
defparam \wb_stage|y[24]~5 .lut_mask = 64'h03030303F3F3F3F3;
defparam \wb_stage|y[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N26
dffeas \id_stage|rf|register[14][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N59
dffeas \id_stage|rf|register[15][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N38
dffeas \id_stage|rf|register[13][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N15
cyclonev_lcell_comb \id_stage|rf|register[12][24]~feeder (
// Equation(s):
// \id_stage|rf|register[12][24]~feeder_combout  = \wb_stage|y[24]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_stage|y[24]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \id_stage|rf|register[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N16
dffeas \id_stage|rf|register[12][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~7_combout  = ( \id_stage|rf|register[13][24]~q  & ( \id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[15][24]~q )))) ) ) ) # ( !\id_stage|rf|register[13][24]~q  & ( \id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[15][24]~q ))))) ) ) ) # ( \id_stage|rf|register[13][24]~q  & ( !\id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst 
// [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[15][24]~q ))))) ) ) ) # ( !\id_stage|rf|register[13][24]~q  & ( !\id_stage|rf|register[12][24]~q  & ( (\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[15][24]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[14][24]~q ),
	.datab(!\id_stage|rf|register[15][24]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[13][24]~q ),
	.dataf(!\id_stage|rf|register[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~7 .lut_mask = 64'h050305F3F503F5F3;
defparam \id_stage|forwarding_db|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N50
dffeas \id_stage|rf|register[2][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \id_stage|rf|register[3][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N41
dffeas \id_stage|rf|register[6][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N35
dffeas \id_stage|rf|register[4][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N49
dffeas \id_stage|rf|register[7][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N27
cyclonev_lcell_comb \id_stage|rf|register[5][24]~feeder (
// Equation(s):
// \id_stage|rf|register[5][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \id_stage|rf|register[5][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~4_combout  = ( \id_stage|rf|register[7][24]~q  & ( \id_stage|rf|register[5][24]~q  & ( ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][24]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][24]~q ))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[7][24]~q  & ( \id_stage|rf|register[5][24]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|rf|register[4][24]~q )))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][24]~q  & 
// ((!\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[7][24]~q  & ( !\id_stage|rf|register[5][24]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][24]~q  & !\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])) # 
// (\id_stage|rf|register[6][24]~q ))) ) ) ) # ( !\id_stage|rf|register[7][24]~q  & ( !\id_stage|rf|register[5][24]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][24]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[6][24]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[6][24]~q ),
	.datac(!\id_stage|rf|register[4][24]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[7][24]~q ),
	.dataf(!\id_stage|rf|register[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \id_stage|forwarding_db|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \id_stage|rf|register[1][24]~feeder (
// Equation(s):
// \id_stage|rf|register[1][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N52
dffeas \id_stage|rf|register[1][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~5_combout  = ( \id_stage|forwarding_db|Mux7~4_combout  & ( \id_stage|rf|register[1][24]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][24]~q )) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][24]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~4_combout  & ( \id_stage|rf|register[1][24]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (((\id_stage|forwarding_db|Mux17~3_combout )))) # (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][24]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][24]~q 
// ))))) ) ) ) # ( \id_stage|forwarding_db|Mux7~4_combout  & ( !\id_stage|rf|register[1][24]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout )))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][24]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][24]~q ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~4_combout  & ( !\id_stage|rf|register[1][24]~q  & 
// ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][24]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][24]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][24]~q ),
	.datab(!\id_stage|rf|register[3][24]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux7~4_combout ),
	.dataf(!\id_stage|rf|register[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~5 .lut_mask = 64'h0503F50305F3F5F3;
defparam \id_stage|forwarding_db|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \id_stage|rf|register[9][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N44
dffeas \id_stage|rf|register[10][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N56
dffeas \id_stage|rf|register[11][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N9
cyclonev_lcell_comb \id_stage|rf|register[8][24]~feeder (
// Equation(s):
// \id_stage|rf|register[8][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N11
dffeas \id_stage|rf|register[8][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~6_combout  = ( \id_stage|rf|register[11][24]~q  & ( \id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[9][24]~q ))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16]) # 
// (\id_stage|rf|register[10][24]~q )))) ) ) ) # ( !\id_stage|rf|register[11][24]~q  & ( \id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[9][24]~q ))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[10][24]~q  & !\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[11][24]~q  & ( !\id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[9][24]~q  & ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] 
// & (((\inst_reg|inst [16]) # (\id_stage|rf|register[10][24]~q )))) ) ) ) # ( !\id_stage|rf|register[11][24]~q  & ( !\id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[9][24]~q  & ((\inst_reg|inst [16])))) # (\inst_reg|inst 
// [17] & (((\id_stage|rf|register[10][24]~q  & !\inst_reg|inst [16])))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[9][24]~q ),
	.datac(!\id_stage|rf|register[10][24]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[11][24]~q ),
	.dataf(!\id_stage|rf|register[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~6 .lut_mask = 64'h05220577AF22AF77;
defparam \id_stage|forwarding_db|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N39
cyclonev_lcell_comb \id_stage|rf|register[27][24]~feeder (
// Equation(s):
// \id_stage|rf|register[27][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N41
dffeas \id_stage|rf|register[27][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N2
dffeas \id_stage|rf|register[23][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N28
dffeas \id_stage|rf|register[19][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N20
dffeas \id_stage|rf|register[31][24]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][24]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~3_combout  = ( \id_stage|rf|register[19][24]~q  & ( \id_stage|rf|register[31][24]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[27][24]~q )))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[23][24]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[19][24]~q  & ( \id_stage|rf|register[31][24]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & (\id_stage|rf|register[27][24]~q ))) # 
// (\inst_reg|inst [18] & (((\id_stage|rf|register[23][24]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[19][24]~q  & ( !\id_stage|rf|register[31][24]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[27][24]~q )))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[23][24]~q )))) ) ) ) # ( !\id_stage|rf|register[19][24]~q  & ( !\id_stage|rf|register[31][24]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & 
// (\inst_reg|inst [19] & (\id_stage|rf|register[27][24]~q ))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[23][24]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[27][24]~q ),
	.datad(!\id_stage|rf|register[23][24]~q ),
	.datae(!\id_stage|rf|register[19][24]~q ),
	.dataf(!\id_stage|rf|register[31][24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N50
dffeas \id_stage|rf|register[30][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N56
dffeas \id_stage|rf|register[22][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \id_stage|rf|register[26][24]~feeder (
// Equation(s):
// \id_stage|rf|register[26][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N11
dffeas \id_stage|rf|register[26][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N21
cyclonev_lcell_comb \id_stage|rf|register[18][24]~feeder (
// Equation(s):
// \id_stage|rf|register[18][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N22
dffeas \id_stage|rf|register[18][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~2_combout  = ( \id_stage|rf|register[26][24]~q  & ( \id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[30][24]~q ))) ) ) ) # ( !\id_stage|rf|register[26][24]~q  & ( \id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[30][24]~q )))) ) ) ) # ( \id_stage|rf|register[26][24]~q  & ( !\id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[30][24]~q )))) ) ) ) # ( !\id_stage|rf|register[26][24]~q  & ( !\id_stage|rf|register[18][24]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[30][24]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][24]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[22][24]~q ),
	.datae(!\id_stage|rf|register[26][24]~q ),
	.dataf(!\id_stage|rf|register[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~2 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_db|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N44
dffeas \id_stage|rf|register[21][24]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][24]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \id_stage|rf|register[25][24]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][24]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \id_stage|rf|register[17][24]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][24]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N29
dffeas \id_stage|rf|register[29][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~1_combout  = ( \id_stage|rf|register[17][24]~DUPLICATE_q  & ( \id_stage|rf|register[29][24]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[25][24]~DUPLICATE_q )))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19])) # (\id_stage|rf|register[21][24]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[17][24]~DUPLICATE_q  & ( \id_stage|rf|register[29][24]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & 
// \id_stage|rf|register[25][24]~DUPLICATE_q )))) # (\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[21][24]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[17][24]~DUPLICATE_q  & ( !\id_stage|rf|register[29][24]~q  & ( 
// (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[25][24]~DUPLICATE_q )))) # (\inst_reg|inst [18] & (\id_stage|rf|register[21][24]~DUPLICATE_q  & (!\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[17][24]~DUPLICATE_q  & ( 
// !\id_stage|rf|register[29][24]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[25][24]~DUPLICATE_q )))) # (\inst_reg|inst [18] & (\id_stage|rf|register[21][24]~DUPLICATE_q  & (!\inst_reg|inst [19]))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[21][24]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[25][24]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[17][24]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[29][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \id_stage|forwarding_db|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N18
cyclonev_lcell_comb \id_stage|rf|register[28][24]~feeder (
// Equation(s):
// \id_stage|rf|register[28][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N20
dffeas \id_stage|rf|register[28][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \id_stage|rf|register[20][24]~feeder (
// Equation(s):
// \id_stage|rf|register[20][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N8
dffeas \id_stage|rf|register[20][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N45
cyclonev_lcell_comb \id_stage|rf|register[16][24]~feeder (
// Equation(s):
// \id_stage|rf|register[16][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N47
dffeas \id_stage|rf|register[16][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N9
cyclonev_lcell_comb \id_stage|rf|register[24][24]~feeder (
// Equation(s):
// \id_stage|rf|register[24][24]~feeder_combout  = ( \wb_stage|y[24]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[24][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[24][24]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[24][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[24][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N11
dffeas \id_stage|rf|register[24][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~0_combout  = ( \id_stage|rf|register[16][24]~q  & ( \id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][24]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][24]~q ))) ) ) ) # ( !\id_stage|rf|register[16][24]~q  & ( \id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[20][24]~q )))) # (\inst_reg|inst [19] & ((!\inst_reg|inst 
// [18]) # ((\id_stage|rf|register[28][24]~q )))) ) ) ) # ( \id_stage|rf|register[16][24]~q  & ( !\id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[20][24]~q )))) # (\inst_reg|inst [19] & 
// (\inst_reg|inst [18] & (\id_stage|rf|register[28][24]~q ))) ) ) ) # ( !\id_stage|rf|register[16][24]~q  & ( !\id_stage|rf|register[24][24]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][24]~q ))) # (\inst_reg|inst [19] 
// & (\id_stage|rf|register[28][24]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[28][24]~q ),
	.datad(!\id_stage|rf|register[20][24]~q ),
	.datae(!\id_stage|rf|register[16][24]~q ),
	.dataf(!\id_stage|rf|register[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~10_combout  = ( \id_stage|forwarding_db|Mux7~1_combout  & ( \id_stage|forwarding_db|Mux7~0_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux7~2_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux7~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~1_combout  & ( \id_stage|forwarding_db|Mux7~0_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux7~2_combout )))) # 
// (\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux7~3_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux7~1_combout  & ( !\id_stage|forwarding_db|Mux7~0_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux7~2_combout )))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux7~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~1_combout  & ( !\id_stage|forwarding_db|Mux7~0_combout  & ( 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux7~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux7~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux7~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux7~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux7~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~10 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~11_combout  = ( \id_stage|forwarding_db|Mux7~6_combout  & ( \id_stage|forwarding_db|Mux7~10_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux7~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux7~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~6_combout  & ( \id_stage|forwarding_db|Mux7~10_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux7~5_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux7~7_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux7~6_combout  & ( !\id_stage|forwarding_db|Mux7~10_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux7~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux7~7_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~6_combout  & ( !\id_stage|forwarding_db|Mux7~10_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux7~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux7~7_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux7~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux7~5_combout ),
	.datae(!\id_stage|forwarding_db|Mux7~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~11 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_db|Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~8_combout  = ( \id_stage|forwarding_db|Mux7~11_combout  & ( ((\mem_stage|dram|altsyncram_component|auto_generated|q_a [24] & (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ))) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) # ( !\id_stage|forwarding_db|Mux7~11_combout  & ( (\mem_stage|dram|altsyncram_component|auto_generated|q_a [24] & (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) ) )

	.dataa(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~8 .lut_mask = 64'h4040404040FF40FF;
defparam \id_stage|forwarding_db|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux7~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux7~9_combout  = ( \id_stage|forwarding_db|Mux7~8_combout  ) # ( !\id_stage|forwarding_db|Mux7~8_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & (\id_stage|forwarding_db|Mux31~1_combout  & 
// ((\exe_stage|call_sub|y[24]~144_combout )))) # (\id_stage|forwarding_db|Mux31~0_combout  & (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[24]~144_combout )) # (\em_reg|malu [24]))) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\em_reg|malu [24]),
	.datad(!\exe_stage|call_sub|y[24]~144_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux7~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux7~9 .lut_mask = 64'h05370537FFFFFFFF;
defparam \id_stage|forwarding_db|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N2
dffeas \de_reg|eb[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[24] .is_wysiwyg = "true";
defparam \de_reg|eb[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~7 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~7_combout  = !\de_reg|ea [24] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [24]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16]))))

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [24]),
	.datad(!\de_reg|ea [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~7 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~7 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \exe_stage|agorithm_logic_unit|s~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N28
dffeas \de_reg|eimm[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [8]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[8] .is_wysiwyg = "true";
defparam \de_reg|eimm[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~63 (
// Equation(s):
// \exe_stage|call_sub|y[8]~63_combout  = ( !\de_reg|ealuc [2] & ( (!\de_reg|ealuc [0] & (\de_reg|ealuc [1] & !\de_reg|ejal~q )) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ealuc [1]),
	.datad(!\de_reg|ejal~q ),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~63 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~63 .lut_mask = 64'h0C000C0000000000;
defparam \exe_stage|call_sub|y[8]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[7]~30 (
// Equation(s):
// \mem_stage|mem_out_mux|y[7]~30_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[7]~30 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[7]~30 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \de_reg|eimm[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[7] .is_wysiwyg = "true";
defparam \de_reg|eimm[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \exe_stage|alu_b|y[7]~2 (
// Equation(s):
// \exe_stage|alu_b|y[7]~2_combout  = ( \de_reg|eb [7] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [7]) ) ) # ( !\de_reg|eb [7] & ( (\de_reg|eimm [7] & \de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(!\de_reg|eimm [7]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[7]~2 .extended_lut = "off";
defparam \exe_stage|alu_b|y[7]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \exe_stage|alu_b|y[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N44
dffeas \inst_reg|inst[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[6] .is_wysiwyg = "true";
defparam \inst_reg|inst[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \de_reg|eimm[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[6] .is_wysiwyg = "true";
defparam \de_reg|eimm[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N33
cyclonev_lcell_comb \exe_stage|alu_b|y[6]~13 (
// Equation(s):
// \exe_stage|alu_b|y[6]~13_combout  = ( \de_reg|eb [6] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [6]) ) ) # ( !\de_reg|eb [6] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [6]) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|eimm [6]),
	.datae(gnd),
	.dataf(!\de_reg|eb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[6]~13 .extended_lut = "off";
defparam \exe_stage|alu_b|y[6]~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \exe_stage|alu_b|y[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~21 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  = ( \de_reg|ea [1] & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0]) # (\exe_stage|alu_b|y[9]~11_combout ) ) ) ) # ( !\de_reg|ea [1] & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] 
// & (\exe_stage|alu_b|y[6]~13_combout )) # (\de_reg|ea [0] & ((\exe_stage|alu_b|y[7]~2_combout ))) ) ) ) # ( \de_reg|ea [1] & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (\exe_stage|alu_b|y[9]~11_combout  & \de_reg|ea [0]) ) ) ) # ( !\de_reg|ea [1] & ( 
// !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] & (\exe_stage|alu_b|y[6]~13_combout )) # (\de_reg|ea [0] & ((\exe_stage|alu_b|y[7]~2_combout ))) ) ) )

	.dataa(!\exe_stage|alu_b|y[6]~13_combout ),
	.datab(!\exe_stage|alu_b|y[9]~11_combout ),
	.datac(!\exe_stage|alu_b|y[7]~2_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\exe_stage|alu_b|y[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~21 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~21 .lut_mask = 64'h550F0033550FFF33;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~1_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|fwda [1] & ( (\id_stage|forwarding_da|Mux27~0_combout  & !\id_stage|forwarding_da|Mux12~1_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux12~0_combout  & ( 
// !\id_stage|fwda [1] & ( !\id_stage|forwarding_da|Mux12~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux27~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|fwda [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~1 .lut_mask = 64'h0000F0F000003030;
defparam \id_stage|forwarding_da|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~15 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~15_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \em_reg|malu [19] ) )

	.dataa(!\em_reg|malu [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~15 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~15 .lut_mask = 64'h0000000055555555;
defparam \id_stage|forwarding_da|Mux12~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~3_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux12~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~3 .lut_mask = 64'h000000000000FFFF;
defparam \id_stage|forwarding_da|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \mw_reg|walu[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[19] .is_wysiwyg = "true";
defparam \mw_reg|walu[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N2
dffeas \em_reg|mb[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[2] .is_wysiwyg = "true";
defparam \em_reg|mb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[2]~28 (
// Equation(s):
// \mem_stage|mem_out_mux|y[2]~28_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [2] & ( (!\em_reg|malu [7]) # (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]) ) ) # ( 
// !\mem_stage|dram|altsyncram_component|auto_generated|q_a [2] & ( (\em_reg|malu [7] & \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[2]~28 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[2]~28 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mem_stage|mem_out_mux|y[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N57
cyclonev_lcell_comb \mw_reg|wmo[2]~feeder (
// Equation(s):
// \mw_reg|wmo[2]~feeder_combout  = \mem_stage|mem_out_mux|y[2]~28_combout 

	.dataa(!\mem_stage|mem_out_mux|y[2]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|wmo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|wmo[2]~feeder .extended_lut = "off";
defparam \mw_reg|wmo[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \mw_reg|wmo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N59
dffeas \mw_reg|wmo[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|wmo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[2] .is_wysiwyg = "true";
defparam \mw_reg|wmo[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N21
cyclonev_lcell_comb \mem_stage|datain[2]~2 (
// Equation(s):
// \mem_stage|datain[2]~2_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [2] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [2] ) )

	.dataa(!\em_reg|mb [2]),
	.datab(gnd),
	.datac(!\mw_reg|wmo [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[2]~2 .extended_lut = "off";
defparam \mem_stage|datain[2]~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \mem_stage|datain[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \in_port1[3]~input (
	.i(in_port1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[3]~input_o ));
// synopsys translate_off
defparam \in_port1[3]~input .bus_hold = "false";
defparam \in_port1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N14
dffeas \mem_stage|io_input_regx2|in_reg1[3] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg1[3] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \in_port0[3]~input (
	.i(in_port0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[3]~input_o ));
// synopsys translate_off
defparam \in_port0[3]~input .bus_hold = "false";
defparam \in_port0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N53
dffeas \mem_stage|io_input_regx2|in_reg0[3] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg0[3] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N27
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout  = ( \mem_stage|io_input_regx2|in_reg0 [3] & ( (!\em_reg|malu [2]) # (\mem_stage|io_input_regx2|in_reg1 [3]) ) ) # ( !\mem_stage|io_input_regx2|in_reg0 [3] & ( (\em_reg|malu [2] & 
// \mem_stage|io_input_regx2|in_reg1 [3]) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [2]),
	.datac(!\mem_stage|io_input_regx2|in_reg1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|in_reg0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[3] (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3] = ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout  & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]) ) ) # ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout  & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3] & 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]),
	.datad(!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[3] .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N22
dffeas \em_reg|mb[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[4] .is_wysiwyg = "true";
defparam \em_reg|mb[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \em_reg|mb[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[6] .is_wysiwyg = "true";
defparam \em_reg|mb[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N47
dffeas \em_reg|mb[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[7] .is_wysiwyg = "true";
defparam \em_reg|mb[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \mw_reg|wmo[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[7]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[7] .is_wysiwyg = "true";
defparam \mw_reg|wmo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \mem_stage|datain[7]~7 (
// Equation(s):
// \mem_stage|datain[7]~7_combout  = ( \mw_reg|wmo [7] & ( (\em_reg|mb [7]) # (\mw_reg|wm2reg~q ) ) ) # ( !\mw_reg|wmo [7] & ( (!\mw_reg|wm2reg~q  & \em_reg|mb [7]) ) )

	.dataa(!\mw_reg|wm2reg~q ),
	.datab(gnd),
	.datac(!\em_reg|mb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[7]~7 .extended_lut = "off";
defparam \mem_stage|datain[7]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mem_stage|datain[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N20
dffeas \em_reg|mb[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[10] .is_wysiwyg = "true";
defparam \em_reg|mb[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N47
dffeas \de_reg|eimm[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [13]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[13] .is_wysiwyg = "true";
defparam \de_reg|eimm[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \exe_stage|alu_b|y[13]~7 (
// Equation(s):
// \exe_stage|alu_b|y[13]~7_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eimm [13] ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|eimm [13] & ( \de_reg|eb [13] ) ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|eimm [13] & ( \de_reg|eb [13] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|eb [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|eimm [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[13]~7 .extended_lut = "off";
defparam \exe_stage|alu_b|y[13]~7 .lut_mask = 64'h333300003333FFFF;
defparam \exe_stage|alu_b|y[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N50
dffeas \em_reg|malu[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[21]~129_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[21] .is_wysiwyg = "true";
defparam \em_reg|malu[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~11_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \em_reg|malu [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_da|Mux10~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N35
dffeas \mw_reg|walu[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[21] .is_wysiwyg = "true";
defparam \mw_reg|walu[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \wb_stage|y[21]~8 (
// Equation(s):
// \wb_stage|y[21]~8_combout  = ( \mw_reg|walu [21] & ( \mw_reg|wmo [21] ) ) # ( !\mw_reg|walu [21] & ( \mw_reg|wmo [21] & ( \mw_reg|wm2reg~q  ) ) ) # ( \mw_reg|walu [21] & ( !\mw_reg|wmo [21] & ( !\mw_reg|wm2reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(!\mw_reg|walu [21]),
	.dataf(!\mw_reg|wmo [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[21]~8 .extended_lut = "off";
defparam \wb_stage|y[21]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \wb_stage|y[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N38
dffeas \id_stage|rf|register[10][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N8
dffeas \id_stage|rf|register[11][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N35
dffeas \id_stage|rf|register[8][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N28
dffeas \id_stage|rf|register[9][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~7_combout  = ( \id_stage|rf|register[8][21]~q  & ( \id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][21]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[11][21]~q )))) ) ) ) # ( !\id_stage|rf|register[8][21]~q  & ( \id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][21]~q 
// )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[11][21]~q ))))) ) ) ) # ( \id_stage|rf|register[8][21]~q  & ( !\id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[10][21]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[11][21]~q ))))) ) ) ) # ( !\id_stage|rf|register[8][21]~q  & ( !\id_stage|rf|register[9][21]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[10][21]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[11][21]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[10][21]~q ),
	.datab(!\id_stage|rf|register[11][21]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[8][21]~q ),
	.dataf(!\id_stage|rf|register[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~7 .lut_mask = 64'h0503F50305F3F5F3;
defparam \id_stage|forwarding_da|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \id_stage|rf|register[12][21]~feeder (
// Equation(s):
// \id_stage|rf|register[12][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N13
dffeas \id_stage|rf|register[12][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N47
dffeas \id_stage|rf|register[14][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N2
dffeas \id_stage|rf|register[13][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N7
dffeas \id_stage|rf|register[15][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~8_combout  = ( \id_stage|rf|register[13][21]~q  & ( \id_stage|rf|register[15][21]~q  & ( ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][21]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][21]~q )))) # 
// (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[13][21]~q  & ( \id_stage|rf|register[15][21]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][21]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][21]~q 
// ))))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[13][21]~q  & ( !\id_stage|rf|register[15][21]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[12][21]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[14][21]~q ))))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[13][21]~q  & ( !\id_stage|rf|register[15][21]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[12][21]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[14][21]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[12][21]~q ),
	.datac(!\id_stage|rf|register[14][21]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[13][21]~q ),
	.dataf(!\id_stage|rf|register[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~8 .lut_mask = 64'h220A770A225F775F;
defparam \id_stage|forwarding_da|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \id_stage|rf|register[2][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N20
dffeas \id_stage|rf|register[3][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N26
dffeas \id_stage|rf|register[7][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N16
dffeas \id_stage|rf|register[6][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N2
dffeas \id_stage|rf|register[4][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N59
dffeas \id_stage|rf|register[5][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~5_combout  = ( \id_stage|rf|register[4][21]~q  & ( \id_stage|rf|register[5][21]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][21]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][21]~q ))) ) ) ) # ( !\id_stage|rf|register[4][21]~q  & ( \id_stage|rf|register[5][21]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][21]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][21]~q )))) ) ) ) # ( \id_stage|rf|register[4][21]~q  & ( !\id_stage|rf|register[5][21]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[6][21]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][21]~q )))) ) ) ) # ( !\id_stage|rf|register[4][21]~q  & ( !\id_stage|rf|register[5][21]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[6][21]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][21]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[7][21]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[6][21]~q ),
	.datae(!\id_stage|rf|register[4][21]~q ),
	.dataf(!\id_stage|rf|register[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~5 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_da|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N8
dffeas \id_stage|rf|register[1][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~6_combout  = ( \id_stage|forwarding_da|Mux10~5_combout  & ( \id_stage|rf|register[1][21]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][21]~q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][21]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~5_combout  & ( \id_stage|rf|register[1][21]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][21]~q  & 
// (\id_stage|forwarding_da|Mux27~2_combout ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout ) # (\id_stage|rf|register[3][21]~q )))) ) ) ) # ( \id_stage|forwarding_da|Mux10~5_combout  & ( 
// !\id_stage|rf|register[1][21]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[2][21]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|forwarding_da|Mux27~2_combout 
//  & \id_stage|rf|register[3][21]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~5_combout  & ( !\id_stage|rf|register[1][21]~q  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][21]~q 
// )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][21]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][21]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|rf|register[3][21]~q ),
	.datae(!\id_stage|forwarding_da|Mux10~5_combout ),
	.dataf(!\id_stage|rf|register[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~6 .lut_mask = 64'h0407C4C73437F4F7;
defparam \id_stage|forwarding_da|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N39
cyclonev_lcell_comb \id_stage|rf|register[30][21]~feeder (
// Equation(s):
// \id_stage|rf|register[30][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[30][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[30][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[30][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[30][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N41
dffeas \id_stage|rf|register[30][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \id_stage|rf|register[18][21]~feeder (
// Equation(s):
// \id_stage|rf|register[18][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N4
dffeas \id_stage|rf|register[18][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N47
dffeas \id_stage|rf|register[22][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N59
dffeas \id_stage|rf|register[26][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~2_combout  = ( \id_stage|rf|register[22][21]~q  & ( \id_stage|rf|register[26][21]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][21]~q ) # (\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[30][21]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[22][21]~q  & ( \id_stage|rf|register[26][21]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23] & \id_stage|rf|register[18][21]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[30][21]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[22][21]~q  & ( !\id_stage|rf|register[26][21]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][21]~q ) # (\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (\id_stage|rf|register[30][21]~DUPLICATE_q  & (\inst_reg|inst [23]))) ) ) ) # ( !\id_stage|rf|register[22][21]~q  & ( !\id_stage|rf|register[26][21]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23] & 
// \id_stage|rf|register[18][21]~q )))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][21]~DUPLICATE_q  & (\inst_reg|inst [23]))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[30][21]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[18][21]~q ),
	.datae(!\id_stage|rf|register[22][21]~q ),
	.dataf(!\id_stage|rf|register[26][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \id_stage|forwarding_da|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N56
dffeas \id_stage|rf|register[17][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \id_stage|rf|register[21][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N27
cyclonev_lcell_comb \id_stage|rf|register[29][21]~feeder (
// Equation(s):
// \id_stage|rf|register[29][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[29][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[29][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[29][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[29][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \id_stage|rf|register[29][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[29][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N28
dffeas \id_stage|rf|register[25][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~1_combout  = ( \id_stage|rf|register[29][21]~q  & ( \id_stage|rf|register[25][21]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][21]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][21]~q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[29][21]~q  & ( \id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][21]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][21]~q 
// ))))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[29][21]~q  & ( !\id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][21]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[21][21]~q ))))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[29][21]~q  & ( !\id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[17][21]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][21]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[17][21]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[21][21]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[29][21]~q ),
	.dataf(!\id_stage|rf|register[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~1 .lut_mask = 64'h440C443F770C773F;
defparam \id_stage|forwarding_da|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N36
cyclonev_lcell_comb \id_stage|rf|register[20][21]~feeder (
// Equation(s):
// \id_stage|rf|register[20][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N37
dffeas \id_stage|rf|register[20][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N45
cyclonev_lcell_comb \id_stage|rf|register[16][21]~feeder (
// Equation(s):
// \id_stage|rf|register[16][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N46
dffeas \id_stage|rf|register[16][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N52
dffeas \id_stage|rf|register[24][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N26
dffeas \id_stage|rf|register[28][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~0_combout  = ( \id_stage|rf|register[24][21]~q  & ( \id_stage|rf|register[28][21]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][21]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][21]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[24][21]~q  & ( \id_stage|rf|register[28][21]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][21]~DUPLICATE_q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[20][21]~q )))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[24][21]~q  & ( !\id_stage|rf|register[28][21]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[16][21]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][21]~q )))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[24][21]~q  & ( !\id_stage|rf|register[28][21]~q  & ( 
// (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][21]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][21]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[20][21]~q ),
	.datab(!\id_stage|rf|register[16][21]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[24][21]~q ),
	.dataf(!\id_stage|rf|register[28][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \id_stage|forwarding_da|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N45
cyclonev_lcell_comb \id_stage|rf|register[31][21]~feeder (
// Equation(s):
// \id_stage|rf|register[31][21]~feeder_combout  = ( \wb_stage|y[21]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][21]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N47
dffeas \id_stage|rf|register[31][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N50
dffeas \id_stage|rf|register[27][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N31
dffeas \id_stage|rf|register[19][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N44
dffeas \id_stage|rf|register[23][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~3_combout  = ( \id_stage|rf|register[19][21]~DUPLICATE_q  & ( \id_stage|rf|register[23][21]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][21]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][21]~q ))) ) ) ) # ( !\id_stage|rf|register[19][21]~DUPLICATE_q  & ( \id_stage|rf|register[23][21]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[27][21]~q  & \inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24])) # (\id_stage|rf|register[31][21]~q ))) ) ) ) # ( \id_stage|rf|register[19][21]~DUPLICATE_q  & ( !\id_stage|rf|register[23][21]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[27][21]~q )))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[31][21]~q  & ((\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[19][21]~DUPLICATE_q  & ( !\id_stage|rf|register[23][21]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[27][21]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][21]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[31][21]~q ),
	.datac(!\id_stage|rf|register[27][21]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[19][21]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~3 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \id_stage|forwarding_da|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~4_combout  = ( \id_stage|forwarding_da|Mux10~0_combout  & ( \id_stage|forwarding_da|Mux10~3_combout  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|forwarding_da|Mux10~2_combout ))) # (\inst_reg|inst [21] 
// & (((\inst_reg|inst [22]) # (\id_stage|forwarding_da|Mux10~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~0_combout  & ( \id_stage|forwarding_da|Mux10~3_combout  & ( (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux10~2_combout  & 
// ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|forwarding_da|Mux10~1_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux10~0_combout  & ( !\id_stage|forwarding_da|Mux10~3_combout  & ( (!\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22])) # (\id_stage|forwarding_da|Mux10~2_combout ))) # (\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux10~1_combout  & !\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~0_combout  & ( 
// !\id_stage|forwarding_da|Mux10~3_combout  & ( (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux10~2_combout  & ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux10~1_combout  & !\inst_reg|inst [22])))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|forwarding_da|Mux10~2_combout ),
	.datac(!\id_stage|forwarding_da|Mux10~1_combout ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|forwarding_da|Mux10~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~4 .lut_mask = 64'h0522AF220577AF77;
defparam \id_stage|forwarding_da|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~9_combout  = ( \id_stage|forwarding_da|Mux10~6_combout  & ( \id_stage|forwarding_da|Mux10~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux10~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux10~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~6_combout  & ( \id_stage|forwarding_da|Mux10~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (!\id_stage|forwarding_da|Mux27~3_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux10~7_combout )) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux10~8_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux10~6_combout  & ( !\id_stage|forwarding_da|Mux10~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux27~3_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux10~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux10~8_combout ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux10~6_combout  & ( !\id_stage|forwarding_da|Mux10~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux10~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux10~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux10~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux10~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux10~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~9 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [21] & ( \id_stage|forwarding_da|Mux26~2_combout  & ( !\em_reg|malu [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~10 .lut_mask = 64'h000000000000F0F0;
defparam \id_stage|forwarding_da|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux10~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux10~12_combout  = ( \id_stage|forwarding_da|Mux10~9_combout  & ( \id_stage|forwarding_da|Mux10~10_combout  ) ) # ( !\id_stage|forwarding_da|Mux10~9_combout  & ( \id_stage|forwarding_da|Mux10~10_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux10~9_combout  & ( !\id_stage|forwarding_da|Mux10~10_combout  & ( (((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[21]~129_combout )) # (\id_stage|forwarding_da|Mux10~11_combout )) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux10~9_combout  & ( !\id_stage|forwarding_da|Mux10~10_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[21]~129_combout )) # 
// (\id_stage|forwarding_da|Mux10~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux10~11_combout ),
	.datad(!\exe_stage|call_sub|y[21]~129_combout ),
	.datae(!\id_stage|forwarding_da|Mux10~9_combout ),
	.dataf(!\id_stage|forwarding_da|Mux10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux10~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux10~12 .lut_mask = 64'h0F3F5F7FFFFFFFFF;
defparam \id_stage|forwarding_da|Mux10~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N50
dffeas \de_reg|ea[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux10~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [21]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[21] .is_wysiwyg = "true";
defparam \de_reg|ea[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[21]~128 (
// Equation(s):
// \exe_stage|call_sub|y[21]~128_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eb [21] & ( (!\de_reg|eimm [16] & (\de_reg|ea [21] & (\exe_stage|call_sub|y[8]~66_combout ))) # (\de_reg|eimm [16] & (((\de_reg|ea [21] & \exe_stage|call_sub|y[4]~38_combout )) # 
// (\exe_stage|call_sub|y[8]~66_combout ))) ) ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|eb [21] & ( ((\de_reg|ea [21] & \exe_stage|call_sub|y[4]~38_combout )) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( \de_reg|ealuimm~q  & ( !\de_reg|eb [21] & ( 
// (!\de_reg|eimm [16] & (\de_reg|ea [21] & (\exe_stage|call_sub|y[8]~66_combout ))) # (\de_reg|eimm [16] & (((\de_reg|ea [21] & \exe_stage|call_sub|y[4]~38_combout )) # (\exe_stage|call_sub|y[8]~66_combout ))) ) ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|eb 
// [21] & ( (\de_reg|ea [21] & \exe_stage|call_sub|y[8]~66_combout ) ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ea [21]),
	.datac(!\exe_stage|call_sub|y[8]~66_combout ),
	.datad(!\exe_stage|call_sub|y[4]~38_combout ),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[21]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[21]~128 .extended_lut = "off";
defparam \exe_stage|call_sub|y[21]~128 .lut_mask = 64'h030307170F3F0717;
defparam \exe_stage|call_sub|y[21]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~11_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \em_reg|malu [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_da|Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N29
dffeas \mw_reg|walu[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[20] .is_wysiwyg = "true";
defparam \mw_reg|walu[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \wb_stage|y[20]~7 (
// Equation(s):
// \wb_stage|y[20]~7_combout  = ( \mw_reg|walu [20] & ( \mw_reg|wmo [20] ) ) # ( !\mw_reg|walu [20] & ( \mw_reg|wmo [20] & ( \mw_reg|wm2reg~q  ) ) ) # ( \mw_reg|walu [20] & ( !\mw_reg|wmo [20] & ( !\mw_reg|wm2reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(!\mw_reg|walu [20]),
	.dataf(!\mw_reg|wmo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[20]~7 .extended_lut = "off";
defparam \wb_stage|y[20]~7 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \wb_stage|y[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N44
dffeas \id_stage|rf|register[22][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N53
dffeas \id_stage|rf|register[26][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N2
dffeas \id_stage|rf|register[30][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N12
cyclonev_lcell_comb \id_stage|rf|register[18][20]~feeder (
// Equation(s):
// \id_stage|rf|register[18][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \id_stage|rf|register[18][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~2_combout  = ( \id_stage|rf|register[30][20]~q  & ( \id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[26][20]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst 
// [24])) # (\id_stage|rf|register[22][20]~q ))) ) ) ) # ( !\id_stage|rf|register[30][20]~q  & ( \id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[26][20]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[22][20]~q  & (!\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[30][20]~q  & ( !\id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[26][20]~q )))) # (\inst_reg|inst [23] 
// & (((\inst_reg|inst [24])) # (\id_stage|rf|register[22][20]~q ))) ) ) ) # ( !\id_stage|rf|register[30][20]~q  & ( !\id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[26][20]~q )))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[22][20]~q  & (!\inst_reg|inst [24]))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[22][20]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[26][20]~q ),
	.datae(!\id_stage|rf|register[30][20]~q ),
	.dataf(!\id_stage|rf|register[18][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_da|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N8
dffeas \id_stage|rf|register[25][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N12
cyclonev_lcell_comb \id_stage|rf|register[29][20]~feeder (
// Equation(s):
// \id_stage|rf|register[29][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[29][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[29][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[29][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[29][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N14
dffeas \id_stage|rf|register[29][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[29][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N49
dffeas \id_stage|rf|register[21][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N4
dffeas \id_stage|rf|register[17][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~1_combout  = ( \id_stage|rf|register[21][20]~q  & ( \id_stage|rf|register[17][20]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][20]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[29][20]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[21][20]~q  & ( \id_stage|rf|register[17][20]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[25][20]~q )))) # (\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & ((\id_stage|rf|register[29][20]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[21][20]~q  & ( !\id_stage|rf|register[17][20]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[25][20]~q ))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[29][20]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[21][20]~q  & ( !\id_stage|rf|register[17][20]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][20]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][20]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[25][20]~q ),
	.datad(!\id_stage|rf|register[29][20]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[21][20]~q ),
	.dataf(!\id_stage|rf|register[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N30
cyclonev_lcell_comb \id_stage|rf|register[24][20]~feeder (
// Equation(s):
// \id_stage|rf|register[24][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[24][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N32
dffeas \id_stage|rf|register[24][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N36
cyclonev_lcell_comb \id_stage|rf|register[28][20]~feeder (
// Equation(s):
// \id_stage|rf|register[28][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N38
dffeas \id_stage|rf|register[28][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N23
dffeas \id_stage|rf|register[16][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N33
cyclonev_lcell_comb \id_stage|rf|register[20][20]~feeder (
// Equation(s):
// \id_stage|rf|register[20][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N35
dffeas \id_stage|rf|register[20][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~0_combout  = ( \id_stage|rf|register[16][20]~q  & ( \id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][20]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[28][20]~q )))) ) ) ) # ( !\id_stage|rf|register[16][20]~q  & ( \id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[24][20]~q  & ((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((!\inst_reg|inst 
// [24]) # (\id_stage|rf|register[28][20]~q )))) ) ) ) # ( \id_stage|rf|register[16][20]~q  & ( !\id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[24][20]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[28][20]~q  & \inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[16][20]~q  & ( !\id_stage|rf|register[20][20]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][20]~q )) # (\inst_reg|inst [23] 
// & ((\id_stage|rf|register[28][20]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[24][20]~q ),
	.datac(!\id_stage|rf|register[28][20]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[16][20]~q ),
	.dataf(!\id_stage|rf|register[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~0 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \id_stage|rf|register[27][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
cyclonev_lcell_comb \id_stage|rf|register[31][20]~feeder (
// Equation(s):
// \id_stage|rf|register[31][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N14
dffeas \id_stage|rf|register[31][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N34
dffeas \id_stage|rf|register[19][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N12
cyclonev_lcell_comb \id_stage|rf|register[23][20]~feeder (
// Equation(s):
// \id_stage|rf|register[23][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[23][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[23][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[23][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[23][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N14
dffeas \id_stage|rf|register[23][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[23][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~3_combout  = ( \id_stage|rf|register[19][20]~q  & ( \id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[27][20]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[31][20]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[19][20]~q  & ( \id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[27][20]~q ))) # (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[31][20]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[19][20]~q  & ( !\id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[27][20]~q )))) # 
// (\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[31][20]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[19][20]~q  & ( !\id_stage|rf|register[23][20]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[27][20]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[31][20]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[27][20]~q ),
	.datad(!\id_stage|rf|register[31][20]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[19][20]~q ),
	.dataf(!\id_stage|rf|register[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~4_combout  = ( \id_stage|forwarding_da|Mux11~0_combout  & ( \id_stage|forwarding_da|Mux11~3_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux11~1_combout )))) # (\inst_reg|inst [22] 
// & (((\id_stage|forwarding_da|Mux11~2_combout )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|forwarding_da|Mux11~0_combout  & ( \id_stage|forwarding_da|Mux11~3_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux11~1_combout )))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux11~2_combout )) # (\inst_reg|inst [21]))) ) ) ) # ( \id_stage|forwarding_da|Mux11~0_combout  & ( !\id_stage|forwarding_da|Mux11~3_combout  & ( 
// (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux11~1_combout )))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux11~2_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux11~0_combout  & ( 
// !\id_stage|forwarding_da|Mux11~3_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux11~1_combout )))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux11~2_combout ))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux11~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux11~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux11~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_da|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N32
dffeas \id_stage|rf|register[15][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N2
dffeas \id_stage|rf|register[14][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N7
dffeas \id_stage|rf|register[13][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N20
dffeas \id_stage|rf|register[12][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~8_combout  = ( \id_stage|rf|register[13][20]~q  & ( \id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][20]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[15][20]~q ))) ) ) ) # ( !\id_stage|rf|register[13][20]~q  & ( \id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][20]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][20]~q )))) ) ) ) # ( \id_stage|rf|register[13][20]~q  & ( !\id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[14][20]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][20]~q )))) ) ) ) # ( !\id_stage|rf|register[13][20]~q  & ( !\id_stage|rf|register[12][20]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[14][20]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][20]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[15][20]~q ),
	.datad(!\id_stage|rf|register[14][20]~q ),
	.datae(!\id_stage|rf|register[13][20]~q ),
	.dataf(!\id_stage|rf|register[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~8 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N20
dffeas \id_stage|rf|register[3][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N45
cyclonev_lcell_comb \id_stage|rf|register[1][20]~feeder (
// Equation(s):
// \id_stage|rf|register[1][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N46
dffeas \id_stage|rf|register[1][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \id_stage|rf|register[2][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N44
dffeas \id_stage|rf|register[5][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N40
dffeas \id_stage|rf|register[4][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N44
dffeas \id_stage|rf|register[7][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \id_stage|rf|register[6][20]~feeder (
// Equation(s):
// \id_stage|rf|register[6][20]~feeder_combout  = ( \wb_stage|y[20]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[6][20]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \id_stage|rf|register[6][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~5_combout  = ( \inst_reg|inst [22] & ( \id_stage|rf|register[6][20]~q  & ( (!\inst_reg|inst [21]) # (\id_stage|rf|register[7][20]~q ) ) ) ) # ( !\inst_reg|inst [22] & ( \id_stage|rf|register[6][20]~q  & ( (!\inst_reg|inst 
// [21] & ((\id_stage|rf|register[4][20]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][20]~q )) ) ) ) # ( \inst_reg|inst [22] & ( !\id_stage|rf|register[6][20]~q  & ( (\inst_reg|inst [21] & \id_stage|rf|register[7][20]~q ) ) ) ) # ( 
// !\inst_reg|inst [22] & ( !\id_stage|rf|register[6][20]~q  & ( (!\inst_reg|inst [21] & ((\id_stage|rf|register[4][20]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][20]~q )) ) ) )

	.dataa(!\id_stage|rf|register[5][20]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[4][20]~q ),
	.datad(!\id_stage|rf|register[7][20]~q ),
	.datae(!\inst_reg|inst [22]),
	.dataf(!\id_stage|rf|register[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~5 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \id_stage|forwarding_da|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~6_combout  = ( \id_stage|rf|register[2][20]~q  & ( \id_stage|forwarding_da|Mux11~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][20]~q ))) 
// # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][20]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[2][20]~q  & ( \id_stage|forwarding_da|Mux11~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][20]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][20]~DUPLICATE_q  & ((\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( 
// \id_stage|rf|register[2][20]~q  & ( !\id_stage|forwarding_da|Mux11~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[1][20]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[3][20]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[2][20]~q  & ( !\id_stage|forwarding_da|Mux11~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][20]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][20]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][20]~DUPLICATE_q ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[1][20]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[2][20]~q ),
	.dataf(!\id_stage|forwarding_da|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_da|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N50
dffeas \id_stage|rf|register[11][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N14
dffeas \id_stage|rf|register[10][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \id_stage|rf|register[8][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N49
dffeas \id_stage|rf|register[9][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~7_combout  = ( \inst_reg|inst [21] & ( \id_stage|rf|register[9][20]~q  & ( (!\inst_reg|inst [22]) # (\id_stage|rf|register[11][20]~DUPLICATE_q ) ) ) ) # ( !\inst_reg|inst [21] & ( \id_stage|rf|register[9][20]~q  & ( 
// (!\inst_reg|inst [22] & ((\id_stage|rf|register[8][20]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[10][20]~q )) ) ) ) # ( \inst_reg|inst [21] & ( !\id_stage|rf|register[9][20]~q  & ( (\id_stage|rf|register[11][20]~DUPLICATE_q  & \inst_reg|inst 
// [22]) ) ) ) # ( !\inst_reg|inst [21] & ( !\id_stage|rf|register[9][20]~q  & ( (!\inst_reg|inst [22] & ((\id_stage|rf|register[8][20]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[10][20]~q )) ) ) )

	.dataa(!\id_stage|rf|register[11][20]~DUPLICATE_q ),
	.datab(!\id_stage|rf|register[10][20]~q ),
	.datac(!\id_stage|rf|register[8][20]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\inst_reg|inst [21]),
	.dataf(!\id_stage|rf|register[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~7 .lut_mask = 64'h0F3300550F33FF55;
defparam \id_stage|forwarding_da|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~9_combout  = ( \id_stage|forwarding_da|Mux11~6_combout  & ( \id_stage|forwarding_da|Mux11~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux27~4_combout )) # 
// (\id_stage|forwarding_da|Mux11~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # (\id_stage|forwarding_da|Mux11~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux11~6_combout  & ( 
// \id_stage|forwarding_da|Mux11~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux11~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (((\id_stage|forwarding_da|Mux11~8_combout  & \id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux11~6_combout  & ( !\id_stage|forwarding_da|Mux11~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux11~4_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # (\id_stage|forwarding_da|Mux11~8_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux11~6_combout  & ( !\id_stage|forwarding_da|Mux11~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux11~4_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout )))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux11~8_combout  & \id_stage|forwarding_da|Mux27~4_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux11~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux11~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux11~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~9 .lut_mask = 64'h2205770522AF77AF;
defparam \id_stage|forwarding_da|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~10_combout  = ( \id_stage|forwarding_da|Mux26~2_combout  & ( (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~10 .lut_mask = 64'h000000000A0A0A0A;
defparam \id_stage|forwarding_da|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux11~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux11~12_combout  = ( \id_stage|forwarding_da|Mux11~9_combout  & ( \id_stage|forwarding_da|Mux11~10_combout  ) ) # ( !\id_stage|forwarding_da|Mux11~9_combout  & ( \id_stage|forwarding_da|Mux11~10_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux11~9_combout  & ( !\id_stage|forwarding_da|Mux11~10_combout  & ( (((\exe_stage|call_sub|y[20]~124_combout  & \id_stage|forwarding_da|Mux26~0_combout )) # (\id_stage|forwarding_da|Mux11~11_combout )) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux11~9_combout  & ( !\id_stage|forwarding_da|Mux11~10_combout  & ( ((\exe_stage|call_sub|y[20]~124_combout  & \id_stage|forwarding_da|Mux26~0_combout )) # 
// (\id_stage|forwarding_da|Mux11~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datab(!\exe_stage|call_sub|y[20]~124_combout ),
	.datac(!\id_stage|forwarding_da|Mux11~11_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux11~9_combout ),
	.dataf(!\id_stage|forwarding_da|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux11~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux11~12 .lut_mask = 64'h0F3F5F7FFFFFFFFF;
defparam \id_stage|forwarding_da|Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N14
dffeas \de_reg|ea[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux11~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [20]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[20] .is_wysiwyg = "true";
defparam \de_reg|ea[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N45
cyclonev_lcell_comb \exe_stage|call_sub|y[20]~123 (
// Equation(s):
// \exe_stage|call_sub|y[20]~123_combout  = ( \de_reg|eb [20] & ( \de_reg|ea [20] & ( ((\exe_stage|call_sub|y[4]~38_combout  & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16])))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( !\de_reg|eb [20] & ( \de_reg|ea 
// [20] & ( ((\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|ealuimm~q  & \de_reg|eimm [16]))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( \de_reg|eb [20] & ( !\de_reg|ea [20] & ( (\exe_stage|call_sub|y[8]~66_combout  & ((!\de_reg|ealuimm~q ) # 
// (\de_reg|eimm [16]))) ) ) ) # ( !\de_reg|eb [20] & ( !\de_reg|ea [20] & ( (\exe_stage|call_sub|y[8]~66_combout  & (\de_reg|ealuimm~q  & \de_reg|eimm [16])) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\exe_stage|call_sub|y[8]~66_combout ),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(!\de_reg|eb [20]),
	.dataf(!\de_reg|ea [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[20]~123 .extended_lut = "off";
defparam \exe_stage|call_sub|y[20]~123 .lut_mask = 64'h0003303333377377;
defparam \exe_stage|call_sub|y[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_db|Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [18] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~10 .lut_mask = 64'h0000000088888888;
defparam \id_stage|forwarding_db|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N51
cyclonev_lcell_comb \mw_reg|walu[18]~feeder (
// Equation(s):
// \mw_reg|walu[18]~feeder_combout  = ( \em_reg|malu [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|walu[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|walu[18]~feeder .extended_lut = "off";
defparam \mw_reg|walu[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|walu[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N53
dffeas \mw_reg|walu[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|walu[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[18] .is_wysiwyg = "true";
defparam \mw_reg|walu[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N54
cyclonev_lcell_comb \wb_stage|y[18]~11 (
// Equation(s):
// \wb_stage|y[18]~11_combout  = ( \mw_reg|wmo [18] & ( \mw_reg|wm2reg~q  ) ) # ( \mw_reg|wmo [18] & ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [18] ) ) ) # ( !\mw_reg|wmo [18] & ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|walu [18]),
	.datad(gnd),
	.datae(!\mw_reg|wmo [18]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[18]~11 .extended_lut = "off";
defparam \wb_stage|y[18]~11 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \wb_stage|y[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N20
dffeas \id_stage|rf|register[12][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \id_stage|rf|register[13][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N58
dffeas \id_stage|rf|register[14][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N32
dffeas \id_stage|rf|register[15][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~8_combout  = ( \id_stage|rf|register[14][18]~DUPLICATE_q  & ( \id_stage|rf|register[15][18]~DUPLICATE_q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][18]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[13][18]~q )))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[14][18]~DUPLICATE_q  & ( \id_stage|rf|register[15][18]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[12][18]~q ))) # 
// (\inst_reg|inst [16] & (((\id_stage|rf|register[13][18]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[14][18]~DUPLICATE_q  & ( !\id_stage|rf|register[15][18]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[12][18]~q )) # 
// (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[13][18]~q )))) ) ) ) # ( !\id_stage|rf|register[14][18]~DUPLICATE_q  & ( !\id_stage|rf|register[15][18]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[13][18]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[12][18]~q ),
	.datad(!\id_stage|rf|register[13][18]~q ),
	.datae(!\id_stage|rf|register[14][18]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[15][18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_db|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N44
dffeas \id_stage|rf|register[28][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N22
dffeas \id_stage|rf|register[16][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N59
dffeas \id_stage|rf|register[20][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N58
dffeas \id_stage|rf|register[24][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~0_combout  = ( \id_stage|rf|register[20][18]~q  & ( \id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18]) # (\id_stage|rf|register[16][18]~q )))) # (\inst_reg|inst [19] & (((!\inst_reg|inst 
// [18])) # (\id_stage|rf|register[28][18]~q ))) ) ) ) # ( !\id_stage|rf|register[20][18]~q  & ( \id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[16][18]~q  & !\inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18])) # (\id_stage|rf|register[28][18]~q ))) ) ) ) # ( \id_stage|rf|register[20][18]~q  & ( !\id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18]) # (\id_stage|rf|register[16][18]~q )))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[28][18]~q  & ((\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[20][18]~q  & ( !\id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[16][18]~q  & !\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[28][18]~q  & ((\inst_reg|inst [18])))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[28][18]~q ),
	.datac(!\id_stage|rf|register[16][18]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[20][18]~q ),
	.dataf(!\id_stage|rf|register[24][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \id_stage|forwarding_db|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N50
dffeas \id_stage|rf|register[23][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N32
dffeas \id_stage|rf|register[31][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \id_stage|rf|register[27][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N27
cyclonev_lcell_comb \id_stage|rf|register[19][18]~feeder (
// Equation(s):
// \id_stage|rf|register[19][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N28
dffeas \id_stage|rf|register[19][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~3_combout  = ( \id_stage|rf|register[27][18]~q  & ( \id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][18]~q )))) ) ) ) # ( !\id_stage|rf|register[27][18]~q  & ( \id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][18]~q ))))) ) ) ) # ( \id_stage|rf|register[27][18]~q  & ( !\id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][18]~q ))))) ) ) ) # ( !\id_stage|rf|register[27][18]~q  & ( !\id_stage|rf|register[19][18]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][18]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[23][18]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[31][18]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[27][18]~q ),
	.dataf(!\id_stage|rf|register[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \id_stage|forwarding_db|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N29
dffeas \id_stage|rf|register[17][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \id_stage|rf|register[29][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N50
dffeas \id_stage|rf|register[21][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N46
dffeas \id_stage|rf|register[25][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~1_combout  = ( \id_stage|rf|register[21][18]~q  & ( \id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[17][18]~DUPLICATE_q ))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18]) # (\id_stage|rf|register[29][18]~q )))) ) ) ) # ( !\id_stage|rf|register[21][18]~q  & ( \id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[17][18]~DUPLICATE_q  & ((!\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[29][18]~q )))) ) ) ) # ( \id_stage|rf|register[21][18]~q  & ( !\id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # 
// (\id_stage|rf|register[17][18]~DUPLICATE_q ))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[29][18]~q  & \inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[21][18]~q  & ( !\id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [19] & 
// (\id_stage|rf|register[17][18]~DUPLICATE_q  & ((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[29][18]~q  & \inst_reg|inst [18])))) ) ) )

	.dataa(!\id_stage|rf|register[17][18]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[29][18]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[21][18]~q ),
	.dataf(!\id_stage|rf|register[25][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~1 .lut_mask = 64'h440344CF770377CF;
defparam \id_stage|forwarding_db|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N28
dffeas \id_stage|rf|register[22][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N35
dffeas \id_stage|rf|register[30][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \id_stage|rf|register[26][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N15
cyclonev_lcell_comb \id_stage|rf|register[18][18]~feeder (
// Equation(s):
// \id_stage|rf|register[18][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \id_stage|rf|register[18][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~2_combout  = ( \id_stage|rf|register[26][18]~q  & ( \id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][18]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][18]~q )))) ) ) ) # ( !\id_stage|rf|register[26][18]~q  & ( \id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[22][18]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[30][18]~q  & \inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[26][18]~q  & ( !\id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[22][18]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] 
// & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[30][18]~q )))) ) ) ) # ( !\id_stage|rf|register[26][18]~q  & ( !\id_stage|rf|register[18][18]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][18]~q )) # (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[30][18]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][18]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[30][18]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[26][18]~q ),
	.dataf(!\id_stage|rf|register[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~2 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_db|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~4_combout  = ( \id_stage|forwarding_db|Mux13~1_combout  & ( \id_stage|forwarding_db|Mux13~2_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|forwarding_db|Mux13~0_combout ))) # (\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17]) # (\id_stage|forwarding_db|Mux13~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux13~1_combout  & ( \id_stage|forwarding_db|Mux13~2_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|forwarding_db|Mux13~0_combout ))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|forwarding_db|Mux13~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux13~1_combout  & ( !\id_stage|forwarding_db|Mux13~2_combout  & ( 
// (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux13~0_combout  & (!\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|forwarding_db|Mux13~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux13~1_combout  & ( 
// !\id_stage|forwarding_db|Mux13~2_combout  & ( (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux13~0_combout  & (!\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|forwarding_db|Mux13~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|forwarding_db|Mux13~0_combout ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|forwarding_db|Mux13~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux13~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \id_stage|forwarding_db|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N32
dffeas \id_stage|rf|register[10][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \id_stage|rf|register[11][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \id_stage|rf|register[9][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \id_stage|rf|register[8][18]~feeder (
// Equation(s):
// \id_stage|rf|register[8][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y18_N28
dffeas \id_stage|rf|register[8][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~7_combout  = ( \id_stage|rf|register[9][18]~q  & ( \id_stage|rf|register[8][18]~DUPLICATE_q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][18]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][18]~q )))) ) ) ) # ( !\id_stage|rf|register[9][18]~q  & ( \id_stage|rf|register[8][18]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[10][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][18]~q ))))) ) ) ) # ( \id_stage|rf|register[9][18]~q  & ( !\id_stage|rf|register[8][18]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][18]~q ))))) ) ) ) # ( !\id_stage|rf|register[9][18]~q  & ( !\id_stage|rf|register[8][18]~DUPLICATE_q  & ( 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][18]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[10][18]~q ),
	.datac(!\id_stage|rf|register[11][18]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[9][18]~q ),
	.dataf(!\id_stage|rf|register[8][18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~7 .lut_mask = 64'h110511AFBB05BBAF;
defparam \id_stage|forwarding_db|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N3
cyclonev_lcell_comb \id_stage|rf|register[3][18]~feeder (
// Equation(s):
// \id_stage|rf|register[3][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[3][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N4
dffeas \id_stage|rf|register[3][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \id_stage|rf|register[2][18]~feeder (
// Equation(s):
// \id_stage|rf|register[2][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N32
dffeas \id_stage|rf|register[2][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N47
dffeas \id_stage|rf|register[1][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \id_stage|rf|register[6][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \id_stage|rf|register[7][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N32
dffeas \id_stage|rf|register[5][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \id_stage|rf|register[4][18]~feeder (
// Equation(s):
// \id_stage|rf|register[4][18]~feeder_combout  = ( \wb_stage|y[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][18]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N38
dffeas \id_stage|rf|register[4][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~5_combout  = ( \id_stage|rf|register[5][18]~q  & ( \id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][18]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][18]~q )))) ) ) ) # ( !\id_stage|rf|register[5][18]~q  & ( \id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][18]~q 
// )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][18]~q ))))) ) ) ) # ( \id_stage|rf|register[5][18]~q  & ( !\id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[6][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][18]~q ))))) ) ) ) # ( !\id_stage|rf|register[5][18]~q  & ( !\id_stage|rf|register[4][18]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[6][18]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][18]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[6][18]~q ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[7][18]~q ),
	.datae(!\id_stage|rf|register[5][18]~q ),
	.dataf(!\id_stage|rf|register[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~5 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_db|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~6_combout  = ( \id_stage|rf|register[1][18]~q  & ( \id_stage|forwarding_db|Mux13~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[2][18]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][18]~q ))) ) ) ) # ( !\id_stage|rf|register[1][18]~q  & ( \id_stage|forwarding_db|Mux13~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][18]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][18]~q  & 
// ((\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( \id_stage|rf|register[1][18]~q  & ( !\id_stage|forwarding_db|Mux13~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][18]~DUPLICATE_q  & 
// \id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[3][18]~q ))) ) ) ) # ( !\id_stage|rf|register[1][18]~q  & ( 
// !\id_stage|forwarding_db|Mux13~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][18]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[3][18]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][18]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[2][18]~DUPLICATE_q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[1][18]~q ),
	.dataf(!\id_stage|forwarding_db|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_db|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~9_combout  = ( \id_stage|forwarding_db|Mux13~7_combout  & ( \id_stage|forwarding_db|Mux13~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux13~4_combout )) # 
// (\id_stage|forwarding_db|Mux17~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux13~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux13~7_combout  & ( 
// \id_stage|forwarding_db|Mux13~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux13~4_combout )) # (\id_stage|forwarding_db|Mux17~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux13~8_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux13~7_combout  & ( !\id_stage|forwarding_db|Mux13~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux13~4_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux13~8_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux13~7_combout  & ( !\id_stage|forwarding_db|Mux13~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux13~4_combout )))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux13~8_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux13~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux13~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux13~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \id_stage|forwarding_db|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux13~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux13~12_combout  = ( \id_stage|forwarding_db|Mux13~9_combout  & ( \exe_stage|call_sub|y[18]~113_combout  & ( (((\id_stage|forwarding_db|Mux13~10_combout ) # (\id_stage|forwarding_db|Mux31~1_combout )) # 
// (\id_stage|forwarding_db|Mux13~11_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux13~9_combout  & ( \exe_stage|call_sub|y[18]~113_combout  & ( ((\id_stage|forwarding_db|Mux13~10_combout ) # 
// (\id_stage|forwarding_db|Mux31~1_combout )) # (\id_stage|forwarding_db|Mux13~11_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux13~9_combout  & ( !\exe_stage|call_sub|y[18]~113_combout  & ( ((\id_stage|forwarding_db|Mux13~10_combout ) # 
// (\id_stage|forwarding_db|Mux13~11_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux13~9_combout  & ( !\exe_stage|call_sub|y[18]~113_combout  & ( (\id_stage|forwarding_db|Mux13~10_combout ) # 
// (\id_stage|forwarding_db|Mux13~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux13~11_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux13~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux13~9_combout ),
	.dataf(!\exe_stage|call_sub|y[18]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux13~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux13~12 .lut_mask = 64'h33FF77FF3FFF7FFF;
defparam \id_stage|forwarding_db|Mux13~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N2
dffeas \de_reg|eb[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux13~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[18] .is_wysiwyg = "true";
defparam \de_reg|eb[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [17] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~11 .lut_mask = 64'h0000000033333333;
defparam \id_stage|forwarding_db|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~10_combout  = (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~10 .lut_mask = 64'h00C000C000C000C0;
defparam \id_stage|forwarding_db|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \mw_reg|walu[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[17] .is_wysiwyg = "true";
defparam \mw_reg|walu[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \wb_stage|y[17]~10 (
// Equation(s):
// \wb_stage|y[17]~10_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [17] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [17] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [17]),
	.datac(!\mw_reg|walu [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[17]~10 .extended_lut = "off";
defparam \wb_stage|y[17]~10 .lut_mask = 64'h0F0F0F0F33333333;
defparam \wb_stage|y[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N3
cyclonev_lcell_comb \id_stage|rf|register[9][17]~feeder (
// Equation(s):
// \id_stage|rf|register[9][17]~feeder_combout  = ( \wb_stage|y[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][17]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N4
dffeas \id_stage|rf|register[9][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N1
dffeas \id_stage|rf|register[8][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N38
dffeas \id_stage|rf|register[10][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N53
dffeas \id_stage|rf|register[11][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~7_combout  = ( \id_stage|rf|register[10][17]~q  & ( \id_stage|rf|register[11][17]~q  & ( ((!\inst_reg|inst [16] & ((\id_stage|rf|register[8][17]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[9][17]~q ))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[10][17]~q  & ( \id_stage|rf|register[11][17]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][17]~q  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|rf|register[9][17]~q ))) ) ) ) # ( \id_stage|rf|register[10][17]~q  & ( !\id_stage|rf|register[11][17]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[8][17]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[9][17]~q  & ((!\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[10][17]~q  & ( !\id_stage|rf|register[11][17]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[8][17]~q ))) # (\inst_reg|inst 
// [16] & (\id_stage|rf|register[9][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[9][17]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[8][17]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[10][17]~q ),
	.dataf(!\id_stage|rf|register[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~7 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \id_stage|forwarding_db|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N20
dffeas \id_stage|rf|register[13][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N59
dffeas \id_stage|rf|register[14][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \id_stage|rf|register[12][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N35
dffeas \id_stage|rf|register[15][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~8_combout  = ( \id_stage|rf|register[12][17]~q  & ( \id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[13][17]~q ))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16]) # (\id_stage|rf|register[14][17]~q )))) ) ) ) # ( !\id_stage|rf|register[12][17]~q  & ( \id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[13][17]~q  & ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((\inst_reg|inst [16]) # (\id_stage|rf|register[14][17]~q )))) ) ) ) # ( \id_stage|rf|register[12][17]~q  & ( !\id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[13][17]~q ))) # (\inst_reg|inst 
// [17] & (((\id_stage|rf|register[14][17]~q  & !\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[12][17]~q  & ( !\id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[13][17]~q  & ((\inst_reg|inst [16])))) # 
// (\inst_reg|inst [17] & (((\id_stage|rf|register[14][17]~q  & !\inst_reg|inst [16])))) ) ) )

	.dataa(!\id_stage|rf|register[13][17]~q ),
	.datab(!\id_stage|rf|register[14][17]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[12][17]~q ),
	.dataf(!\id_stage|rf|register[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~8 .lut_mask = 64'h0350F350035FF35F;
defparam \id_stage|forwarding_db|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \id_stage|rf|register[1][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N38
dffeas \id_stage|rf|register[2][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N8
dffeas \id_stage|rf|register[3][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \id_stage|rf|register[4][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N21
cyclonev_lcell_comb \id_stage|rf|register[5][17]~feeder (
// Equation(s):
// \id_stage|rf|register[5][17]~feeder_combout  = ( \wb_stage|y[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][17]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \id_stage|rf|register[5][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N52
dffeas \id_stage|rf|register[6][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N43
dffeas \id_stage|rf|register[7][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~5_combout  = ( \id_stage|rf|register[6][17]~q  & ( \id_stage|rf|register[7][17]~DUPLICATE_q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][17]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][17]~DUPLICATE_q 
// )))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[6][17]~q  & ( \id_stage|rf|register[7][17]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][17]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[5][17]~DUPLICATE_q ))))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[6][17]~q  & ( !\id_stage|rf|register[7][17]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[4][17]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][17]~DUPLICATE_q ))))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[6][17]~q  & ( !\id_stage|rf|register[7][17]~DUPLICATE_q  & ( 
// (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][17]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][17]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[4][17]~q ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[5][17]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[6][17]~q ),
	.dataf(!\id_stage|rf|register[7][17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~5 .lut_mask = 64'h202A707A252F757F;
defparam \id_stage|forwarding_db|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~6_combout  = ( \id_stage|rf|register[3][17]~q  & ( \id_stage|forwarding_db|Mux14~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout ) # 
// ((\id_stage|rf|register[1][17]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|rf|register[2][17]~q )) # (\id_stage|forwarding_db|Mux17~3_combout ))) ) ) ) # ( !\id_stage|rf|register[3][17]~q  & ( 
// \id_stage|forwarding_db|Mux14~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout ) # ((\id_stage|rf|register[1][17]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// (!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][17]~q )))) ) ) ) # ( \id_stage|rf|register[3][17]~q  & ( !\id_stage|forwarding_db|Mux14~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][17]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|rf|register[2][17]~q )) # (\id_stage|forwarding_db|Mux17~3_combout ))) ) ) ) # ( 
// !\id_stage|rf|register[3][17]~q  & ( !\id_stage|forwarding_db|Mux14~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][17]~DUPLICATE_q ))) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & (!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][17]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[1][17]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[2][17]~q ),
	.datae(!\id_stage|rf|register[3][17]~q ),
	.dataf(!\id_stage|forwarding_db|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~6 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N22
dffeas \id_stage|rf|register[21][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N26
dffeas \id_stage|rf|register[29][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N2
dffeas \id_stage|rf|register[25][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N3
cyclonev_lcell_comb \id_stage|rf|register[17][17]~feeder (
// Equation(s):
// \id_stage|rf|register[17][17]~feeder_combout  = ( \wb_stage|y[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[17][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[17][17]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[17][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[17][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N4
dffeas \id_stage|rf|register[17][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~1_combout  = ( \id_stage|rf|register[25][17]~q  & ( \id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][17]~DUPLICATE_q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[29][17]~q )))) ) ) ) # ( !\id_stage|rf|register[25][17]~q  & ( \id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[21][17]~DUPLICATE_q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][17]~q ))))) ) ) ) # ( \id_stage|rf|register[25][17]~q  & ( !\id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][17]~DUPLICATE_q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][17]~q ))))) ) ) ) # ( !\id_stage|rf|register[25][17]~q  & ( !\id_stage|rf|register[17][17]~q  & ( 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][17]~DUPLICATE_q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][17]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[21][17]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[29][17]~q ),
	.datae(!\id_stage|rf|register[25][17]~q ),
	.dataf(!\id_stage|rf|register[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~1 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_db|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \id_stage|rf|register[18][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N49
dffeas \id_stage|rf|register[30][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N16
dffeas \id_stage|rf|register[26][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N20
dffeas \id_stage|rf|register[22][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~2_combout  = ( \id_stage|rf|register[26][17]~q  & ( \id_stage|rf|register[22][17]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[18][17]~q ))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[30][17]~q )))) ) ) ) # ( !\id_stage|rf|register[26][17]~q  & ( \id_stage|rf|register[22][17]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[18][17]~q  & (!\inst_reg|inst [19]))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19]) # (\id_stage|rf|register[30][17]~q )))) ) ) ) # ( \id_stage|rf|register[26][17]~q  & ( !\id_stage|rf|register[22][17]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[18][17]~q ))) # (\inst_reg|inst 
// [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[30][17]~q )))) ) ) ) # ( !\id_stage|rf|register[26][17]~q  & ( !\id_stage|rf|register[22][17]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[18][17]~q  & (!\inst_reg|inst [19]))) # 
// (\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[30][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[18][17]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[30][17]~q ),
	.datae(!\id_stage|rf|register[26][17]~q ),
	.dataf(!\id_stage|rf|register[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \id_stage|forwarding_db|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N26
dffeas \id_stage|rf|register[31][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N32
dffeas \id_stage|rf|register[23][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \id_stage|rf|register[27][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N12
cyclonev_lcell_comb \id_stage|rf|register[19][17]~feeder (
// Equation(s):
// \id_stage|rf|register[19][17]~feeder_combout  = ( \wb_stage|y[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][17]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \id_stage|rf|register[19][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~3_combout  = ( \id_stage|rf|register[27][17]~q  & ( \id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][17]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[31][17]~q ))) ) ) ) # ( !\id_stage|rf|register[27][17]~q  & ( \id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][17]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[31][17]~q  & ((\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[27][17]~q  & ( !\id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[23][17]~q  & \inst_reg|inst [18])))) # (\inst_reg|inst [19] 
// & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[31][17]~q ))) ) ) ) # ( !\id_stage|rf|register[27][17]~q  & ( !\id_stage|rf|register[19][17]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][17]~q ))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[31][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[31][17]~q ),
	.datab(!\id_stage|rf|register[23][17]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[27][17]~q ),
	.dataf(!\id_stage|rf|register[19][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~3 .lut_mask = 64'h00350F35F035FF35;
defparam \id_stage|forwarding_db|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \id_stage|rf|register[24][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N20
dffeas \id_stage|rf|register[16][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N6
cyclonev_lcell_comb \id_stage|rf|register[28][17]~feeder (
// Equation(s):
// \id_stage|rf|register[28][17]~feeder_combout  = ( \wb_stage|y[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][17]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N8
dffeas \id_stage|rf|register[28][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \id_stage|rf|register[20][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~0_combout  = ( \id_stage|rf|register[28][17]~q  & ( \id_stage|rf|register[20][17]~q  & ( ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[24][17]~q ))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[28][17]~q  & ( \id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[24][17]~q 
// )))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19])) ) ) ) # ( \id_stage|rf|register[28][17]~q  & ( !\id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[24][17]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst [19])) ) ) ) # ( !\id_stage|rf|register[28][17]~q  & ( !\id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][17]~q 
// ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[24][17]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[24][17]~q ),
	.datad(!\id_stage|rf|register[16][17]~q ),
	.datae(!\id_stage|rf|register[28][17]~q ),
	.dataf(!\id_stage|rf|register[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_db|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~4_combout  = ( \id_stage|forwarding_db|Mux14~3_combout  & ( \id_stage|forwarding_db|Mux14~0_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|forwarding_db|Mux14~1_combout )))) # (\inst_reg|inst [17] 
// & (((\id_stage|forwarding_db|Mux14~2_combout )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|forwarding_db|Mux14~3_combout  & ( \id_stage|forwarding_db|Mux14~0_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|forwarding_db|Mux14~1_combout )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux14~2_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux14~3_combout  & ( !\id_stage|forwarding_db|Mux14~0_combout  & ( 
// (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux14~1_combout ))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux14~2_combout )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|forwarding_db|Mux14~3_combout  & ( 
// !\id_stage|forwarding_db|Mux14~0_combout  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux14~1_combout ))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux14~2_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux14~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux14~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux14~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~9_combout  = ( \id_stage|forwarding_db|Mux14~6_combout  & ( \id_stage|forwarding_db|Mux14~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux14~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux14~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux14~6_combout  & ( \id_stage|forwarding_db|Mux14~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux14~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux17~6_combout  & 
// \id_stage|forwarding_db|Mux14~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux14~6_combout  & ( !\id_stage|forwarding_db|Mux14~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux14~7_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout ) # (\id_stage|forwarding_db|Mux14~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux14~6_combout  & ( 
// !\id_stage|forwarding_db|Mux14~4_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux14~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux14~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux14~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux14~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux14~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux14~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux14~12_combout  = ( \id_stage|forwarding_db|Mux14~10_combout  & ( \id_stage|forwarding_db|Mux14~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux14~10_combout  & ( \id_stage|forwarding_db|Mux14~9_combout  & ( 
// (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[17]~107_combout )) # (\id_stage|forwarding_db|Mux14~11_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux14~10_combout  & ( 
// !\id_stage|forwarding_db|Mux14~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux14~10_combout  & ( !\id_stage|forwarding_db|Mux14~9_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[17]~107_combout )) # 
// (\id_stage|forwarding_db|Mux14~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datac(!\exe_stage|call_sub|y[17]~107_combout ),
	.datad(!\id_stage|forwarding_db|Mux14~11_combout ),
	.datae(!\id_stage|forwarding_db|Mux14~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux14~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux14~12 .lut_mask = 64'h05FFFFFF37FFFFFF;
defparam \id_stage|forwarding_db|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N20
dffeas \de_reg|eb[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux14~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[17] .is_wysiwyg = "true";
defparam \de_reg|eb[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[16]~20 (
// Equation(s):
// \mem_stage|mem_out_mux|y[16]~20_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[16]~20 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[16]~20 .lut_mask = 64'h00F000F000F000F0;
defparam \mem_stage|mem_out_mux|y[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N56
dffeas \mw_reg|wmo[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[16]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[16] .is_wysiwyg = "true";
defparam \mw_reg|wmo[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N59
dffeas \em_reg|mb[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[16] .is_wysiwyg = "true";
defparam \em_reg|mb[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N57
cyclonev_lcell_comb \mem_stage|datain[16]~24 (
// Equation(s):
// \mem_stage|datain[16]~24_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [16] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [16] ) )

	.dataa(!\mw_reg|wmo [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|mb [16]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[16]~24 .extended_lut = "off";
defparam \mem_stage|datain[16]~24 .lut_mask = 64'h00FF00FF55555555;
defparam \mem_stage|datain[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \em_reg|mb[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[19] .is_wysiwyg = "true";
defparam \em_reg|mb[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \mem_stage|datain[19]~19 (
// Equation(s):
// \mem_stage|datain[19]~19_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [19] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [19]),
	.datad(!\mw_reg|wmo [19]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[19]~19 .extended_lut = "off";
defparam \mem_stage|datain[19]~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N20
dffeas \em_reg|mb[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[28] .is_wysiwyg = "true";
defparam \em_reg|mb[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[29]~13 (
// Equation(s):
// \mem_stage|mem_out_mux|y[29]~13_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[29]~13 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[29]~13 .lut_mask = 64'h00000000FF00FF00;
defparam \mem_stage|mem_out_mux|y[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N50
dffeas \mw_reg|wmo[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[29]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[29] .is_wysiwyg = "true";
defparam \mw_reg|wmo[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \em_reg|mb[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[29] .is_wysiwyg = "true";
defparam \em_reg|mb[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \mem_stage|datain[29]~20 (
// Equation(s):
// \mem_stage|datain[29]~20_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [29] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [29] ) )

	.dataa(!\mw_reg|wmo [29]),
	.datab(gnd),
	.datac(!\em_reg|mb [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[29]~20 .extended_lut = "off";
defparam \mem_stage|datain[29]~20 .lut_mask = 64'h0F0F0F0F55555555;
defparam \mem_stage|datain[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N40
dffeas \em_reg|mb[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[30] .is_wysiwyg = "true";
defparam \em_reg|mb[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[30]~14 (
// Equation(s):
// \mem_stage|mem_out_mux|y[30]~14_combout  = ( !\em_reg|malu [7] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[30]~14 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[30]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_stage|mem_out_mux|y[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N26
dffeas \mw_reg|wmo[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[30]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[30] .is_wysiwyg = "true";
defparam \mw_reg|wmo[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \mem_stage|datain[30]~21 (
// Equation(s):
// \mem_stage|datain[30]~21_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [30] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|wmo [30] & ( \em_reg|mb [30] ) ) ) # ( !\mw_reg|wm2reg~q  & ( !\mw_reg|wmo [30] & ( \em_reg|mb [30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|mb [30]),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|wmo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[30]~21 .extended_lut = "off";
defparam \mem_stage|datain[30]~21 .lut_mask = 64'h00FF000000FFFFFF;
defparam \mem_stage|datain[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\em_reg|mwmem~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem_stage|datain[30]~21_combout ,\mem_stage|datain[29]~20_combout ,\mem_stage|datain[28]~25_combout ,\mem_stage|datain[19]~19_combout ,\mem_stage|datain[16]~24_combout ,\mem_stage|datain[15]~23_combout ,\mem_stage|datain[14]~22_combout ,
\mem_stage|datain[13]~29_combout ,\mem_stage|datain[12]~28_combout ,\mem_stage|datain[11]~27_combout ,\mem_stage|datain[10]~30_combout ,\mem_stage|datain[9]~26_combout ,\mem_stage|datain[8]~31_combout ,\mem_stage|datain[7]~7_combout ,
\mem_stage|datain[6]~6_combout ,\mem_stage|datain[5]~5_combout ,\mem_stage|datain[4]~4_combout ,\mem_stage|datain[3]~3_combout ,\mem_stage|datain[2]~2_combout ,\mem_stage|datain[1]~1_combout }),
	.portaaddr({\em_reg|malu [6],\em_reg|malu [5],\em_reg|malu [4],\em_reg|malu [3],\em_reg|malu [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sc_datamem.mif";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "pipemem:mem_stage|ram:dram|altsyncram:altsyncram_component|altsyncram_lpo1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 20;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 20;
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N15
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[28]~21 (
// Equation(s):
// \mem_stage|mem_out_mux|y[28]~21_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[28]~21 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[28]~21 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \mw_reg|wmo[28]~feeder (
// Equation(s):
// \mw_reg|wmo[28]~feeder_combout  = ( \mem_stage|mem_out_mux|y[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|mem_out_mux|y[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|wmo[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|wmo[28]~feeder .extended_lut = "off";
defparam \mw_reg|wmo[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|wmo[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N59
dffeas \mw_reg|wmo[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|wmo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[28] .is_wysiwyg = "true";
defparam \mw_reg|wmo[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \mem_stage|datain[28]~25 (
// Equation(s):
// \mem_stage|datain[28]~25_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [28] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [28]),
	.datad(!\mw_reg|wmo [28]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[28]~25 .extended_lut = "off";
defparam \mem_stage|datain[28]~25 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[15]~19 (
// Equation(s):
// \mem_stage|mem_out_mux|y[15]~19_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [15] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[15]~19 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[15]~19 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N8
dffeas \mw_reg|wmo[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[15]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[15] .is_wysiwyg = "true";
defparam \mw_reg|wmo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N47
dffeas \em_reg|malu[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|agorithm_logic_unit|Mux16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[15] .is_wysiwyg = "true";
defparam \em_reg|malu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N59
dffeas \mw_reg|walu[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[15] .is_wysiwyg = "true";
defparam \mw_reg|walu[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N27
cyclonev_lcell_comb \wb_stage|y[15]~19 (
// Equation(s):
// \wb_stage|y[15]~19_combout  = ( \mw_reg|walu [15] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [15]) ) ) # ( !\mw_reg|walu [15] & ( (\mw_reg|wmo [15] & \mw_reg|wm2reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [15]),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(gnd),
	.dataf(!\mw_reg|walu [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[15]~19 .extended_lut = "off";
defparam \wb_stage|y[15]~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \wb_stage|y[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N50
dffeas \id_stage|rf|register[14][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N38
dffeas \id_stage|rf|register[15][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N59
dffeas \id_stage|rf|register[13][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \id_stage|rf|register[12][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~8_combout  = ( \id_stage|rf|register[13][15]~q  & ( \id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][15]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[15][15]~q )))) ) ) ) # ( !\id_stage|rf|register[13][15]~q  & ( \id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[14][15]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22] & \id_stage|rf|register[15][15]~q )))) ) ) ) # ( \id_stage|rf|register[13][15]~q  & ( !\id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[14][15]~q  & (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22]) # (\id_stage|rf|register[15][15]~q )))) ) ) ) # ( !\id_stage|rf|register[13][15]~q  & ( !\id_stage|rf|register[12][15]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][15]~q )) # (\inst_reg|inst 
// [21] & ((\id_stage|rf|register[15][15]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[14][15]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[15][15]~q ),
	.datae(!\id_stage|rf|register[13][15]~q ),
	.dataf(!\id_stage|rf|register[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~8 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_da|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N20
dffeas \id_stage|rf|register[11][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N8
dffeas \id_stage|rf|register[10][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \id_stage|rf|register[9][15]~feeder (
// Equation(s):
// \id_stage|rf|register[9][15]~feeder_combout  = ( \wb_stage|y[15]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][15]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N44
dffeas \id_stage|rf|register[9][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N52
dffeas \id_stage|rf|register[8][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~7_combout  = ( \inst_reg|inst [21] & ( \id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [22] & ((\id_stage|rf|register[9][15]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][15]~q )) ) ) ) # ( !\inst_reg|inst 
// [21] & ( \id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [22]) # (\id_stage|rf|register[10][15]~q ) ) ) ) # ( \inst_reg|inst [21] & ( !\id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [22] & ((\id_stage|rf|register[9][15]~q ))) # (\inst_reg|inst 
// [22] & (\id_stage|rf|register[11][15]~q )) ) ) ) # ( !\inst_reg|inst [21] & ( !\id_stage|rf|register[8][15]~q  & ( (\id_stage|rf|register[10][15]~q  & \inst_reg|inst [22]) ) ) )

	.dataa(!\id_stage|rf|register[11][15]~q ),
	.datab(!\id_stage|rf|register[10][15]~q ),
	.datac(!\id_stage|rf|register[9][15]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\inst_reg|inst [21]),
	.dataf(!\id_stage|rf|register[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~7 .lut_mask = 64'h00330F55FF330F55;
defparam \id_stage|forwarding_da|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N28
dffeas \id_stage|rf|register[2][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N55
dffeas \id_stage|rf|register[3][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N20
dffeas \id_stage|rf|register[7][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N26
dffeas \id_stage|rf|register[6][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \id_stage|rf|register[4][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N50
dffeas \id_stage|rf|register[5][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~5_combout  = ( \id_stage|rf|register[4][15]~q  & ( \id_stage|rf|register[5][15]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][15]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][15]~q ))) ) ) ) # ( !\id_stage|rf|register[4][15]~q  & ( \id_stage|rf|register[5][15]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[6][15]~q )))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])) 
// # (\id_stage|rf|register[7][15]~q ))) ) ) ) # ( \id_stage|rf|register[4][15]~q  & ( !\id_stage|rf|register[5][15]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[6][15]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][15]~q  & (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[4][15]~q  & ( !\id_stage|rf|register[5][15]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][15]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][15]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[7][15]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[6][15]~q ),
	.datae(!\id_stage|rf|register[4][15]~q ),
	.dataf(!\id_stage|rf|register[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~5 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \id_stage|forwarding_da|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N37
dffeas \id_stage|rf|register[1][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~6_combout  = ( \id_stage|forwarding_da|Mux16~5_combout  & ( \id_stage|rf|register[1][15]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][15]~q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][15]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~5_combout  & ( \id_stage|rf|register[1][15]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][15]~q  & 
// ((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout ) # (\id_stage|rf|register[3][15]~q )))) ) ) ) # ( \id_stage|forwarding_da|Mux16~5_combout  & ( 
// !\id_stage|rf|register[1][15]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[2][15]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[3][15]~q  & 
// \id_stage|forwarding_da|Mux27~2_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~5_combout  & ( !\id_stage|rf|register[1][15]~q  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][15]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][15]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|rf|register[2][15]~q ),
	.datac(!\id_stage|rf|register[3][15]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux16~5_combout ),
	.dataf(!\id_stage|rf|register[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~6 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N8
dffeas \id_stage|rf|register[29][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N40
dffeas \id_stage|rf|register[17][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N44
dffeas \id_stage|rf|register[25][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N54
cyclonev_lcell_comb \id_stage|rf|register[21][15]~feeder (
// Equation(s):
// \id_stage|rf|register[21][15]~feeder_combout  = ( \wb_stage|y[15]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[21][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[21][15]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[21][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[21][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N56
dffeas \id_stage|rf|register[21][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~1_combout  = ( \inst_reg|inst [23] & ( \id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst [24]) # (\id_stage|rf|register[29][15]~q ) ) ) ) # ( !\inst_reg|inst [23] & ( \id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst 
// [24] & (\id_stage|rf|register[17][15]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[25][15]~q ))) ) ) ) # ( \inst_reg|inst [23] & ( !\id_stage|rf|register[21][15]~q  & ( (\inst_reg|inst [24] & \id_stage|rf|register[29][15]~q ) ) ) ) # ( 
// !\inst_reg|inst [23] & ( !\id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[17][15]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[25][15]~q ))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[29][15]~q ),
	.datac(!\id_stage|rf|register[17][15]~q ),
	.datad(!\id_stage|rf|register[25][15]~q ),
	.datae(!\inst_reg|inst [23]),
	.dataf(!\id_stage|rf|register[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~1 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \id_stage|forwarding_da|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N14
dffeas \id_stage|rf|register[22][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N20
dffeas \id_stage|rf|register[30][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N27
cyclonev_lcell_comb \id_stage|rf|register[18][15]~feeder (
// Equation(s):
// \id_stage|rf|register[18][15]~feeder_combout  = ( \wb_stage|y[15]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][15]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N28
dffeas \id_stage|rf|register[18][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \id_stage|rf|register[26][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~2_combout  = ( \id_stage|rf|register[18][15]~q  & ( \id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][15]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][15]~q )))) ) ) ) # ( !\id_stage|rf|register[18][15]~q  & ( \id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[22][15]~q  & ((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23]) # (\id_stage|rf|register[30][15]~q )))) ) ) ) # ( \id_stage|rf|register[18][15]~q  & ( !\id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[22][15]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[30][15]~q  & \inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[18][15]~q  & ( !\id_stage|rf|register[26][15]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][15]~q )) # (\inst_reg|inst [24] 
// & ((\id_stage|rf|register[30][15]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[22][15]~q ),
	.datac(!\id_stage|rf|register[30][15]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[18][15]~q ),
	.dataf(!\id_stage|rf|register[26][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~2 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N38
dffeas \id_stage|rf|register[31][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N56
dffeas \id_stage|rf|register[23][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N8
dffeas \id_stage|rf|register[19][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N35
dffeas \id_stage|rf|register[27][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~3_combout  = ( \id_stage|rf|register[19][15]~q  & ( \id_stage|rf|register[27][15]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][15]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][15]~q ))) ) ) ) # ( !\id_stage|rf|register[19][15]~q  & ( \id_stage|rf|register[27][15]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[23][15]~q  & \inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[31][15]~q ))) ) ) ) # ( \id_stage|rf|register[19][15]~q  & ( !\id_stage|rf|register[27][15]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[23][15]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][15]~q  & ((\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[19][15]~q  & ( !\id_stage|rf|register[27][15]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][15]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[31][15]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[31][15]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[23][15]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[19][15]~q ),
	.dataf(!\id_stage|rf|register[27][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~3 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \id_stage|forwarding_da|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N8
dffeas \id_stage|rf|register[16][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N14
dffeas \id_stage|rf|register[24][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N40
dffeas \id_stage|rf|register[28][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \id_stage|rf|register[20][15]~feeder (
// Equation(s):
// \id_stage|rf|register[20][15]~feeder_combout  = ( \wb_stage|y[15]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][15]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N46
dffeas \id_stage|rf|register[20][15] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][15] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~0_combout  = ( \id_stage|rf|register[28][15]~q  & ( \id_stage|rf|register[20][15]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][15]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[24][15]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[28][15]~q  & ( \id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[16][15]~q ))) # (\inst_reg|inst [24] & (((\id_stage|rf|register[24][15]~q  
// & !\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[28][15]~q  & ( !\id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[16][15]~q  & ((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23]) # 
// (\id_stage|rf|register[24][15]~q )))) ) ) ) # ( !\id_stage|rf|register[28][15]~q  & ( !\id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][15]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[24][15]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[16][15]~q ),
	.datac(!\id_stage|rf|register[24][15]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[28][15]~q ),
	.dataf(!\id_stage|rf|register[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~0 .lut_mask = 64'h2700275527AA27FF;
defparam \id_stage|forwarding_da|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~4_combout  = ( \id_stage|forwarding_da|Mux16~3_combout  & ( \id_stage|forwarding_da|Mux16~0_combout  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|forwarding_da|Mux16~1_combout ))) # (\inst_reg|inst [22] 
// & (((\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux16~2_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~3_combout  & ( \id_stage|forwarding_da|Mux16~0_combout  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # 
// (\id_stage|forwarding_da|Mux16~1_combout ))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux16~2_combout  & !\inst_reg|inst [21])))) ) ) ) # ( \id_stage|forwarding_da|Mux16~3_combout  & ( !\id_stage|forwarding_da|Mux16~0_combout  & ( 
// (!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux16~1_combout  & ((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux16~2_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~3_combout  & ( 
// !\id_stage|forwarding_da|Mux16~0_combout  & ( (!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux16~1_combout  & ((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux16~2_combout  & !\inst_reg|inst [21])))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux16~1_combout ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux16~2_combout ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|forwarding_da|Mux16~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~4 .lut_mask = 64'h03440377CF44CF77;
defparam \id_stage|forwarding_da|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~11_combout  = ( \id_stage|forwarding_da|Mux16~6_combout  & ( \id_stage|forwarding_da|Mux16~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux16~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux16~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~6_combout  & ( \id_stage|forwarding_da|Mux16~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux16~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux16~8_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux16~6_combout  & ( !\id_stage|forwarding_da|Mux16~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux16~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux16~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux16~6_combout  & ( 
// !\id_stage|forwarding_da|Mux16~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux16~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux16~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux16~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux16~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux16~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~11 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux16~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~12_combout  = ( \id_stage|forwarding_da|Mux16~11_combout  & ( (\id_stage|forwarding_da|Mux12~1_combout ) # (\em_reg|malu [15]) ) ) # ( !\id_stage|forwarding_da|Mux16~11_combout  & ( (\em_reg|malu [15] & 
// !\id_stage|forwarding_da|Mux12~1_combout ) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [15]),
	.datac(gnd),
	.datad(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux16~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~12 .lut_mask = 64'h3300330033FF33FF;
defparam \id_stage|forwarding_da|Mux16~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~9_combout  = ( \id_stage|forwarding_da|Mux12~1_combout  & ( \id_stage|forwarding_da|Mux16~12_combout  & ( ((\id_stage|forwarding_da|Mux12~2_combout  & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [15] & 
// !\em_reg|malu [7]))) # (\id_stage|forwarding_da|Mux12~0_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~1_combout  & ( \id_stage|forwarding_da|Mux16~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~2_combout  
// & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [15] & !\em_reg|malu [7]))) # (\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~2_combout )) ) ) ) # ( \id_stage|forwarding_da|Mux12~1_combout  & ( 
// !\id_stage|forwarding_da|Mux16~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~2_combout  & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [15] & !\em_reg|malu [7]))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux12~1_combout  & ( !\id_stage|forwarding_da|Mux16~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~2_combout  & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [15] & 
// !\em_reg|malu [7]))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\em_reg|malu [7]),
	.datae(!\id_stage|forwarding_da|Mux12~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux16~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~9 .lut_mask = 64'h0200020046445755;
defparam \id_stage|forwarding_da|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux16~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux16~10_combout  = ( \id_stage|forwarding_da|Mux16~9_combout  ) # ( !\id_stage|forwarding_da|Mux16~9_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|agorithm_logic_unit|Mux16~5_combout ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|Mux16~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux16~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux16~10 .lut_mask = 64'h05050505FFFFFFFF;
defparam \id_stage|forwarding_da|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N26
dffeas \de_reg|ea[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux16~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [15]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[15] .is_wysiwyg = "true";
defparam \de_reg|ea[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~8 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout  = ( !\de_reg|ea [2] & ( (!\de_reg|ea [0] & (!\de_reg|ea [3] & !\de_reg|ea [1])) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(!\de_reg|ea [1]),
	.datae(gnd),
	.dataf(!\de_reg|ea [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~8 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~8 .lut_mask = 64'hA000A00000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~2_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( (\de_reg|ealuc [2] & ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [3])) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ((\de_reg|ea [4]))))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( (\de_reg|ealuc [2] & (\de_reg|ealuc [3] & 
// ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\de_reg|ea [4])))) ) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datad(!\de_reg|ea [4]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.dataf(!\exe_stage|alu_b|y[31]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~2 .lut_mask = 64'h0000000010111015;
defparam \exe_stage|agorithm_logic_unit|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N35
dffeas \mw_reg|walu[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[14] .is_wysiwyg = "true";
defparam \mw_reg|walu[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \wb_stage|y[14]~18 (
// Equation(s):
// \wb_stage|y[14]~18_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [14] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|walu [14]),
	.datad(!\mw_reg|wmo [14]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[14]~18 .extended_lut = "off";
defparam \wb_stage|y[14]~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \wb_stage|y[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N47
dffeas \id_stage|rf|register[15][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N50
dffeas \id_stage|rf|register[13][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \id_stage|rf|register[14][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N8
dffeas \id_stage|rf|register[12][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~8_combout  = ( \id_stage|rf|register[14][14]~q  & ( \id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][14]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[15][14]~q ))) ) ) ) # ( !\id_stage|rf|register[14][14]~q  & ( \id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[13][14]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][14]~q )))) ) ) ) # ( \id_stage|rf|register[14][14]~q  & ( !\id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][14]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][14]~q )))) ) ) ) # ( !\id_stage|rf|register[14][14]~q  & ( !\id_stage|rf|register[12][14]~q  & ( (\inst_reg|inst [21] & 
// ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][14]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][14]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[15][14]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[13][14]~q ),
	.datae(!\id_stage|rf|register[14][14]~q ),
	.dataf(!\id_stage|rf|register[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~8 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N46
dffeas \id_stage|rf|register[8][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \id_stage|rf|register[10][14]~feeder (
// Equation(s):
// \id_stage|rf|register[10][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[10][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N2
dffeas \id_stage|rf|register[10][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \id_stage|rf|register[11][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \id_stage|rf|register[9][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~7_combout  = ( \id_stage|rf|register[11][14]~q  & ( \id_stage|rf|register[9][14]~q  & ( ((!\inst_reg|inst [22] & (\id_stage|rf|register[8][14]~DUPLICATE_q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[10][14]~DUPLICATE_q )))) # (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[11][14]~q  & ( \id_stage|rf|register[9][14]~q  & ( (!\inst_reg|inst [22] & (((\id_stage|rf|register[8][14]~DUPLICATE_q )) # (\inst_reg|inst [21]))) # 
// (\inst_reg|inst [22] & (!\inst_reg|inst [21] & ((\id_stage|rf|register[10][14]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[11][14]~q  & ( !\id_stage|rf|register[9][14]~q  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21] & 
// (\id_stage|rf|register[8][14]~DUPLICATE_q ))) # (\inst_reg|inst [22] & (((\id_stage|rf|register[10][14]~DUPLICATE_q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[11][14]~q  & ( !\id_stage|rf|register[9][14]~q  & ( (!\inst_reg|inst [21] & 
// ((!\inst_reg|inst [22] & (\id_stage|rf|register[8][14]~DUPLICATE_q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[10][14]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[8][14]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[10][14]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[11][14]~q ),
	.dataf(!\id_stage|rf|register[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~7 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_da|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N32
dffeas \id_stage|rf|register[22][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N52
dffeas \id_stage|rf|register[18][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N49
dffeas \id_stage|rf|register[30][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N26
dffeas \id_stage|rf|register[26][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~2_combout  = ( \id_stage|rf|register[30][14]~q  & ( \id_stage|rf|register[26][14]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][14]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][14]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[30][14]~q  & ( \id_stage|rf|register[26][14]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][14]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][14]~q 
// )))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23])) ) ) ) # ( \id_stage|rf|register[30][14]~q  & ( !\id_stage|rf|register[26][14]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][14]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[22][14]~q )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23])) ) ) ) # ( !\id_stage|rf|register[30][14]~q  & ( !\id_stage|rf|register[26][14]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][14]~q 
// ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][14]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[22][14]~q ),
	.datad(!\id_stage|rf|register[18][14]~q ),
	.datae(!\id_stage|rf|register[30][14]~q ),
	.dataf(!\id_stage|rf|register[26][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~2 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_da|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \id_stage|rf|register[31][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N2
dffeas \id_stage|rf|register[23][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \id_stage|rf|register[19][14]~feeder (
// Equation(s):
// \id_stage|rf|register[19][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \id_stage|rf|register[19][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N32
dffeas \id_stage|rf|register[27][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~3_combout  = ( \id_stage|rf|register[19][14]~q  & ( \id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][14]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][14]~q ))) ) ) ) # ( !\id_stage|rf|register[19][14]~q  & ( \id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][14]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][14]~q )))) ) ) ) # ( \id_stage|rf|register[19][14]~q  & ( !\id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][14]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][14]~q )))) ) ) ) # ( !\id_stage|rf|register[19][14]~q  & ( !\id_stage|rf|register[27][14]~q  & ( (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][14]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][14]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[31][14]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[23][14]~q ),
	.datae(!\id_stage|rf|register[19][14]~q ),
	.dataf(!\id_stage|rf|register[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~3 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_da|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N57
cyclonev_lcell_comb \id_stage|rf|register[20][14]~feeder (
// Equation(s):
// \id_stage|rf|register[20][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N59
dffeas \id_stage|rf|register[20][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N24
cyclonev_lcell_comb \id_stage|rf|register[24][14]~feeder (
// Equation(s):
// \id_stage|rf|register[24][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[24][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[24][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[24][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[24][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N26
dffeas \id_stage|rf|register[24][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N27
cyclonev_lcell_comb \id_stage|rf|register[16][14]~feeder (
// Equation(s):
// \id_stage|rf|register[16][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \id_stage|rf|register[16][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N51
cyclonev_lcell_comb \id_stage|rf|register[28][14]~feeder (
// Equation(s):
// \id_stage|rf|register[28][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N53
dffeas \id_stage|rf|register[28][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~0_combout  = ( \id_stage|rf|register[16][14]~q  & ( \id_stage|rf|register[28][14]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[20][14]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[24][14]~DUPLICATE_q ) # (\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[16][14]~q  & ( \id_stage|rf|register[28][14]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[20][14]~q  & (\inst_reg|inst [23]))) # 
// (\inst_reg|inst [24] & (((\id_stage|rf|register[24][14]~DUPLICATE_q ) # (\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[16][14]~q  & ( !\id_stage|rf|register[28][14]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # 
// (\id_stage|rf|register[20][14]~q ))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23] & \id_stage|rf|register[24][14]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[16][14]~q  & ( !\id_stage|rf|register[28][14]~q  & ( (!\inst_reg|inst [24] & 
// (\id_stage|rf|register[20][14]~q  & (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23] & \id_stage|rf|register[24][14]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[20][14]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[24][14]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[16][14]~q ),
	.dataf(!\id_stage|rf|register[28][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \id_stage|forwarding_da|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N28
dffeas \id_stage|rf|register[17][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \id_stage|rf|register[21][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N56
dffeas \id_stage|rf|register[29][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N22
dffeas \id_stage|rf|register[25][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~1_combout  = ( \id_stage|rf|register[29][14]~q  & ( \id_stage|rf|register[25][14]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][14]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][14]~DUPLICATE_q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[29][14]~q  & ( \id_stage|rf|register[25][14]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[17][14]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[21][14]~DUPLICATE_q  & !\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[29][14]~q  & ( !\id_stage|rf|register[25][14]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[17][14]~q  & ((!\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & (((\inst_reg|inst [24]) # (\id_stage|rf|register[21][14]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[29][14]~q  & ( !\id_stage|rf|register[25][14]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[17][14]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][14]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[17][14]~q ),
	.datac(!\id_stage|rf|register[21][14]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[29][14]~q ),
	.dataf(!\id_stage|rf|register[25][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~1 .lut_mask = 64'h2700275527AA27FF;
defparam \id_stage|forwarding_da|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~4_combout  = ( \id_stage|forwarding_da|Mux17~0_combout  & ( \id_stage|forwarding_da|Mux17~1_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux17~2_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux17~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux17~0_combout  & ( \id_stage|forwarding_da|Mux17~1_combout  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux17~2_combout ))) # 
// (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux17~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux17~0_combout  & ( !\id_stage|forwarding_da|Mux17~1_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|forwarding_da|Mux17~2_combout )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux17~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux17~0_combout  & ( !\id_stage|forwarding_da|Mux17~1_combout  & ( 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux17~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux17~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux17~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux17~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux17~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N26
dffeas \id_stage|rf|register[2][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\wb_stage|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \id_stage|rf|register[1][14]~feeder (
// Equation(s):
// \id_stage|rf|register[1][14]~feeder_combout  = ( \wb_stage|y[14]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][14]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N52
dffeas \id_stage|rf|register[1][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N32
dffeas \id_stage|rf|register[3][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N47
dffeas \id_stage|rf|register[5][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N56
dffeas \id_stage|rf|register[7][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \id_stage|rf|register[6][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \id_stage|rf|register[4][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~5_combout  = ( \id_stage|rf|register[6][14]~q  & ( \id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[5][14]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[7][14]~q )))) ) ) ) # ( !\id_stage|rf|register[6][14]~q  & ( \id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[5][14]~q 
// )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][14]~q ))))) ) ) ) # ( \id_stage|rf|register[6][14]~q  & ( !\id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[5][14]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][14]~q ))))) ) ) ) # ( !\id_stage|rf|register[6][14]~q  & ( !\id_stage|rf|register[4][14]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[5][14]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][14]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[5][14]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[7][14]~q ),
	.datae(!\id_stage|rf|register[6][14]~q ),
	.dataf(!\id_stage|rf|register[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~5 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_da|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~6_combout  = ( \id_stage|rf|register[3][14]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux17~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # 
// (\id_stage|rf|register[1][14]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[2][14]~q ))) ) ) ) # ( !\id_stage|rf|register[3][14]~DUPLICATE_q  & ( 
// \id_stage|forwarding_da|Mux17~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][14]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][14]~q  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( \id_stage|rf|register[3][14]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux17~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[1][14]~q  & 
// \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[2][14]~q ))) ) ) ) # ( !\id_stage|rf|register[3][14]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_da|Mux17~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[1][14]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][14]~q  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|rf|register[2][14]~q ),
	.datac(!\id_stage|rf|register[1][14]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[3][14]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_da|Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~6 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \id_stage|forwarding_da|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~10_combout  = ( \id_stage|forwarding_da|Mux17~4_combout  & ( \id_stage|forwarding_da|Mux17~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux17~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux17~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux17~4_combout  & ( \id_stage|forwarding_da|Mux17~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux27~4_combout  & \id_stage|forwarding_da|Mux17~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # 
// (\id_stage|forwarding_da|Mux17~8_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux17~4_combout  & ( !\id_stage|forwarding_da|Mux17~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// (\id_stage|forwarding_da|Mux17~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux17~8_combout  & (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux17~4_combout  & ( 
// !\id_stage|forwarding_da|Mux17~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux17~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux17~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux17~8_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux17~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux17~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux17~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~10 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \id_stage|forwarding_da|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~11_combout  = ( \id_stage|forwarding_da|Mux17~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( ((\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7])) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux17~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( (\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7]) ) ) ) # ( 
// \id_stage|forwarding_da|Mux17~10_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux17~10_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~11 .lut_mask = 64'h0000333350507373;
defparam \id_stage|forwarding_da|Mux17~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux17~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux17~9_combout  = ( \exe_stage|call_sub|y[14]~97_combout  & ( \id_stage|forwarding_da|Mux17~11_combout  ) ) # ( !\exe_stage|call_sub|y[14]~97_combout  & ( \id_stage|forwarding_da|Mux17~11_combout  ) ) # ( 
// \exe_stage|call_sub|y[14]~97_combout  & ( !\id_stage|forwarding_da|Mux17~11_combout  & ( ((\em_reg|malu [14] & \id_stage|forwarding_da|Mux26~1_combout )) # (\id_stage|forwarding_da|Mux26~0_combout ) ) ) ) # ( !\exe_stage|call_sub|y[14]~97_combout  & ( 
// !\id_stage|forwarding_da|Mux17~11_combout  & ( (\em_reg|malu [14] & \id_stage|forwarding_da|Mux26~1_combout ) ) ) )

	.dataa(!\em_reg|malu [14]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\exe_stage|call_sub|y[14]~97_combout ),
	.dataf(!\id_stage|forwarding_da|Mux17~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux17~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux17~9 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \id_stage|forwarding_da|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N38
dffeas \de_reg|ea[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux17~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [14]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[14] .is_wysiwyg = "true";
defparam \de_reg|ea[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[14]~96 (
// Equation(s):
// \exe_stage|call_sub|y[14]~96_combout  = ( \exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|alu_b|y[14]~4_combout  ) ) # ( !\exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|alu_b|y[14]~4_combout  & ( (\de_reg|ea [14] & 
// \exe_stage|call_sub|y[4]~38_combout ) ) ) ) # ( \exe_stage|call_sub|y[8]~66_combout  & ( !\exe_stage|alu_b|y[14]~4_combout  & ( \de_reg|ea [14] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [14]),
	.datac(!\exe_stage|call_sub|y[4]~38_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[8]~66_combout ),
	.dataf(!\exe_stage|alu_b|y[14]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[14]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[14]~96 .extended_lut = "off";
defparam \exe_stage|call_sub|y[14]~96 .lut_mask = 64'h000033330303FFFF;
defparam \exe_stage|call_sub|y[14]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~60 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~60_combout  = ( \de_reg|eimm [16] & ( \de_reg|eb [30] & ( ((\de_reg|ealuimm~q ) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout )) # (\de_reg|eb [31]) ) ) ) # ( !\de_reg|eimm [16] & ( \de_reg|eb [30] & ( 
// (!\de_reg|ealuimm~q  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ) # (\de_reg|eb [31]))) ) ) ) # ( \de_reg|eimm [16] & ( !\de_reg|eb [30] & ( ((\de_reg|eb [31] & !\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout )) # (\de_reg|ealuimm~q ) ) 
// ) ) # ( !\de_reg|eimm [16] & ( !\de_reg|eb [30] & ( (\de_reg|eb [31] & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout  & !\de_reg|ealuimm~q )) ) ) )

	.dataa(!\de_reg|eb [31]),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\de_reg|eb [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~60 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~60 .lut_mask = 64'h500050FF5F005FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[14]~95 (
// Equation(s):
// \exe_stage|call_sub|y[14]~95_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~60_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) # (\de_reg|ealuc [3] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~60_combout  & ( (\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\exe_stage|alu_b|y[31]~15_combout ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) # (\de_reg|ealuc [3] & 
// (((\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout  & ( (\de_reg|ealuc [3] & 
// (\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[14]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[14]~95 .extended_lut = "off";
defparam \exe_stage|call_sub|y[14]~95 .lut_mask = 64'h0500052205550577;
defparam \exe_stage|call_sub|y[14]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N26
dffeas \em_reg|malu[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[22]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[22] .is_wysiwyg = "true";
defparam \em_reg|malu[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~11_combout  = ( \em_reg|malu [22] & ( \id_stage|forwarding_da|Mux26~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\em_reg|malu [22]),
	.dataf(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~11 .lut_mask = 64'h000000000000FFFF;
defparam \id_stage|forwarding_da|Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [22] & ( (!\em_reg|malu [7] & \id_stage|forwarding_da|Mux26~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~10 .lut_mask = 64'h0000000000F000F0;
defparam \id_stage|forwarding_da|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N26
dffeas \mw_reg|walu[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[22] .is_wysiwyg = "true";
defparam \mw_reg|walu[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N57
cyclonev_lcell_comb \wb_stage|y[22]~9 (
// Equation(s):
// \wb_stage|y[22]~9_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [22] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|wmo [22] & ( \mw_reg|walu [22] ) ) ) # ( !\mw_reg|wm2reg~q  & ( !\mw_reg|wmo [22] & ( \mw_reg|walu [22] ) ) )

	.dataa(!\mw_reg|walu [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|wmo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[22]~9 .extended_lut = "off";
defparam \wb_stage|y[22]~9 .lut_mask = 64'h555500005555FFFF;
defparam \wb_stage|y[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N14
dffeas \id_stage|rf|register[3][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N55
dffeas \id_stage|rf|register[1][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N50
dffeas \id_stage|rf|register[2][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N32
dffeas \id_stage|rf|register[7][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N22
dffeas \id_stage|rf|register[4][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N28
dffeas \id_stage|rf|register[5][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \id_stage|rf|register[6][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~5_combout  = ( \id_stage|rf|register[5][22]~q  & ( \id_stage|rf|register[6][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][22]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & ((!\inst_reg|inst 
// [22]) # ((\id_stage|rf|register[7][22]~q )))) ) ) ) # ( !\id_stage|rf|register[5][22]~q  & ( \id_stage|rf|register[6][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][22]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & 
// (\inst_reg|inst [22] & (\id_stage|rf|register[7][22]~q ))) ) ) ) # ( \id_stage|rf|register[5][22]~q  & ( !\id_stage|rf|register[6][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|rf|register[4][22]~q )))) # (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[7][22]~q )))) ) ) ) # ( !\id_stage|rf|register[5][22]~q  & ( !\id_stage|rf|register[6][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|rf|register[4][22]~q )))) # 
// (\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[7][22]~q ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[7][22]~q ),
	.datad(!\id_stage|rf|register[4][22]~q ),
	.datae(!\id_stage|rf|register[5][22]~q ),
	.dataf(!\id_stage|rf|register[6][22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~5 .lut_mask = 64'h018945CD23AB67EF;
defparam \id_stage|forwarding_da|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~6_combout  = ( \id_stage|rf|register[2][22]~q  & ( \id_stage|forwarding_da|Mux9~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & 
// ((\id_stage|rf|register[1][22]~DUPLICATE_q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][22]~q ))) ) ) ) # ( !\id_stage|rf|register[2][22]~q  & ( \id_stage|forwarding_da|Mux9~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][22]~DUPLICATE_q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][22]~q  & 
// (\id_stage|forwarding_da|Mux27~1_combout ))) ) ) ) # ( \id_stage|rf|register[2][22]~q  & ( !\id_stage|forwarding_da|Mux9~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout  & 
// \id_stage|rf|register[1][22]~DUPLICATE_q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[3][22]~q ))) ) ) ) # ( !\id_stage|rf|register[2][22]~q  & ( 
// !\id_stage|forwarding_da|Mux9~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][22]~DUPLICATE_q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[3][22]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|rf|register[3][22]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datad(!\id_stage|rf|register[1][22]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[2][22]~q ),
	.dataf(!\id_stage|forwarding_da|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~6 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N38
dffeas \id_stage|rf|register[29][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N40
dffeas \id_stage|rf|register[21][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \id_stage|rf|register[25][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N59
dffeas \id_stage|rf|register[17][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~1_combout  = ( \id_stage|rf|register[25][22]~q  & ( \id_stage|rf|register[17][22]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][22]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][22]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[25][22]~q  & ( \id_stage|rf|register[17][22]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[21][22]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][22]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[25][22]~q  & ( !\id_stage|rf|register[17][22]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][22]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][22]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[25][22]~q  & ( !\id_stage|rf|register[17][22]~q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][22]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][22]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[29][22]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[21][22]~q ),
	.datae(!\id_stage|rf|register[25][22]~q ),
	.dataf(!\id_stage|rf|register[17][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_da|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N8
dffeas \id_stage|rf|register[20][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \id_stage|rf|register[16][22]~feeder (
// Equation(s):
// \id_stage|rf|register[16][22]~feeder_combout  = ( \wb_stage|y[22]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][22]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y23_N56
dffeas \id_stage|rf|register[16][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N38
dffeas \id_stage|rf|register[28][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N15
cyclonev_lcell_comb \id_stage|rf|register[24][22]~feeder (
// Equation(s):
// \id_stage|rf|register[24][22]~feeder_combout  = ( \wb_stage|y[22]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[24][22]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \id_stage|rf|register[24][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~0_combout  = ( \id_stage|rf|register[28][22]~q  & ( \id_stage|rf|register[24][22]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][22]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][22]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[28][22]~q  & ( \id_stage|rf|register[24][22]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24]) # (\id_stage|rf|register[16][22]~q )))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][22]~q  & 
// ((!\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[28][22]~q  & ( !\id_stage|rf|register[24][22]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[16][22]~q  & !\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24])) # 
// (\id_stage|rf|register[20][22]~q ))) ) ) ) # ( !\id_stage|rf|register[28][22]~q  & ( !\id_stage|rf|register[24][22]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][22]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[20][22]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[20][22]~q ),
	.datac(!\id_stage|rf|register[16][22]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[28][22]~q ),
	.dataf(!\id_stage|rf|register[24][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \id_stage|forwarding_da|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N43
dffeas \id_stage|rf|register[31][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N15
cyclonev_lcell_comb \id_stage|rf|register[19][22]~feeder (
// Equation(s):
// \id_stage|rf|register[19][22]~feeder_combout  = ( \wb_stage|y[22]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][22]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N16
dffeas \id_stage|rf|register[19][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N49
dffeas \id_stage|rf|register[23][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N30
cyclonev_lcell_comb \id_stage|rf|register[27][22]~feeder (
// Equation(s):
// \id_stage|rf|register[27][22]~feeder_combout  = ( \wb_stage|y[22]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][22]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N32
dffeas \id_stage|rf|register[27][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~3_combout  = ( \id_stage|rf|register[23][22]~q  & ( \id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[19][22]~q )))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[31][22]~q ))) ) ) ) # ( !\id_stage|rf|register[23][22]~q  & ( \id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][22]~q  & !\inst_reg|inst [23])))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[31][22]~q ))) ) ) ) # ( \id_stage|rf|register[23][22]~q  & ( !\id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[19][22]~q )))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[31][22]~q  & ((\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[23][22]~q  & ( !\id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][22]~q  & !\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (\id_stage|rf|register[31][22]~q  & ((\inst_reg|inst [23])))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[31][22]~q ),
	.datac(!\id_stage|rf|register[19][22]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[23][22]~q ),
	.dataf(!\id_stage|rf|register[27][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~3 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \id_stage|forwarding_da|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \id_stage|rf|register[18][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N20
dffeas \id_stage|rf|register[22][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \id_stage|rf|register[26][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N26
dffeas \id_stage|rf|register[30][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~2_combout  = ( \id_stage|rf|register[26][22]~q  & ( \id_stage|rf|register[30][22]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[18][22]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[22][22]~q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[26][22]~q  & ( \id_stage|rf|register[30][22]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[18][22]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (((\id_stage|rf|register[22][22]~q ) # 
// (\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[26][22]~q  & ( !\id_stage|rf|register[30][22]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[18][22]~q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24] & 
// \id_stage|rf|register[22][22]~q )))) ) ) ) # ( !\id_stage|rf|register[26][22]~q  & ( !\id_stage|rf|register[30][22]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[18][22]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[22][22]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[18][22]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[22][22]~q ),
	.datae(!\id_stage|rf|register[26][22]~q ),
	.dataf(!\id_stage|rf|register[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~2 .lut_mask = 64'h20702A7A25752F7F;
defparam \id_stage|forwarding_da|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~4_combout  = ( \id_stage|forwarding_da|Mux9~3_combout  & ( \id_stage|forwarding_da|Mux9~2_combout  & ( ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux9~0_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux9~1_combout ))) # (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|forwarding_da|Mux9~3_combout  & ( \id_stage|forwarding_da|Mux9~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux9~0_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux9~1_combout )))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21])) ) ) ) # ( \id_stage|forwarding_da|Mux9~3_combout  & ( 
// !\id_stage|forwarding_da|Mux9~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux9~0_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux9~1_combout )))) # (\inst_reg|inst [22] & (\inst_reg|inst 
// [21])) ) ) ) # ( !\id_stage|forwarding_da|Mux9~3_combout  & ( !\id_stage|forwarding_da|Mux9~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux9~0_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux9~1_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux9~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux9~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux9~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_da|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N53
dffeas \id_stage|rf|register[12][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N8
dffeas \id_stage|rf|register[13][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \id_stage|rf|register[14][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N34
dffeas \id_stage|rf|register[15][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~8_combout  = ( \id_stage|rf|register[14][22]~q  & ( \id_stage|rf|register[15][22]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[13][22]~q )))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[14][22]~q  & ( \id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[13][22]~q 
// ))))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[14][22]~q  & ( !\id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[13][22]~q ))))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[14][22]~q  & ( !\id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[13][22]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[12][22]~q ),
	.datab(!\id_stage|rf|register[13][22]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[14][22]~q ),
	.dataf(!\id_stage|rf|register[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~8 .lut_mask = 64'h50305F30503F5F3F;
defparam \id_stage|forwarding_da|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N8
dffeas \id_stage|rf|register[11][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N37
dffeas \id_stage|rf|register[9][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \id_stage|rf|register[8][22]~feeder (
// Equation(s):
// \id_stage|rf|register[8][22]~feeder_combout  = ( \wb_stage|y[22]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][22]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N19
dffeas \id_stage|rf|register[8][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \id_stage|rf|register[10][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~7_combout  = ( \id_stage|rf|register[8][22]~q  & ( \id_stage|rf|register[10][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][22]~DUPLICATE_q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][22]~q ))) ) ) ) # ( !\id_stage|rf|register[8][22]~q  & ( \id_stage|rf|register[10][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][22]~DUPLICATE_q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][22]~q )))) ) ) ) # ( \id_stage|rf|register[8][22]~q  & ( !\id_stage|rf|register[10][22]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # 
// (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][22]~DUPLICATE_q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][22]~q )))) ) ) ) # ( !\id_stage|rf|register[8][22]~q  & ( !\id_stage|rf|register[10][22]~DUPLICATE_q  & ( 
// (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][22]~DUPLICATE_q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][22]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[11][22]~q ),
	.datad(!\id_stage|rf|register[9][22]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[8][22]~q ),
	.dataf(!\id_stage|rf|register[10][22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~7 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~9_combout  = ( \id_stage|forwarding_da|Mux9~8_combout  & ( \id_stage|forwarding_da|Mux9~7_combout  & ( ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux9~4_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux9~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux9~8_combout  & ( \id_stage|forwarding_da|Mux9~7_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux9~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux9~6_combout )))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (!\id_stage|forwarding_da|Mux27~3_combout )) ) ) ) # ( \id_stage|forwarding_da|Mux9~8_combout  & ( !\id_stage|forwarding_da|Mux9~7_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux9~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux9~6_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux27~3_combout )) ) ) ) # ( !\id_stage|forwarding_da|Mux9~8_combout  & ( !\id_stage|forwarding_da|Mux9~7_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux9~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux9~6_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux9~6_combout ),
	.datad(!\id_stage|forwarding_da|Mux9~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux9~8_combout ),
	.dataf(!\id_stage|forwarding_da|Mux9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_da|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux9~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux9~12_combout  = ( \id_stage|forwarding_da|Mux9~10_combout  & ( \id_stage|forwarding_da|Mux9~9_combout  ) ) # ( !\id_stage|forwarding_da|Mux9~10_combout  & ( \id_stage|forwarding_da|Mux9~9_combout  & ( 
// (((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[22]~134_combout )) # (\id_stage|forwarding_da|Mux9~11_combout )) # (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux9~10_combout  & ( 
// !\id_stage|forwarding_da|Mux9~9_combout  ) ) # ( !\id_stage|forwarding_da|Mux9~10_combout  & ( !\id_stage|forwarding_da|Mux9~9_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[22]~134_combout )) # 
// (\id_stage|forwarding_da|Mux9~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux9~11_combout ),
	.datad(!\exe_stage|call_sub|y[22]~134_combout ),
	.datae(!\id_stage|forwarding_da|Mux9~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux9~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux9~12 .lut_mask = 64'h0F3FFFFF5F7FFFFF;
defparam \id_stage|forwarding_da|Mux9~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N20
dffeas \de_reg|ea[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux9~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [22]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[22] .is_wysiwyg = "true";
defparam \de_reg|ea[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[22]~133 (
// Equation(s):
// \exe_stage|call_sub|y[22]~133_combout  = ( \de_reg|eb [22] & ( \de_reg|ea [22] & ( ((\exe_stage|call_sub|y[4]~38_combout  & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16])))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( !\de_reg|eb [22] & ( \de_reg|ea 
// [22] & ( ((\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|ealuimm~q  & \de_reg|eimm [16]))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( \de_reg|eb [22] & ( !\de_reg|ea [22] & ( (\exe_stage|call_sub|y[8]~66_combout  & ((!\de_reg|ealuimm~q ) # 
// (\de_reg|eimm [16]))) ) ) ) # ( !\de_reg|eb [22] & ( !\de_reg|ea [22] & ( (\de_reg|ealuimm~q  & (\de_reg|eimm [16] & \exe_stage|call_sub|y[8]~66_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\exe_stage|call_sub|y[8]~66_combout ),
	.datae(!\de_reg|eb [22]),
	.dataf(!\de_reg|ea [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[22]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[22]~133 .extended_lut = "off";
defparam \exe_stage|call_sub|y[22]~133 .lut_mask = 64'h000300CF01FF45FF;
defparam \exe_stage|call_sub|y[22]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~95 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~95_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [21]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [21] ) + ( \exe_stage|agorithm_logic_unit|Add0~92  ))
// \exe_stage|agorithm_logic_unit|Add0~96  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [21]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [21] ) + ( \exe_stage|agorithm_logic_unit|Add0~92  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [21]),
	.datae(gnd),
	.dataf(!\de_reg|ea [21]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~92 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~95_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~96 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~95 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~95 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~99 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~99_sumout  = SUM(( \de_reg|ea [22] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [22]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~96  ))
// \exe_stage|agorithm_logic_unit|Add0~100  = CARRY(( \de_reg|ea [22] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [22]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~96  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [22]),
	.datae(gnd),
	.dataf(!\de_reg|eb [22]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~96 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~99_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~100 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~99 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~99 .lut_mask = 64'h0000A965000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~105 (
// Equation(s):
// \exe_stage|call_sub|y[17]~105_combout  = ( \de_reg|ealuc [3] & ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc [2] & !\de_reg|ealuc [0]) ) ) ) # ( !\de_reg|ealuc [3] & ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\de_reg|ealuc 
// [2] $ (!\de_reg|ealuc [0]) ) ) ) # ( \de_reg|ealuc [3] & ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc [2] & !\de_reg|ealuc [0]) ) ) ) # ( !\de_reg|ealuc [3] & ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc 
// [0]) # (\de_reg|ealuc [2]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuc [0]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [3]),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~105 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~105 .lut_mask = 64'h3F3F30303C3C3030;
defparam \exe_stage|call_sub|y[17]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~5_combout  = ( \de_reg|ea [22] & ( (!\de_reg|ealuimm~q  & ((!\de_reg|eb [22]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])) ) ) # ( !\de_reg|ea [22] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [22]))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [22]),
	.datae(gnd),
	.dataf(!\de_reg|ea [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~5 .lut_mask = 64'h03CF03CFFC30FC30;
defparam \exe_stage|agorithm_logic_unit|s~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~102 (
// Equation(s):
// \exe_stage|call_sub|y[17]~102_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ea [4] & ((\de_reg|ea [2]))) # (\de_reg|ea [4] & (!\de_reg|ealuc [2])) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(gnd),
	.datac(!\de_reg|ea [2]),
	.datad(!\de_reg|ea [4]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~102 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~102 .lut_mask = 64'h000000000FAA0FAA;
defparam \exe_stage|call_sub|y[17]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \de_reg|eimm[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [11]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[11] .is_wysiwyg = "true";
defparam \de_reg|eimm[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~33 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  = ( \de_reg|eb [26] & ( \de_reg|ea [1] & ( (\de_reg|ea [0]) # (\de_reg|eb [25]) ) ) ) # ( !\de_reg|eb [26] & ( \de_reg|ea [1] & ( (\de_reg|eb [25] & !\de_reg|ea [0]) ) ) ) # ( \de_reg|eb [26] & ( 
// !\de_reg|ea [1] & ( (!\de_reg|ea [0] & ((\de_reg|eb [23]))) # (\de_reg|ea [0] & (\de_reg|eb [24])) ) ) ) # ( !\de_reg|eb [26] & ( !\de_reg|ea [1] & ( (!\de_reg|ea [0] & ((\de_reg|eb [23]))) # (\de_reg|ea [0] & (\de_reg|eb [24])) ) ) )

	.dataa(!\de_reg|eb [24]),
	.datab(!\de_reg|eb [23]),
	.datac(!\de_reg|eb [25]),
	.datad(!\de_reg|ea [0]),
	.datae(!\de_reg|eb [26]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~33 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~33 .lut_mask = 64'h335533550F000FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~34 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~34_combout  = ( \de_reg|eb [22] & ( \de_reg|eb [21] & ( ((!\de_reg|ea [0] & (\de_reg|eb [19])) # (\de_reg|ea [0] & ((\de_reg|eb [20])))) # (\de_reg|ea [1]) ) ) ) # ( !\de_reg|eb [22] & ( \de_reg|eb [21] & ( 
// (!\de_reg|ea [0] & (((\de_reg|eb [19])) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & (!\de_reg|ea [1] & ((\de_reg|eb [20])))) ) ) ) # ( \de_reg|eb [22] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [0] & (!\de_reg|ea [1] & (\de_reg|eb [19]))) # (\de_reg|ea [0] & 
// (((\de_reg|eb [20])) # (\de_reg|ea [1]))) ) ) ) # ( !\de_reg|eb [22] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & (\de_reg|eb [19])) # (\de_reg|ea [0] & ((\de_reg|eb [20]))))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [19]),
	.datad(!\de_reg|eb [20]),
	.datae(!\de_reg|eb [22]),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~34 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~34 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~9 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~9_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~34_combout  & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [2]) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout )))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~34_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout )))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~9 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~9 .lut_mask = 64'h05330533AF33AF33;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~35 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  = ( \de_reg|ea [0] & ( \de_reg|ea [1] & ( \de_reg|eb [30] ) ) ) # ( !\de_reg|ea [0] & ( \de_reg|ea [1] & ( \de_reg|eb [29] ) ) ) # ( \de_reg|ea [0] & ( !\de_reg|ea [1] & ( \de_reg|eb [28] ) ) ) # ( 
// !\de_reg|ea [0] & ( !\de_reg|ea [1] & ( \de_reg|eb [27] ) ) )

	.dataa(!\de_reg|eb [27]),
	.datab(!\de_reg|eb [29]),
	.datac(!\de_reg|eb [30]),
	.datad(!\de_reg|eb [28]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~35 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~35 .lut_mask = 64'h555500FF33330F0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~10 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~10_combout  = ( !\de_reg|ea [1] & ( (!\de_reg|ea [0] & ((!\de_reg|ealuimm~q  & ((\de_reg|eb [31]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eb [31]),
	.datae(gnd),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~10 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~10 .lut_mask = 64'h02A202A200000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~24 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~24_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~10_combout  & ( !\de_reg|ea [3] & ( ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout )) # (\de_reg|ealuimm~q  & 
// ((\de_reg|eimm [16])))) # (\de_reg|ea [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout  & ( !\de_reg|ea [3] & ( (!\de_reg|ea [2] & ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout )) # (\de_reg|ealuimm~q  
// & ((\de_reg|eimm [16]))))) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.datac(!\de_reg|ea [2]),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ),
	.dataf(!\de_reg|ea [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~24 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~24 .lut_mask = 64'h20702F7F00000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~56 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (!\de_reg|ealuimm~q  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [31]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eb [31]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~56 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~56 .lut_mask = 64'h05F505F535353535;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[11]~80 (
// Equation(s):
// \exe_stage|call_sub|y[11]~80_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ) # (\de_reg|ealuc [3]) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [3] & \exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & \de_reg|ealuc [3]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & \de_reg|ealuc [3]) ) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[11]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[11]~80 .extended_lut = "off";
defparam \exe_stage|call_sub|y[11]~80 .lut_mask = 64'h111111110C0C3F3F;
defparam \exe_stage|call_sub|y[11]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N32
dffeas \de_reg|eimm[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[15] .is_wysiwyg = "true";
defparam \de_reg|eimm[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N30
cyclonev_lcell_comb \exe_stage|alu_b|y[15]~6 (
// Equation(s):
// \exe_stage|alu_b|y[15]~6_combout  = ( \de_reg|eb [15] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [15]) ) ) # ( !\de_reg|eb [15] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [15]),
	.datae(gnd),
	.dataf(!\de_reg|eb [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[15]~6 .extended_lut = "off";
defparam \exe_stage|alu_b|y[15]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \exe_stage|alu_b|y[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \exe_stage|alu_b|y[17]~18 (
// Equation(s):
// \exe_stage|alu_b|y[17]~18_combout  = ( \de_reg|eimm [16] & ( (\de_reg|eb [17]) # (\de_reg|ealuimm~q ) ) ) # ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [17]) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(!\de_reg|eb [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[17]~18 .extended_lut = "off";
defparam \exe_stage|alu_b|y[17]~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \exe_stage|alu_b|y[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~13 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~13_combout  = ( \de_reg|eimm [16] & ( \de_reg|ealuimm~q  ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~13 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~13 .lut_mask = 64'h0000000033333333;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~29 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~29_combout  = ( !\de_reg|ealuimm~q  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\de_reg|eb [16])) # (\de_reg|ea [1] & ((\de_reg|eb [18]))))) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|eb [16]),
	.datac(!\de_reg|eb [18]),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~29 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~29 .lut_mask = 64'h0027002700000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~30 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~30_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~13_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~29_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & (!\exe_stage|alu_b|y[15]~6_combout )) 
// # (\de_reg|ea [1] & ((!\exe_stage|alu_b|y[17]~18_combout ))))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~13_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~29_combout  & ( ((!\de_reg|ea [1] & (!\exe_stage|alu_b|y[15]~6_combout )) # 
// (\de_reg|ea [1] & ((!\exe_stage|alu_b|y[17]~18_combout )))) # (\de_reg|ea [0]) ) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[15]~6_combout ),
	.datad(!\exe_stage|alu_b|y[17]~18_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~13_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~30 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~30 .lut_mask = 64'hF7B3C48000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~31 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~31_combout  = ( \exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[14]~4_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\exe_stage|alu_b|y[13]~7_combout )))) # (\de_reg|ea [0] & 
// (((\exe_stage|alu_b|y[12]~5_combout )) # (\de_reg|ea [1]))) ) ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[14]~4_combout  & ( (!\de_reg|ea [0] & (\de_reg|ea [1] & ((\exe_stage|alu_b|y[13]~7_combout )))) # (\de_reg|ea [0] & 
// (((\exe_stage|alu_b|y[12]~5_combout )) # (\de_reg|ea [1]))) ) ) ) # ( \exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[14]~4_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\exe_stage|alu_b|y[13]~7_combout )))) # (\de_reg|ea [0] & 
// (!\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[14]~4_combout  & ( (!\de_reg|ea [0] & (\de_reg|ea [1] & ((\exe_stage|alu_b|y[13]~7_combout )))) # (\de_reg|ea [0] & (!\de_reg|ea 
// [1] & (\exe_stage|alu_b|y[12]~5_combout ))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[12]~5_combout ),
	.datad(!\exe_stage|alu_b|y[13]~7_combout ),
	.datae(!\exe_stage|alu_b|y[11]~10_combout ),
	.dataf(!\exe_stage|alu_b|y[14]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~31 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~31 .lut_mask = 64'h04268CAE15379DBF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~8 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~8_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~31_combout  & ( (!\de_reg|ea [2]) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout  & ( (\de_reg|ea [2] & !\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~8 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~8 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[11]~81 (
// Equation(s):
// \exe_stage|call_sub|y[11]~81_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~8_combout  & ( (!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout  & ((\exe_stage|call_sub|y[8]~57_combout )))) # 
// (\exe_stage|call_sub|y[8]~58_combout  & (((!\exe_stage|call_sub|y[8]~57_combout ) # (\exe_stage|call_sub|y[11]~80_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~8_combout  & ( (\exe_stage|call_sub|y[8]~57_combout  & 
// ((!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout )) # (\exe_stage|call_sub|y[8]~58_combout  & ((\exe_stage|call_sub|y[11]~80_combout ))))) ) )

	.dataa(!\exe_stage|call_sub|y[8]~58_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout ),
	.datac(!\exe_stage|call_sub|y[11]~80_combout ),
	.datad(!\exe_stage|call_sub|y[8]~57_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[11]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[11]~81 .extended_lut = "off";
defparam \exe_stage|call_sub|y[11]~81 .lut_mask = 64'h0027002755275527;
defparam \exe_stage|call_sub|y[11]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N35
dffeas \de_reg|eimm[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[3] .is_wysiwyg = "true";
defparam \de_reg|eimm[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~11 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout  = ( \exe_stage|alu_b|y[5]~1_combout  & ( (\exe_stage|alu_b|y[3]~17_combout ) # (\de_reg|ea [1]) ) ) # ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [1] & \exe_stage|alu_b|y[3]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [1]),
	.datad(!\exe_stage|alu_b|y[3]~17_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~11 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout  = ( \de_reg|eb [6] & ( \de_reg|eb [4] & ( (!\de_reg|ealuimm~q ) # ((!\de_reg|ea [1] & (\de_reg|eimm [4])) # (\de_reg|ea [1] & ((\de_reg|eimm [6])))) ) ) ) # ( !\de_reg|eb [6] & ( \de_reg|eb [4] & ( 
// (!\de_reg|ea [1] & (((!\de_reg|ealuimm~q )) # (\de_reg|eimm [4]))) # (\de_reg|ea [1] & (((\de_reg|eimm [6] & \de_reg|ealuimm~q )))) ) ) ) # ( \de_reg|eb [6] & ( !\de_reg|eb [4] & ( (!\de_reg|ea [1] & (\de_reg|eimm [4] & ((\de_reg|ealuimm~q )))) # 
// (\de_reg|ea [1] & (((!\de_reg|ealuimm~q ) # (\de_reg|eimm [6])))) ) ) ) # ( !\de_reg|eb [6] & ( !\de_reg|eb [4] & ( (\de_reg|ealuimm~q  & ((!\de_reg|ea [1] & (\de_reg|eimm [4])) # (\de_reg|ea [1] & ((\de_reg|eimm [6]))))) ) ) )

	.dataa(!\de_reg|eimm [4]),
	.datab(!\de_reg|eimm [6]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|eb [6]),
	.dataf(!\de_reg|eb [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~6 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~6 .lut_mask = 64'h00530F53F053FF53;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~32 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~32_combout  = ( \de_reg|ea [0] & ( \exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[8]~9_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[10]~8_combout ))) ) ) ) # ( !\de_reg|ea [0] 
// & ( \exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [1]) # (\exe_stage|alu_b|y[9]~11_combout ) ) ) ) # ( \de_reg|ea [0] & ( !\exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[8]~9_combout )) # (\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[10]~8_combout ))) ) ) ) # ( !\de_reg|ea [0] & ( !\exe_stage|alu_b|y[7]~2_combout  & ( (\exe_stage|alu_b|y[9]~11_combout  & \de_reg|ea [1]) ) ) )

	.dataa(!\exe_stage|alu_b|y[8]~9_combout ),
	.datab(!\exe_stage|alu_b|y[9]~11_combout ),
	.datac(!\exe_stage|alu_b|y[10]~8_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\exe_stage|alu_b|y[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~32 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~32 .lut_mask = 64'h0033550FFF33550F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~21 (
// Equation(s):
// \exe_stage|call_sub|y[3]~21_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~32_combout  & ( (!\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout )) 
// # (\exe_stage|call_sub|y[2]~0_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~32_combout  & ( 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ) # (\exe_stage|call_sub|y[2]~0_combout ) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout  & ( 
// (!\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout )) # (\exe_stage|call_sub|y[2]~0_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout  & ( (!\exe_stage|call_sub|y[2]~0_combout  & \exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ),
	.datac(!\exe_stage|call_sub|y[2]~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~8_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~21 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~21 .lut_mask = 64'h00F053530FFF5353;
defparam \exe_stage|call_sub|y[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N44
dffeas \de_reg|eimm[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[2] .is_wysiwyg = "true";
defparam \de_reg|eimm[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~9 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~9_sumout  = SUM(( \de_reg|ea [2] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [2])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [2]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~6  ))
// \exe_stage|agorithm_logic_unit|Add0~10  = CARRY(( \de_reg|ea [2] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [2])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [2]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~6  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [2]),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [2]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~9_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~9 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~9 .lut_mask = 64'h0000A695000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~13 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~13_sumout  = SUM(( \de_reg|ea [3] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [3])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [3]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~10  ))
// \exe_stage|agorithm_logic_unit|Add0~14  = CARRY(( \de_reg|ea [3] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [3])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [3]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~10  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [3]),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [3]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~13_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~13 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~13 .lut_mask = 64'h0000A695000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~188 (
// Equation(s):
// \exe_stage|call_sub|y[3]~188_combout  = ( \de_reg|ea [3] & ( (!\exe_stage|call_sub|y[2]~4_combout  & ((!\exe_stage|alu_b|y[3]~17_combout ))) # (\exe_stage|call_sub|y[2]~4_combout  & ((\exe_stage|alu_b|y[3]~17_combout ) # (\de_reg|ealuc [2]))) ) ) # ( 
// !\de_reg|ea [3] & ( (\exe_stage|alu_b|y[3]~17_combout  & ((!\exe_stage|call_sub|y[2]~4_combout ) # (\de_reg|ealuc [2]))) ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[2]~4_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\exe_stage|alu_b|y[3]~17_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ea [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~188 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~188 .lut_mask = 64'h00CF00CFCF33CF33;
defparam \exe_stage|call_sub|y[3]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~24 (
// Equation(s):
// \exe_stage|call_sub|y[3]~24_combout  = ( \exe_stage|call_sub|y[3]~188_combout  & ( (\exe_stage|call_sub|y[2]~5_combout  & ((!\exe_stage|call_sub|y[2]~4_combout ) # ((\exe_stage|agorithm_logic_unit|Add0~13_sumout ) # (\de_reg|ealuc [0])))) ) ) # ( 
// !\exe_stage|call_sub|y[3]~188_combout  & ( (\exe_stage|call_sub|y[2]~5_combout  & (\exe_stage|call_sub|y[2]~4_combout  & (!\de_reg|ealuc [0] & \exe_stage|agorithm_logic_unit|Add0~13_sumout ))) ) )

	.dataa(!\exe_stage|call_sub|y[2]~5_combout ),
	.datab(!\exe_stage|call_sub|y[2]~4_combout ),
	.datac(!\de_reg|ealuc [0]),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[3]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~24 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~24 .lut_mask = 64'h0010001045554555;
defparam \exe_stage|call_sub|y[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~36 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~36_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eimm [16] ) ) # ( !\de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  ) )

	.dataa(gnd),
	.datab(!\de_reg|eimm [16]),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~36 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~36 .lut_mask = 64'h00FF00FF33333333;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~11 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~11_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~9_combout  & ( (!\de_reg|ea [3]) # ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout )) # (\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout  & ( (\de_reg|ea [3] & ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout )) # (\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~11 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~11 .lut_mask = 64'h10131013DCDFDCDF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~37 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~37_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~34_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~34_combout  & ( (\de_reg|eimm [16] & 
// \de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~37 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~37 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~38 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~38_combout  = ( \de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( \de_reg|eimm [16] ) ) ) # ( !\de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  ) ) # ( 
// \de_reg|ealuimm~q  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( \de_reg|eimm [16] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|eimm [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~38 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~38 .lut_mask = 64'h00003333FFFF3333;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~39 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~39_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~37_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~38_combout  & ( (!\de_reg|ea [3]) # ((!\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ))) # (\de_reg|ea [2] & (\exe_stage|alu_b|y[31]~15_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~38_combout  & ( 
// (!\de_reg|ea [3] & (\de_reg|ea [2])) # (\de_reg|ea [3] & ((!\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ))) # (\de_reg|ea [2] & (\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~37_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~38_combout  & ( (!\de_reg|ea [3] & (!\de_reg|ea [2])) # (\de_reg|ea [3] & ((!\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout 
// ))) # (\de_reg|ea [2] & (\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~38_combout  & ( (\de_reg|ea [3] & ((!\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ))) # (\de_reg|ea [2] & (\exe_stage|alu_b|y[31]~15_combout )))) ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~36_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~39 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~39 .lut_mask = 64'h014589CD2367ABEF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~22 (
// Equation(s):
// \exe_stage|call_sub|y[3]~22_combout  = ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\de_reg|ealuc [2] & ((!\de_reg|ealuc [3]) # 
// (!\de_reg|ealuc [0]))) # (\de_reg|ealuc [2] & ((\de_reg|ealuc [0]))))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( (!\de_reg|ealuc [2] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & !\de_reg|ealuc [0])) ) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~22 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~22 .lut_mask = 64'h000000000A000A0D;
defparam \exe_stage|call_sub|y[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~23 (
// Equation(s):
// \exe_stage|call_sub|y[3]~23_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~39_combout  & ( !\exe_stage|call_sub|y[3]~22_combout  & ( (!\exe_stage|call_sub|y[1]~13_combout  & (!\exe_stage|call_sub|y[1]~11_combout  & 
// ((!\exe_stage|call_sub|y[1]~12_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight0~11_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~39_combout  & ( !\exe_stage|call_sub|y[3]~22_combout  & ( (!\exe_stage|call_sub|y[1]~11_combout  
// & ((!\exe_stage|call_sub|y[1]~12_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight0~11_combout ))) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~13_combout ),
	.datab(!\exe_stage|call_sub|y[1]~12_combout ),
	.datac(!\exe_stage|call_sub|y[1]~11_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~11_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~39_combout ),
	.dataf(!\exe_stage|call_sub|y[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~23 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~23 .lut_mask = 64'hF0C0A08000000000;
defparam \exe_stage|call_sub|y[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~12_combout  = ( \id_stage|forwarding_db|Mux31~1_combout  & ( \exe_stage|call_sub|y[3]~23_combout  & ( ((\exe_stage|call_sub|y[3]~21_combout  & \exe_stage|call_sub|y[1]~3_combout )) # (\exe_stage|call_sub|y[3]~24_combout ) ) ) 
// ) # ( \id_stage|forwarding_db|Mux31~1_combout  & ( !\exe_stage|call_sub|y[3]~23_combout  & ( (((\exe_stage|call_sub|y[3]~21_combout  & \exe_stage|call_sub|y[1]~3_combout )) # (\exe_stage|call_sub|y[3]~24_combout )) # (\exe_stage|call_sub|y[1]~9_combout ) 
// ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~9_combout ),
	.datab(!\exe_stage|call_sub|y[3]~21_combout ),
	.datac(!\exe_stage|call_sub|y[1]~3_combout ),
	.datad(!\exe_stage|call_sub|y[3]~24_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~1_combout ),
	.dataf(!\exe_stage|call_sub|y[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~12 .lut_mask = 64'h000057FF000003FF;
defparam \id_stage|forwarding_db|Mux28~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~11_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [3] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & ((!\em_reg|malu [7]) # (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]))) ) ) # ( 
// !\mem_stage|dram|altsyncram_component|auto_generated|q_a [3] & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3] & (\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) ) )

	.dataa(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~11 .lut_mask = 64'h05000500F500F500;
defparam \id_stage|forwarding_db|Mux28~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \mw_reg|walu[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[3] .is_wysiwyg = "true";
defparam \mw_reg|walu[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \wb_stage|y[3]~28 (
// Equation(s):
// \wb_stage|y[3]~28_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [3] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [3] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [3]),
	.datac(!\mw_reg|walu [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[3]~28 .extended_lut = "off";
defparam \wb_stage|y[3]~28 .lut_mask = 64'h0F0F0F0F33333333;
defparam \wb_stage|y[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N35
dffeas \id_stage|rf|register[2][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \id_stage|rf|register[3][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N47
dffeas \id_stage|rf|register[6][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N32
dffeas \id_stage|rf|register[5][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \id_stage|rf|register[4][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N8
dffeas \id_stage|rf|register[7][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~5_combout  = ( \id_stage|rf|register[4][3]~q  & ( \id_stage|rf|register[7][3]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[5][3]~q )))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])) # 
// (\id_stage|rf|register[6][3]~q ))) ) ) ) # ( !\id_stage|rf|register[4][3]~q  & ( \id_stage|rf|register[7][3]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & \id_stage|rf|register[5][3]~q )))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])) # 
// (\id_stage|rf|register[6][3]~q ))) ) ) ) # ( \id_stage|rf|register[4][3]~q  & ( !\id_stage|rf|register[7][3]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[5][3]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[6][3]~q  & (!\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[4][3]~q  & ( !\id_stage|rf|register[7][3]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & \id_stage|rf|register[5][3]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[6][3]~q  & (!\inst_reg|inst [16]))) ) ) )

	.dataa(!\id_stage|rf|register[6][3]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[5][3]~q ),
	.datae(!\id_stage|rf|register[4][3]~q ),
	.dataf(!\id_stage|rf|register[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~5 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \id_stage|forwarding_db|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N50
dffeas \id_stage|rf|register[1][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~6_combout  = ( \id_stage|forwarding_db|Mux28~5_combout  & ( \id_stage|rf|register[1][3]~DUPLICATE_q  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[2][3]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][3]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux28~5_combout  & ( \id_stage|rf|register[1][3]~DUPLICATE_q  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][3]~q  & (\id_stage|forwarding_db|Mux17~4_combout ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # 
// (\id_stage|rf|register[3][3]~DUPLICATE_q )))) ) ) ) # ( \id_stage|forwarding_db|Mux28~5_combout  & ( !\id_stage|rf|register[1][3]~DUPLICATE_q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # 
// (\id_stage|rf|register[2][3]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout  & \id_stage|rf|register[3][3]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux28~5_combout  & ( 
// !\id_stage|rf|register[1][3]~DUPLICATE_q  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][3]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[3][3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][3]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[3][3]~DUPLICATE_q ),
	.datae(!\id_stage|forwarding_db|Mux28~5_combout ),
	.dataf(!\id_stage|rf|register[1][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~6 .lut_mask = 64'h0407C4C73437F4F7;
defparam \id_stage|forwarding_db|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N44
dffeas \id_stage|rf|register[13][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N38
dffeas \id_stage|rf|register[14][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N44
dffeas \id_stage|rf|register[15][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N16
dffeas \id_stage|rf|register[12][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~8_combout  = ( \id_stage|rf|register[15][3]~q  & ( \id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][3]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][3]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[15][3]~q  & ( \id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][3]~q )))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[13][3]~q ))) ) ) ) # ( \id_stage|rf|register[15][3]~q  & ( !\id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[14][3]~q )))) # (\inst_reg|inst 
// [16] & (((\id_stage|rf|register[13][3]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[15][3]~q  & ( !\id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[14][3]~q )))) # 
// (\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[13][3]~q ))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[13][3]~q ),
	.datad(!\id_stage|rf|register[14][3]~q ),
	.datae(!\id_stage|rf|register[15][3]~q ),
	.dataf(!\id_stage|rf|register[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~8 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_db|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N2
dffeas \id_stage|rf|register[11][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N14
dffeas \id_stage|rf|register[10][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N47
dffeas \id_stage|rf|register[8][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N17
dffeas \id_stage|rf|register[9][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~7_combout  = ( \id_stage|rf|register[8][3]~q  & ( \id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][3]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[11][3]~q ))) ) ) ) # ( !\id_stage|rf|register[8][3]~q  & ( \id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][3]~q ))) 
// # (\inst_reg|inst [16] & (\id_stage|rf|register[11][3]~q )))) ) ) ) # ( \id_stage|rf|register[8][3]~q  & ( !\id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][3]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][3]~q )))) ) ) ) # ( !\id_stage|rf|register[8][3]~q  & ( !\id_stage|rf|register[9][3]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][3]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][3]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][3]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[10][3]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[8][3]~q ),
	.dataf(!\id_stage|rf|register[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~7 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_db|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N53
dffeas \id_stage|rf|register[18][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \id_stage|rf|register[30][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N20
dffeas \id_stage|rf|register[22][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N10
dffeas \id_stage|rf|register[26][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~2_combout  = ( \id_stage|rf|register[22][3]~q  & ( \id_stage|rf|register[26][3]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[18][3]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # 
// ((\id_stage|rf|register[30][3]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[22][3]~q  & ( \id_stage|rf|register[26][3]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[18][3]~q ))) # (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[30][3]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[22][3]~q  & ( !\id_stage|rf|register[26][3]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[18][3]~q )) # (\inst_reg|inst [18]))) # 
// (\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[30][3]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[22][3]~q  & ( !\id_stage|rf|register[26][3]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & 
// (\id_stage|rf|register[18][3]~q ))) # (\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[30][3]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[18][3]~q ),
	.datad(!\id_stage|rf|register[30][3]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[22][3]~q ),
	.dataf(!\id_stage|rf|register[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_db|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N37
dffeas \id_stage|rf|register[16][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \id_stage|rf|register[28][3]~feeder (
// Equation(s):
// \id_stage|rf|register[28][3]~feeder_combout  = ( \wb_stage|y[3]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[3]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][3]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \id_stage|rf|register[28][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N46
dffeas \id_stage|rf|register[24][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N29
dffeas \id_stage|rf|register[20][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~0_combout  = ( \inst_reg|inst [19] & ( \id_stage|rf|register[20][3]~q  & ( (!\inst_reg|inst [18] & ((\id_stage|rf|register[24][3]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][3]~q )) ) ) ) # ( !\inst_reg|inst 
// [19] & ( \id_stage|rf|register[20][3]~q  & ( (\inst_reg|inst [18]) # (\id_stage|rf|register[16][3]~q ) ) ) ) # ( \inst_reg|inst [19] & ( !\id_stage|rf|register[20][3]~q  & ( (!\inst_reg|inst [18] & ((\id_stage|rf|register[24][3]~q ))) # (\inst_reg|inst 
// [18] & (\id_stage|rf|register[28][3]~q )) ) ) ) # ( !\inst_reg|inst [19] & ( !\id_stage|rf|register[20][3]~q  & ( (\id_stage|rf|register[16][3]~q  & !\inst_reg|inst [18]) ) ) )

	.dataa(!\id_stage|rf|register[16][3]~q ),
	.datab(!\id_stage|rf|register[28][3]~q ),
	.datac(!\id_stage|rf|register[24][3]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\inst_reg|inst [19]),
	.dataf(!\id_stage|rf|register[20][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \id_stage|forwarding_db|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N49
dffeas \id_stage|rf|register[25][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \id_stage|rf|register[21][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N47
dffeas \id_stage|rf|register[17][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N55
dffeas \id_stage|rf|register[29][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~1_combout  = ( \id_stage|rf|register[17][3]~q  & ( \id_stage|rf|register[29][3]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][3]~DUPLICATE_q )))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[21][3]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[17][3]~q  & ( \id_stage|rf|register[29][3]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & (\id_stage|rf|register[25][3]~DUPLICATE_q ))) # 
// (\inst_reg|inst [18] & (((\id_stage|rf|register[21][3]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[17][3]~q  & ( !\id_stage|rf|register[29][3]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[25][3]~DUPLICATE_q )))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[21][3]~q )))) ) ) ) # ( !\id_stage|rf|register[17][3]~q  & ( !\id_stage|rf|register[29][3]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & 
// (\inst_reg|inst [19] & (\id_stage|rf|register[25][3]~DUPLICATE_q ))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[21][3]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[25][3]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[21][3]~q ),
	.datae(!\id_stage|rf|register[17][3]~q ),
	.dataf(!\id_stage|rf|register[29][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \id_stage|rf|register[27][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N50
dffeas \id_stage|rf|register[31][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \id_stage|rf|register[19][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N44
dffeas \id_stage|rf|register[23][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~3_combout  = ( \id_stage|rf|register[19][3]~DUPLICATE_q  & ( \id_stage|rf|register[23][3]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][3]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[31][3]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[19][3]~DUPLICATE_q  & ( \id_stage|rf|register[23][3]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[27][3]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][3]~DUPLICATE_q ))))) ) ) ) # ( \id_stage|rf|register[19][3]~DUPLICATE_q  & ( !\id_stage|rf|register[23][3]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][3]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][3]~DUPLICATE_q ))))) ) ) ) # ( !\id_stage|rf|register[19][3]~DUPLICATE_q  & ( !\id_stage|rf|register[23][3]~q  & ( 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][3]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[27][3]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[31][3]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[19][3]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[23][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \id_stage|forwarding_db|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~4_combout  = ( \id_stage|forwarding_db|Mux28~1_combout  & ( \id_stage|forwarding_db|Mux28~3_combout  & ( ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux28~0_combout ))) # (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux28~2_combout ))) # (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|forwarding_db|Mux28~1_combout  & ( \id_stage|forwarding_db|Mux28~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux28~0_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux28~2_combout )))) # (\inst_reg|inst [16] & (\inst_reg|inst [17])) ) ) ) # ( \id_stage|forwarding_db|Mux28~1_combout  & ( 
// !\id_stage|forwarding_db|Mux28~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux28~0_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux28~2_combout )))) # (\inst_reg|inst [16] & (!\inst_reg|inst 
// [17])) ) ) ) # ( !\id_stage|forwarding_db|Mux28~1_combout  & ( !\id_stage|forwarding_db|Mux28~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux28~0_combout ))) # (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux28~2_combout )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux28~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux28~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux28~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_db|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~9_combout  = ( \id_stage|forwarding_db|Mux28~7_combout  & ( \id_stage|forwarding_db|Mux28~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux28~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux28~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux28~7_combout  & ( \id_stage|forwarding_db|Mux28~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux28~6_combout )) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux28~8_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux28~7_combout  & ( !\id_stage|forwarding_db|Mux28~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux28~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux28~8_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux28~7_combout  & ( !\id_stage|forwarding_db|Mux28~4_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux28~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux28~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux28~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux28~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux28~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~9 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_db|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux28~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux28~10_combout  = ( \id_stage|forwarding_db|Mux28~11_combout  & ( \id_stage|forwarding_db|Mux28~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux28~11_combout  & ( \id_stage|forwarding_db|Mux28~9_combout  & ( 
// (((\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [3])) # (\id_stage|forwarding_db|Mux28~12_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux28~11_combout  & ( !\id_stage|forwarding_db|Mux28~9_combout  
// ) ) # ( !\id_stage|forwarding_db|Mux28~11_combout  & ( !\id_stage|forwarding_db|Mux28~9_combout  & ( ((\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [3])) # (\id_stage|forwarding_db|Mux28~12_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datac(!\id_stage|forwarding_db|Mux28~12_combout ),
	.datad(!\em_reg|malu [3]),
	.datae(!\id_stage|forwarding_db|Mux28~11_combout ),
	.dataf(!\id_stage|forwarding_db|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux28~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux28~10 .lut_mask = 64'h0F3FFFFF5F7FFFFF;
defparam \id_stage|forwarding_db|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \de_reg|eb[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux28~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[3] .is_wysiwyg = "true";
defparam \de_reg|eb[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \exe_stage|alu_b|y[3]~17 (
// Equation(s):
// \exe_stage|alu_b|y[3]~17_combout  = ( \de_reg|eb [3] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [3]) ) ) # ( !\de_reg|eb [3] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [3]) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(gnd),
	.datad(!\de_reg|eimm [3]),
	.datae(gnd),
	.dataf(!\de_reg|eb [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[3]~17 .extended_lut = "off";
defparam \exe_stage|alu_b|y[3]~17 .lut_mask = 64'h00330033CCFFCCFF;
defparam \exe_stage|alu_b|y[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N3
cyclonev_lcell_comb \exe_stage|alu_b|y[2]~3 (
// Equation(s):
// \exe_stage|alu_b|y[2]~3_combout  = ( \de_reg|eb [2] & ( \de_reg|ealuimm~q  & ( \de_reg|eimm [2] ) ) ) # ( !\de_reg|eb [2] & ( \de_reg|ealuimm~q  & ( \de_reg|eimm [2] ) ) ) # ( \de_reg|eb [2] & ( !\de_reg|ealuimm~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|eimm [2]),
	.datae(!\de_reg|eb [2]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[2]~3 .extended_lut = "off";
defparam \exe_stage|alu_b|y[2]~3 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \exe_stage|alu_b|y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~13 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  = ( \exe_stage|alu_b|y[3]~17_combout  & ( \exe_stage|alu_b|y[2]~3_combout  & ( (!\de_reg|ea [1]) # ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[1]~14_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[0]~0_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[3]~17_combout  & ( \exe_stage|alu_b|y[2]~3_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0])))) # (\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[1]~14_combout ))) # 
// (\de_reg|ea [0] & (\exe_stage|alu_b|y[0]~0_combout )))) ) ) ) # ( \exe_stage|alu_b|y[3]~17_combout  & ( !\exe_stage|alu_b|y[2]~3_combout  & ( (!\de_reg|ea [1] & (((!\de_reg|ea [0])))) # (\de_reg|ea [1] & ((!\de_reg|ea [0] & 
// ((\exe_stage|alu_b|y[1]~14_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[0]~0_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[3]~17_combout  & ( !\exe_stage|alu_b|y[2]~3_combout  & ( (\de_reg|ea [1] & ((!\de_reg|ea [0] & 
// ((\exe_stage|alu_b|y[1]~14_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[0]~0_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[0]~0_combout ),
	.datab(!\exe_stage|alu_b|y[1]~14_combout ),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[3]~17_combout ),
	.dataf(!\exe_stage|alu_b|y[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~13 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~13 .lut_mask = 64'h0305F30503F5F3F5;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~32 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout  = ( \exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[11]~10_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[10]~8_combout ))) # 
// (\de_reg|ea [1]) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] & (!\de_reg|ea [1] & ((\exe_stage|alu_b|y[11]~10_combout )))) # (\de_reg|ea [0] & (((\exe_stage|alu_b|y[10]~8_combout )) # (\de_reg|ea 
// [1]))) ) ) ) # ( \exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] & (((\exe_stage|alu_b|y[11]~10_combout )) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & (!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout ))) ) ) ) 
// # ( !\exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[11]~10_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[10]~8_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[10]~8_combout ),
	.datad(!\exe_stage|alu_b|y[11]~10_combout ),
	.datae(!\exe_stage|alu_b|y[9]~11_combout ),
	.dataf(!\exe_stage|alu_b|y[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~32 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~32 .lut_mask = 64'h048C26AE159D37BF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~24 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0]) # ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[6]~13_combout ))) # (\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[4]~19_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[6]~13_combout ))) # 
// (\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout )))) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[6]~13_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[6]~13_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[4]~19_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[6]~13_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~24 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~24 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~33 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ))) # (\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout )))) # (\de_reg|ea [2] & (!\de_reg|ea [3])) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout )))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~33 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~33 .lut_mask = 64'h028A028A46CE46CE;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[11]~82 (
// Equation(s):
// \exe_stage|call_sub|y[11]~82_combout  = ( \exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|call_sub|y[8]~66_combout  ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|call_sub|y[8]~66_combout  & ( \de_reg|ea [11] ) ) ) # ( 
// \exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|call_sub|y[8]~66_combout  & ( (\exe_stage|call_sub|y[4]~38_combout  & \de_reg|ea [11]) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\de_reg|ea [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exe_stage|alu_b|y[11]~10_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[11]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[11]~82 .extended_lut = "off";
defparam \exe_stage|call_sub|y[11]~82 .lut_mask = 64'h000011113333FFFF;
defparam \exe_stage|call_sub|y[11]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N45
cyclonev_lcell_comb \exe_stage|call_sub|y[11]~83 (
// Equation(s):
// \exe_stage|call_sub|y[11]~83_combout  = ( !\exe_stage|call_sub|y[11]~82_combout  & ( \exe_stage|call_sub|y[8]~63_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout  & (!\exe_stage|alu_b|y[11]~10_combout  $ ((\de_reg|ea [11])))) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout  & (!\exe_stage|call_sub|y[8]~64_combout  & (!\exe_stage|alu_b|y[11]~10_combout  $ (\de_reg|ea [11])))) ) ) ) # ( !\exe_stage|call_sub|y[11]~82_combout  & ( !\exe_stage|call_sub|y[8]~63_combout  & ( 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout ) # (!\exe_stage|call_sub|y[8]~64_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout ),
	.datab(!\exe_stage|alu_b|y[11]~10_combout ),
	.datac(!\de_reg|ea [11]),
	.datad(!\exe_stage|call_sub|y[8]~64_combout ),
	.datae(!\exe_stage|call_sub|y[11]~82_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[11]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[11]~83 .extended_lut = "off";
defparam \exe_stage|call_sub|y[11]~83 .lut_mask = 64'hFFAA0000C3820000;
defparam \exe_stage|call_sub|y[11]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~11_combout  = ( \id_stage|forwarding_da|Mux26~0_combout  & ( \exe_stage|call_sub|y[11]~83_combout  & ( (!\exe_stage|agorithm_logic_unit|Add0~45_sumout  & (\exe_stage|call_sub|y[11]~81_combout  & 
// (\exe_stage|call_sub|y[8]~61_combout ))) # (\exe_stage|agorithm_logic_unit|Add0~45_sumout  & (((\exe_stage|call_sub|y[11]~81_combout  & \exe_stage|call_sub|y[8]~61_combout )) # (\exe_stage|call_sub|y[4]~39_combout ))) ) ) ) # ( 
// \id_stage|forwarding_da|Mux26~0_combout  & ( !\exe_stage|call_sub|y[11]~83_combout  ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~45_sumout ),
	.datab(!\exe_stage|call_sub|y[11]~81_combout ),
	.datac(!\exe_stage|call_sub|y[8]~61_combout ),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(!\id_stage|forwarding_da|Mux26~0_combout ),
	.dataf(!\exe_stage|call_sub|y[11]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~11 .lut_mask = 64'h0000FFFF00000357;
defparam \id_stage|forwarding_da|Mux20~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[11]~84 (
// Equation(s):
// \exe_stage|call_sub|y[11]~84_combout  = ( \exe_stage|call_sub|y[11]~81_combout  & ( (!\exe_stage|call_sub|y[11]~83_combout ) # (((\exe_stage|agorithm_logic_unit|Add0~45_sumout  & \exe_stage|call_sub|y[4]~39_combout )) # 
// (\exe_stage|call_sub|y[8]~61_combout )) ) ) # ( !\exe_stage|call_sub|y[11]~81_combout  & ( (!\exe_stage|call_sub|y[11]~83_combout ) # ((\exe_stage|agorithm_logic_unit|Add0~45_sumout  & \exe_stage|call_sub|y[4]~39_combout )) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~45_sumout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\exe_stage|call_sub|y[11]~83_combout ),
	.datad(!\exe_stage|call_sub|y[8]~61_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[11]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[11]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[11]~84 .extended_lut = "off";
defparam \exe_stage|call_sub|y[11]~84 .lut_mask = 64'hF1F1F1F1F1FFF1FF;
defparam \exe_stage|call_sub|y[11]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N57
cyclonev_lcell_comb \em_reg|malu[11]~feeder (
// Equation(s):
// \em_reg|malu[11]~feeder_combout  = ( \exe_stage|call_sub|y[11]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[11]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em_reg|malu[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em_reg|malu[11]~feeder .extended_lut = "off";
defparam \em_reg|malu[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \em_reg|malu[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N59
dffeas \em_reg|malu[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\em_reg|malu[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[11] .is_wysiwyg = "true";
defparam \em_reg|malu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N56
dffeas \mw_reg|walu[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[11] .is_wysiwyg = "true";
defparam \mw_reg|walu[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \wb_stage|y[11]~25 (
// Equation(s):
// \wb_stage|y[11]~25_combout  = ( \mw_reg|walu [11] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [11]) ) ) # ( !\mw_reg|walu [11] & ( (\mw_reg|wmo [11] & \mw_reg|wm2reg~q ) ) )

	.dataa(!\mw_reg|wmo [11]),
	.datab(!\mw_reg|wm2reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|walu [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[11]~25 .extended_lut = "off";
defparam \wb_stage|y[11]~25 .lut_mask = 64'h11111111DDDDDDDD;
defparam \wb_stage|y[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N26
dffeas \id_stage|rf|register[14][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N41
dffeas \id_stage|rf|register[15][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N56
dffeas \id_stage|rf|register[13][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N53
dffeas \id_stage|rf|register[12][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~8_combout  = ( \id_stage|rf|register[13][11]~q  & ( \id_stage|rf|register[12][11]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][11]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[15][11]~q )))) ) ) ) # ( !\id_stage|rf|register[13][11]~q  & ( \id_stage|rf|register[12][11]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[14][11]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22] & \id_stage|rf|register[15][11]~q )))) ) ) ) # ( \id_stage|rf|register[13][11]~q  & ( !\id_stage|rf|register[12][11]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[14][11]~q  & (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22]) # (\id_stage|rf|register[15][11]~q )))) ) ) ) # ( !\id_stage|rf|register[13][11]~q  & ( !\id_stage|rf|register[12][11]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][11]~q )) # (\inst_reg|inst 
// [21] & ((\id_stage|rf|register[15][11]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[14][11]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[15][11]~q ),
	.datae(!\id_stage|rf|register[13][11]~q ),
	.dataf(!\id_stage|rf|register[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~8 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_da|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N14
dffeas \id_stage|rf|register[1][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N32
dffeas \id_stage|rf|register[3][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \id_stage|rf|register[2][11]~feeder (
// Equation(s):
// \id_stage|rf|register[2][11]~feeder_combout  = ( \wb_stage|y[11]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[11]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][11]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N10
dffeas \id_stage|rf|register[2][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N50
dffeas \id_stage|rf|register[7][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N20
dffeas \id_stage|rf|register[5][11]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][11]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N10
dffeas \id_stage|rf|register[6][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N44
dffeas \id_stage|rf|register[4][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~5_combout  = ( \id_stage|rf|register[6][11]~q  & ( \id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][11]~DUPLICATE_q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][11]~q ))) ) ) ) # ( !\id_stage|rf|register[6][11]~q  & ( \id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|rf|register[5][11]~DUPLICATE_q )))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][11]~q  & (\inst_reg|inst [21]))) ) ) ) # ( \id_stage|rf|register[6][11]~q  & ( !\id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21] & \id_stage|rf|register[5][11]~DUPLICATE_q )))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[7][11]~q ))) ) ) ) # ( !\id_stage|rf|register[6][11]~q  & ( !\id_stage|rf|register[4][11]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][11]~DUPLICATE_q ))) # 
// (\inst_reg|inst [22] & (\id_stage|rf|register[7][11]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[7][11]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[5][11]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[6][11]~q ),
	.dataf(!\id_stage|rf|register[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~6_combout  = ( \id_stage|rf|register[2][11]~q  & ( \id_stage|forwarding_da|Mux20~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][11]~q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][11]~q )))) ) ) ) # ( !\id_stage|rf|register[2][11]~q  & ( \id_stage|forwarding_da|Mux20~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[1][11]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[3][11]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( \id_stage|rf|register[2][11]~q  
// & ( !\id_stage|forwarding_da|Mux20~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][11]~q  & ((\id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[3][11]~q )))) ) ) ) # ( !\id_stage|rf|register[2][11]~q  & ( !\id_stage|forwarding_da|Mux20~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][11]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][11]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|rf|register[1][11]~q ),
	.datac(!\id_stage|rf|register[3][11]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[2][11]~q ),
	.dataf(!\id_stage|forwarding_da|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~6 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_da|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N51
cyclonev_lcell_comb \id_stage|rf|register[27][11]~feeder (
// Equation(s):
// \id_stage|rf|register[27][11]~feeder_combout  = ( \wb_stage|y[11]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[11]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][11]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N53
dffeas \id_stage|rf|register[27][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N35
dffeas \id_stage|rf|register[23][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \id_stage|rf|register[19][11]~feeder (
// Equation(s):
// \id_stage|rf|register[19][11]~feeder_combout  = ( \wb_stage|y[11]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[11]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][11]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N58
dffeas \id_stage|rf|register[19][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N14
dffeas \id_stage|rf|register[31][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~3_combout  = ( \id_stage|rf|register[19][11]~q  & ( \id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][11]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[23][11]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[19][11]~q  & ( \id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][11]~q  & (\inst_reg|inst [24]))) # (\inst_reg|inst [23] 
// & (((\id_stage|rf|register[23][11]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[19][11]~q  & ( !\id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][11]~q ))) # 
// (\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][11]~q )))) ) ) ) # ( !\id_stage|rf|register[19][11]~q  & ( !\id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][11]~q  & (\inst_reg|inst [24]))) 
// # (\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][11]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[27][11]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[23][11]~q ),
	.datae(!\id_stage|rf|register[19][11]~q ),
	.dataf(!\id_stage|rf|register[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~3 .lut_mask = 64'h0434C4F40737C7F7;
defparam \id_stage|forwarding_da|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N8
dffeas \id_stage|rf|register[30][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N50
dffeas \id_stage|rf|register[26][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \id_stage|rf|register[22][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \id_stage|rf|register[18][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~2_combout  = ( \id_stage|rf|register[22][11]~q  & ( \id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][11]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][11]~q ))) ) ) ) # ( !\id_stage|rf|register[22][11]~q  & ( \id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[26][11]~q )))) # (\inst_reg|inst [23] & (\inst_reg|inst 
// [24] & (\id_stage|rf|register[30][11]~q ))) ) ) ) # ( \id_stage|rf|register[22][11]~q  & ( !\id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[26][11]~q )))) # (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[30][11]~q )))) ) ) ) # ( !\id_stage|rf|register[22][11]~q  & ( !\id_stage|rf|register[18][11]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][11]~q ))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[30][11]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[30][11]~q ),
	.datad(!\id_stage|rf|register[26][11]~q ),
	.datae(!\id_stage|rf|register[22][11]~q ),
	.dataf(!\id_stage|rf|register[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N23
dffeas \id_stage|rf|register[17][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N26
dffeas \id_stage|rf|register[25][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N22
dffeas \id_stage|rf|register[29][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N55
dffeas \id_stage|rf|register[21][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~1_combout  = ( \id_stage|rf|register[29][11]~q  & ( \id_stage|rf|register[21][11]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][11]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[25][11]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[29][11]~q  & ( \id_stage|rf|register[21][11]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[17][11]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][11]~q )))) ) ) ) # ( \id_stage|rf|register[29][11]~q  & ( !\id_stage|rf|register[21][11]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[17][11]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[25][11]~q )) # (\inst_reg|inst [23]))) ) ) ) # ( !\id_stage|rf|register[29][11]~q  & ( !\id_stage|rf|register[21][11]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][11]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[25][11]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[17][11]~q ),
	.datad(!\id_stage|rf|register[25][11]~q ),
	.datae(!\id_stage|rf|register[29][11]~q ),
	.dataf(!\id_stage|rf|register[21][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_da|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N32
dffeas \id_stage|rf|register[24][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N52
dffeas \id_stage|rf|register[28][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N10
dffeas \id_stage|rf|register[16][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N50
dffeas \id_stage|rf|register[20][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~0_combout  = ( \id_stage|rf|register[16][11]~q  & ( \id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][11]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[28][11]~q )))) ) ) ) # ( !\id_stage|rf|register[16][11]~q  & ( \id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[24][11]~q  & ((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((!\inst_reg|inst 
// [24]) # (\id_stage|rf|register[28][11]~q )))) ) ) ) # ( \id_stage|rf|register[16][11]~q  & ( !\id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[24][11]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[28][11]~q  & \inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[16][11]~q  & ( !\id_stage|rf|register[20][11]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][11]~q )) # (\inst_reg|inst [23] 
// & ((\id_stage|rf|register[28][11]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[24][11]~q ),
	.datac(!\id_stage|rf|register[28][11]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[16][11]~q ),
	.dataf(!\id_stage|rf|register[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~0 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~4_combout  = ( \id_stage|forwarding_da|Mux20~1_combout  & ( \id_stage|forwarding_da|Mux20~0_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux20~2_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux20~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux20~1_combout  & ( \id_stage|forwarding_da|Mux20~0_combout  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux20~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux20~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux20~1_combout  & ( !\id_stage|forwarding_da|Mux20~0_combout  & ( (!\inst_reg|inst [22] & 
// (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux20~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux20~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux20~1_combout  & ( 
// !\id_stage|forwarding_da|Mux20~0_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux20~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux20~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux20~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux20~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux20~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~4 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N50
dffeas \id_stage|rf|register[11][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N20
dffeas \id_stage|rf|register[10][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N10
dffeas \id_stage|rf|register[8][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \id_stage|rf|register[9][11]~feeder (
// Equation(s):
// \id_stage|rf|register[9][11]~feeder_combout  = ( \wb_stage|y[11]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[11]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][11]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N46
dffeas \id_stage|rf|register[9][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~7_combout  = ( \id_stage|rf|register[8][11]~q  & ( \id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][11]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][11]~q ))) ) ) ) # ( !\id_stage|rf|register[8][11]~q  & ( \id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[10][11]~q )))) # (\inst_reg|inst [21] & (((!\inst_reg|inst 
// [22])) # (\id_stage|rf|register[11][11]~q ))) ) ) ) # ( \id_stage|rf|register[8][11]~q  & ( !\id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[10][11]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][11]~q  & (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[8][11]~q  & ( !\id_stage|rf|register[9][11]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][11]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][11]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][11]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[10][11]~q ),
	.datae(!\id_stage|rf|register[8][11]~q ),
	.dataf(!\id_stage|rf|register[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~7 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \id_stage|forwarding_da|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~9_combout  = ( \id_stage|forwarding_da|Mux20~4_combout  & ( \id_stage|forwarding_da|Mux20~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux20~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux20~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux20~4_combout  & ( \id_stage|forwarding_da|Mux20~7_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux20~6_combout  & \id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )) # 
// (\id_stage|forwarding_da|Mux20~8_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux20~4_combout  & ( !\id_stage|forwarding_da|Mux20~7_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// (\id_stage|forwarding_da|Mux20~6_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux20~8_combout  & ((\id_stage|forwarding_da|Mux27~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux20~4_combout  & ( 
// !\id_stage|forwarding_da|Mux20~7_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux20~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux20~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux20~8_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux20~6_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux20~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux20~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~9 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \id_stage|forwarding_da|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~12_combout  = ( \em_reg|malu [11] & ( \id_stage|forwarding_da|Mux20~9_combout  & ( ((\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout ))) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\em_reg|malu [11] & ( \id_stage|forwarding_da|Mux20~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( \em_reg|malu [11] & ( !\id_stage|forwarding_da|Mux20~9_combout  & ( 
// (\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datae(!\em_reg|malu [11]),
	.dataf(!\id_stage|forwarding_da|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~12 .lut_mask = 64'h0000404000FF40FF;
defparam \id_stage|forwarding_da|Mux20~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux20~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux20~10_combout  = ( \id_stage|forwarding_da|Mux20~12_combout  ) # ( !\id_stage|forwarding_da|Mux20~12_combout  & ( ((!\em_reg|malu [7] & (\id_stage|forwarding_da|Mux26~2_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [11]))) # (\id_stage|forwarding_da|Mux20~11_combout ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux20~11_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux20~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux20~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux20~10 .lut_mask = 64'h333B333BFFFFFFFF;
defparam \id_stage|forwarding_da|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N20
dffeas \de_reg|ea[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux20~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [11]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[11] .is_wysiwyg = "true";
defparam \de_reg|ea[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[10]~77 (
// Equation(s):
// \exe_stage|call_sub|y[10]~77_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( (!\de_reg|ea [10] & (\exe_stage|alu_b|y[10]~8_combout  & \exe_stage|call_sub|y[8]~66_combout )) # (\de_reg|ea [10] & ((\exe_stage|call_sub|y[8]~66_combout ) # 
// (\exe_stage|alu_b|y[10]~8_combout ))) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( (\exe_stage|call_sub|y[8]~66_combout  & ((\exe_stage|alu_b|y[10]~8_combout ) # (\de_reg|ea [10]))) ) )

	.dataa(!\de_reg|ea [10]),
	.datab(gnd),
	.datac(!\exe_stage|alu_b|y[10]~8_combout ),
	.datad(!\exe_stage|call_sub|y[8]~66_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[4]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[10]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[10]~77 .extended_lut = "off";
defparam \exe_stage|call_sub|y[10]~77 .lut_mask = 64'h005F005F055F055F;
defparam \exe_stage|call_sub|y[10]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~22 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  = ( \exe_stage|alu_b|y[4]~19_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1]) # (\exe_stage|alu_b|y[6]~13_combout )))) # (\de_reg|ea [0] & (((!\de_reg|ea [1])) # 
// (\exe_stage|alu_b|y[3]~17_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[4]~19_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\exe_stage|alu_b|y[6]~13_combout  & !\de_reg|ea [1])))) # (\de_reg|ea [0] & (((!\de_reg|ea [1])) # 
// (\exe_stage|alu_b|y[3]~17_combout ))) ) ) ) # ( \exe_stage|alu_b|y[4]~19_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1]) # (\exe_stage|alu_b|y[6]~13_combout )))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[3]~17_combout  & ((\de_reg|ea [1])))) ) ) ) # ( !\exe_stage|alu_b|y[4]~19_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\exe_stage|alu_b|y[6]~13_combout  & !\de_reg|ea [1])))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[3]~17_combout  & ((\de_reg|ea [1])))) ) ) )

	.dataa(!\exe_stage|alu_b|y[3]~17_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[6]~13_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\exe_stage|alu_b|y[4]~19_combout ),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~22 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~22 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~30 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  = ( \exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[7]~2_combout  & ( ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout )))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))))) # (\de_reg|ea 
// [0] & (\de_reg|ea [1])) ) ) ) # ( \exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))))) # 
// (\de_reg|ea [0] & (!\de_reg|ea [1])) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[7]~2_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout 
// ))))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[10]~8_combout ),
	.datad(!\exe_stage|alu_b|y[8]~9_combout ),
	.datae(!\exe_stage|alu_b|y[9]~11_combout ),
	.dataf(!\exe_stage|alu_b|y[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~30 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~30 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~31 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [2]) # ((!\de_reg|ea [3] & 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea [2] & 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout )) # (\de_reg|ea [3] & (!\de_reg|ea [2])) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea 
// [2] & \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout )) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~31 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~31 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[10]~78 (
// Equation(s):
// \exe_stage|call_sub|y[10]~78_combout  = ( \exe_stage|call_sub|y[8]~63_combout  & ( \exe_stage|call_sub|y[8]~64_combout  & ( (!\exe_stage|call_sub|y[10]~77_combout  & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout  & 
// (!\exe_stage|alu_b|y[10]~8_combout  $ (\de_reg|ea [10])))) ) ) ) # ( !\exe_stage|call_sub|y[8]~63_combout  & ( \exe_stage|call_sub|y[8]~64_combout  & ( (!\exe_stage|call_sub|y[10]~77_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ) ) ) ) 
// # ( \exe_stage|call_sub|y[8]~63_combout  & ( !\exe_stage|call_sub|y[8]~64_combout  & ( (!\exe_stage|call_sub|y[10]~77_combout  & (!\exe_stage|alu_b|y[10]~8_combout  $ (\de_reg|ea [10]))) ) ) ) # ( !\exe_stage|call_sub|y[8]~63_combout  & ( 
// !\exe_stage|call_sub|y[8]~64_combout  & ( !\exe_stage|call_sub|y[10]~77_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[10]~77_combout ),
	.datab(!\exe_stage|alu_b|y[10]~8_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ),
	.datad(!\de_reg|ea [10]),
	.datae(!\exe_stage|call_sub|y[8]~63_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[10]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[10]~78 .extended_lut = "off";
defparam \exe_stage|call_sub|y[10]~78 .lut_mask = 64'hAAAA8822A0A08020;
defparam \exe_stage|call_sub|y[10]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~33 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~33_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [8])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [8]))))) ) + ( \de_reg|ea [8] ) + ( \exe_stage|agorithm_logic_unit|Add0~30  ))
// \exe_stage|agorithm_logic_unit|Add0~34  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [8])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [8]))))) ) + ( \de_reg|ea [8] ) + ( \exe_stage|agorithm_logic_unit|Add0~30  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [8]),
	.datad(!\de_reg|eimm [8]),
	.datae(gnd),
	.dataf(!\de_reg|ea [8]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~33_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~33 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~33 .lut_mask = 64'h0000FF000000596A;
defparam \exe_stage|agorithm_logic_unit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~37 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~37_sumout  = SUM(( \de_reg|ea [9] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [9])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [9]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~34  ))
// \exe_stage|agorithm_logic_unit|Add0~38  = CARRY(( \de_reg|ea [9] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [9])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [9]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~34  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [9]),
	.datad(!\de_reg|ea [9]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [9]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~37_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~37 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~37 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~41 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~41_sumout  = SUM(( \de_reg|ea [10] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [10])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [10]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~38  ))
// \exe_stage|agorithm_logic_unit|Add0~42  = CARRY(( \de_reg|ea [10] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [10])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [10]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~38  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [10]),
	.datad(!\de_reg|ea [10]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [10]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~41_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~41 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~41 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~11_combout  = ( \exe_stage|call_sub|y[8]~61_combout  & ( \id_stage|forwarding_da|Mux26~0_combout  & ( (!\exe_stage|call_sub|y[10]~78_combout ) # (((\exe_stage|agorithm_logic_unit|Add0~41_sumout  & 
// \exe_stage|call_sub|y[4]~39_combout )) # (\exe_stage|call_sub|y[10]~76_combout )) ) ) ) # ( !\exe_stage|call_sub|y[8]~61_combout  & ( \id_stage|forwarding_da|Mux26~0_combout  & ( (!\exe_stage|call_sub|y[10]~78_combout ) # 
// ((\exe_stage|agorithm_logic_unit|Add0~41_sumout  & \exe_stage|call_sub|y[4]~39_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[10]~78_combout ),
	.datab(!\exe_stage|call_sub|y[10]~76_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~41_sumout ),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(!\exe_stage|call_sub|y[8]~61_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~11 .lut_mask = 64'h00000000AAAFBBBF;
defparam \id_stage|forwarding_da|Mux21~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \mw_reg|walu[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[10] .is_wysiwyg = "true";
defparam \mw_reg|walu[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \wb_stage|y[10]~29 (
// Equation(s):
// \wb_stage|y[10]~29_combout  = ( \mw_reg|walu [10] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [10]) ) ) # ( !\mw_reg|walu [10] & ( (\mw_reg|wm2reg~q  & \mw_reg|wmo [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(!\mw_reg|wmo [10]),
	.datae(gnd),
	.dataf(!\mw_reg|walu [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[10]~29 .extended_lut = "off";
defparam \wb_stage|y[10]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \wb_stage|y[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N41
dffeas \id_stage|rf|register[13][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N20
dffeas \id_stage|rf|register[14][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N56
dffeas \id_stage|rf|register[15][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N56
dffeas \id_stage|rf|register[12][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~8_combout  = ( \id_stage|rf|register[15][10]~q  & ( \id_stage|rf|register[12][10]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[14][10]~q )))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22])) # (\id_stage|rf|register[13][10]~q ))) ) ) ) # ( !\id_stage|rf|register[15][10]~q  & ( \id_stage|rf|register[12][10]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[14][10]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[13][10]~q  & (!\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[15][10]~q  & ( !\id_stage|rf|register[12][10]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[14][10]~q )))) # (\inst_reg|inst [21] 
// & (((\inst_reg|inst [22])) # (\id_stage|rf|register[13][10]~q ))) ) ) ) # ( !\id_stage|rf|register[15][10]~q  & ( !\id_stage|rf|register[12][10]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[14][10]~q )))) # (\inst_reg|inst 
// [21] & (\id_stage|rf|register[13][10]~q  & (!\inst_reg|inst [22]))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[13][10]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[14][10]~q ),
	.datae(!\id_stage|rf|register[15][10]~q ),
	.dataf(!\id_stage|rf|register[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~8 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_da|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \id_stage|rf|register[3][10]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][10]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N8
dffeas \id_stage|rf|register[1][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N50
dffeas \id_stage|rf|register[6][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N32
dffeas \id_stage|rf|register[4][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N56
dffeas \id_stage|rf|register[5][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N10
dffeas \id_stage|rf|register[7][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~5_combout  = ( \id_stage|rf|register[5][10]~q  & ( \id_stage|rf|register[7][10]~q  & ( ((!\inst_reg|inst [22] & ((\id_stage|rf|register[4][10]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[6][10]~q ))) # 
// (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[5][10]~q  & ( \id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[4][10]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[6][10]~q )))) # 
// (\inst_reg|inst [21] & (((\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[5][10]~q  & ( !\id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[4][10]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[6][10]~q )))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[5][10]~q  & ( !\id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[4][10]~q 
// ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[6][10]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[6][10]~q ),
	.datab(!\id_stage|rf|register[4][10]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[5][10]~q ),
	.dataf(!\id_stage|rf|register[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~5 .lut_mask = 64'h30503F50305F3F5F;
defparam \id_stage|forwarding_da|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N2
dffeas \id_stage|rf|register[2][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~6_combout  = ( \id_stage|forwarding_da|Mux21~5_combout  & ( \id_stage|rf|register[2][10]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][10]~q ))) 
// # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][10]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|forwarding_da|Mux21~5_combout  & ( \id_stage|rf|register[2][10]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((\id_stage|rf|register[1][10]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[3][10]~DUPLICATE_q ))) ) ) ) # ( 
// \id_stage|forwarding_da|Mux21~5_combout  & ( !\id_stage|rf|register[2][10]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][10]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  
// & (\id_stage|rf|register[3][10]~DUPLICATE_q  & ((\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux21~5_combout  & ( !\id_stage|rf|register[2][10]~q  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][10]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][10]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][10]~DUPLICATE_q ),
	.datab(!\id_stage|rf|register[1][10]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux21~5_combout ),
	.dataf(!\id_stage|rf|register[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~6 .lut_mask = 64'h0035F0350F35FF35;
defparam \id_stage|forwarding_da|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \id_stage|rf|register[9][10]~feeder (
// Equation(s):
// \id_stage|rf|register[9][10]~feeder_combout  = \wb_stage|y[10]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_stage|y[10]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][10]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \id_stage|rf|register[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \id_stage|rf|register[9][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N50
dffeas \id_stage|rf|register[11][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N38
dffeas \id_stage|rf|register[10][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N58
dffeas \id_stage|rf|register[8][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~7_combout  = ( \id_stage|rf|register[10][10]~q  & ( \id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][10]~q )))) ) ) ) # ( !\id_stage|rf|register[10][10]~q  & ( \id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[9][10]~q ))) # (\inst_reg|inst [22] & (((\inst_reg|inst 
// [21] & \id_stage|rf|register[11][10]~q )))) ) ) ) # ( \id_stage|rf|register[10][10]~q  & ( !\id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][10]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (((!\inst_reg|inst 
// [21]) # (\id_stage|rf|register[11][10]~q )))) ) ) ) # ( !\id_stage|rf|register[10][10]~q  & ( !\id_stage|rf|register[8][10]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][10]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[9][10]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[11][10]~q ),
	.datae(!\id_stage|rf|register[10][10]~q ),
	.dataf(!\id_stage|rf|register[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~7 .lut_mask = 64'h02075257A2A7F2F7;
defparam \id_stage|forwarding_da|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N50
dffeas \id_stage|rf|register[31][10]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][10]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N55
dffeas \id_stage|rf|register[19][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N38
dffeas \id_stage|rf|register[27][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N26
dffeas \id_stage|rf|register[23][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~3_combout  = ( \id_stage|rf|register[27][10]~q  & ( \id_stage|rf|register[23][10]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[19][10]~q )))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[31][10]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[27][10]~q  & ( \id_stage|rf|register[23][10]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[19][10]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][10]~DUPLICATE_q  & ((\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[27][10]~q  & ( !\id_stage|rf|register[23][10]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][10]~q  & !\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[31][10]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[27][10]~q  & ( !\id_stage|rf|register[23][10]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][10]~q  & 
// !\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][10]~DUPLICATE_q  & ((\inst_reg|inst [23])))) ) ) )

	.dataa(!\id_stage|rf|register[31][10]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[19][10]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[27][10]~q ),
	.dataf(!\id_stage|rf|register[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~3 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \id_stage|forwarding_da|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N15
cyclonev_lcell_comb \id_stage|rf|register[20][10]~feeder (
// Equation(s):
// \id_stage|rf|register[20][10]~feeder_combout  = ( \wb_stage|y[10]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][10]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \id_stage|rf|register[20][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N38
dffeas \id_stage|rf|register[24][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N43
dffeas \id_stage|rf|register[28][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \id_stage|rf|register[16][10]~feeder (
// Equation(s):
// \id_stage|rf|register[16][10]~feeder_combout  = ( \wb_stage|y[10]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][10]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \id_stage|rf|register[16][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~0_combout  = ( \id_stage|rf|register[28][10]~q  & ( \id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[24][10]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst 
// [24])) # (\id_stage|rf|register[20][10]~q ))) ) ) ) # ( !\id_stage|rf|register[28][10]~q  & ( \id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[24][10]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[20][10]~q  & (!\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[28][10]~q  & ( !\id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[24][10]~q )))) # (\inst_reg|inst [23] 
// & (((\inst_reg|inst [24])) # (\id_stage|rf|register[20][10]~q ))) ) ) ) # ( !\id_stage|rf|register[28][10]~q  & ( !\id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[24][10]~q )))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[20][10]~q  & (!\inst_reg|inst [24]))) ) ) )

	.dataa(!\id_stage|rf|register[20][10]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[24][10]~q ),
	.datae(!\id_stage|rf|register[28][10]~q ),
	.dataf(!\id_stage|rf|register[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \id_stage|forwarding_da|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N20
dffeas \id_stage|rf|register[29][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N31
dffeas \id_stage|rf|register[25][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N14
dffeas \id_stage|rf|register[17][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N37
dffeas \id_stage|rf|register[21][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~1_combout  = ( \id_stage|rf|register[17][10]~q  & ( \id_stage|rf|register[21][10]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][10]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][10]~q ))) ) ) ) # ( !\id_stage|rf|register[17][10]~q  & ( \id_stage|rf|register[21][10]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][10]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][10]~q )))) ) ) ) # ( \id_stage|rf|register[17][10]~q  & ( !\id_stage|rf|register[21][10]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][10]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][10]~q )))) ) ) ) # ( !\id_stage|rf|register[17][10]~q  & ( !\id_stage|rf|register[21][10]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][10]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][10]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[29][10]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[25][10]~q ),
	.datae(!\id_stage|rf|register[17][10]~q ),
	.dataf(!\id_stage|rf|register[21][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_da|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N8
dffeas \id_stage|rf|register[22][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N2
dffeas \id_stage|rf|register[30][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N45
cyclonev_lcell_comb \id_stage|rf|register[26][10]~feeder (
// Equation(s):
// \id_stage|rf|register[26][10]~feeder_combout  = ( \wb_stage|y[10]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][10]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N46
dffeas \id_stage|rf|register[26][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \id_stage|rf|register[18][10]~feeder (
// Equation(s):
// \id_stage|rf|register[18][10]~feeder_combout  = ( \wb_stage|y[10]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][10]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N43
dffeas \id_stage|rf|register[18][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~2_combout  = ( \id_stage|rf|register[26][10]~q  & ( \id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][10]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][10]~q )))) ) ) ) # ( !\id_stage|rf|register[26][10]~q  & ( \id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[22][10]~q ))) # (\inst_reg|inst [24] & (((\inst_reg|inst 
// [23] & \id_stage|rf|register[30][10]~q )))) ) ) ) # ( \id_stage|rf|register[26][10]~q  & ( !\id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[22][10]~q  & (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23]) # (\id_stage|rf|register[30][10]~q )))) ) ) ) # ( !\id_stage|rf|register[26][10]~q  & ( !\id_stage|rf|register[18][10]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][10]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[30][10]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[22][10]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[30][10]~q ),
	.datae(!\id_stage|rf|register[26][10]~q ),
	.dataf(!\id_stage|rf|register[18][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~2 .lut_mask = 64'h02075257A2A7F2F7;
defparam \id_stage|forwarding_da|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~4_combout  = ( \inst_reg|inst [22] & ( \id_stage|forwarding_da|Mux21~2_combout  & ( (!\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux21~3_combout ) ) ) ) # ( !\inst_reg|inst [22] & ( 
// \id_stage|forwarding_da|Mux21~2_combout  & ( (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux21~0_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux21~1_combout ))) ) ) ) # ( \inst_reg|inst [22] & ( 
// !\id_stage|forwarding_da|Mux21~2_combout  & ( (\id_stage|forwarding_da|Mux21~3_combout  & \inst_reg|inst [21]) ) ) ) # ( !\inst_reg|inst [22] & ( !\id_stage|forwarding_da|Mux21~2_combout  & ( (!\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux21~0_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux21~1_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux21~3_combout ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux21~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux21~1_combout ),
	.datae(!\inst_reg|inst [22]),
	.dataf(!\id_stage|forwarding_da|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~4 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \id_stage|forwarding_da|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~9_combout  = ( \id_stage|forwarding_da|Mux21~7_combout  & ( \id_stage|forwarding_da|Mux21~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux21~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux21~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux21~7_combout  & ( \id_stage|forwarding_da|Mux21~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux21~6_combout ))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux21~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux21~7_combout  & ( !\id_stage|forwarding_da|Mux21~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux21~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux21~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux21~7_combout  & ( !\id_stage|forwarding_da|Mux21~4_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux21~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux21~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux21~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux21~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux21~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~9 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~12_combout  = ( \id_stage|forwarding_da|Mux12~2_combout  & ( \id_stage|forwarding_da|Mux21~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( !\id_stage|forwarding_da|Mux12~2_combout  & ( 
// \id_stage|forwarding_da|Mux21~9_combout  & ( ((\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & \em_reg|malu [10]))) # (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~2_combout  & 
// ( !\id_stage|forwarding_da|Mux21~9_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & \em_reg|malu [10])) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datad(!\em_reg|malu [10]),
	.datae(!\id_stage|forwarding_da|Mux12~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~12 .lut_mask = 64'h0030000055755555;
defparam \id_stage|forwarding_da|Mux21~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux21~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux21~10_combout  = ( \id_stage|forwarding_da|Mux26~2_combout  & ( (((\mem_stage|dram|altsyncram_component|auto_generated|q_a [10] & !\em_reg|malu [7])) # (\id_stage|forwarding_da|Mux21~12_combout )) # 
// (\id_stage|forwarding_da|Mux21~11_combout ) ) ) # ( !\id_stage|forwarding_da|Mux26~2_combout  & ( (\id_stage|forwarding_da|Mux21~12_combout ) # (\id_stage|forwarding_da|Mux21~11_combout ) ) )

	.dataa(!\id_stage|forwarding_da|Mux21~11_combout ),
	.datab(!\id_stage|forwarding_da|Mux21~12_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux21~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux21~10 .lut_mask = 64'h777777777F777F77;
defparam \id_stage|forwarding_da|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \de_reg|ea[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux21~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [10]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[10] .is_wysiwyg = "true";
defparam \de_reg|ea[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~45 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~45_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [11])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [11]))))) ) + ( \de_reg|ea [11] ) + ( \exe_stage|agorithm_logic_unit|Add0~42  ))
// \exe_stage|agorithm_logic_unit|Add0~46  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [11])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [11]))))) ) + ( \de_reg|ea [11] ) + ( \exe_stage|agorithm_logic_unit|Add0~42  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [11]),
	.datad(!\de_reg|eimm [11]),
	.datae(gnd),
	.dataf(!\de_reg|ea [11]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~45_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~45 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~45 .lut_mask = 64'h0000FF000000396C;
defparam \exe_stage|agorithm_logic_unit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( ((\exe_stage|agorithm_logic_unit|Add0~45_sumout  & (\exe_stage|call_sub|y[4]~39_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # (\em_reg|malu [11]) ) ) # ( 
// !\id_stage|forwarding_db|Mux31~0_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~45_sumout  & (\exe_stage|call_sub|y[4]~39_combout  & \id_stage|forwarding_db|Mux31~1_combout )) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~45_sumout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\em_reg|malu [11]),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~11 .lut_mask = 64'h001100110F1F0F1F;
defparam \id_stage|forwarding_db|Mux20~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~8_combout  = ( \id_stage|rf|register[13][11]~q  & ( \id_stage|rf|register[14][11]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[12][11]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) 
// # ((\id_stage|rf|register[15][11]~q )))) ) ) ) # ( !\id_stage|rf|register[13][11]~q  & ( \id_stage|rf|register[14][11]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[12][11]~q )))) # (\inst_reg|inst [17] & ((!\inst_reg|inst 
// [16]) # ((\id_stage|rf|register[15][11]~q )))) ) ) ) # ( \id_stage|rf|register[13][11]~q  & ( !\id_stage|rf|register[14][11]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[12][11]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & 
// (\inst_reg|inst [16] & (\id_stage|rf|register[15][11]~q ))) ) ) ) # ( !\id_stage|rf|register[13][11]~q  & ( !\id_stage|rf|register[14][11]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[12][11]~q )))) # (\inst_reg|inst [17] 
// & (\inst_reg|inst [16] & (\id_stage|rf|register[15][11]~q ))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[15][11]~q ),
	.datad(!\id_stage|rf|register[12][11]~q ),
	.datae(!\id_stage|rf|register[13][11]~q ),
	.dataf(!\id_stage|rf|register[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~8 .lut_mask = 64'h018923AB45CD67EF;
defparam \id_stage|forwarding_db|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \id_stage|rf|register[5][11] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][11] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~5_combout  = ( \id_stage|rf|register[6][11]~q  & ( \id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[5][11]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[7][11]~q )))) ) ) ) # ( !\id_stage|rf|register[6][11]~q  & ( \id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[5][11]~q ))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[7][11]~q  & \inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[6][11]~q  & ( !\id_stage|rf|register[4][11]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[5][11]~q  & ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16]) # (\id_stage|rf|register[7][11]~q )))) ) ) ) # ( !\id_stage|rf|register[6][11]~q  & ( !\id_stage|rf|register[4][11]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[5][11]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[7][11]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[5][11]~q ),
	.datac(!\id_stage|rf|register[7][11]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[6][11]~q ),
	.dataf(!\id_stage|rf|register[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~5 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_db|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~6_combout  = ( \id_stage|rf|register[2][11]~q  & ( \id_stage|forwarding_db|Mux20~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][11]~q )) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][11]~q )))) ) ) ) # ( !\id_stage|rf|register[2][11]~q  & ( \id_stage|forwarding_db|Mux20~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout ) # ((\id_stage|rf|register[1][11]~q )))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][11]~q )))) ) ) ) # ( \id_stage|rf|register[2][11]~q  
// & ( !\id_stage|forwarding_db|Mux20~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][11]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout ) # ((\id_stage|rf|register[3][11]~q )))) ) ) ) # ( !\id_stage|rf|register[2][11]~q  & ( !\id_stage|forwarding_db|Mux20~5_combout  & ( (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][11]~q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][11]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[1][11]~q ),
	.datad(!\id_stage|rf|register[3][11]~q ),
	.datae(!\id_stage|rf|register[2][11]~q ),
	.dataf(!\id_stage|forwarding_db|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~7_combout  = ( \id_stage|rf|register[8][11]~q  & ( \id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][11]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[11][11]~q ))) ) ) ) # ( !\id_stage|rf|register[8][11]~q  & ( \id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][11]~q 
// ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][11]~q )))) ) ) ) # ( \id_stage|rf|register[8][11]~q  & ( !\id_stage|rf|register[9][11]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][11]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][11]~q )))) ) ) ) # ( !\id_stage|rf|register[8][11]~q  & ( !\id_stage|rf|register[9][11]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][11]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][11]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][11]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[10][11]~q ),
	.datae(!\id_stage|rf|register[8][11]~q ),
	.dataf(!\id_stage|rf|register[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~7 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_db|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~3_combout  = ( \id_stage|rf|register[19][11]~q  & ( \id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][11]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst 
// [18])) # (\id_stage|rf|register[27][11]~q ))) ) ) ) # ( !\id_stage|rf|register[19][11]~q  & ( \id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[23][11]~q  & \inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((\inst_reg|inst [18])) # (\id_stage|rf|register[27][11]~q ))) ) ) ) # ( \id_stage|rf|register[19][11]~q  & ( !\id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][11]~q )))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[27][11]~q  & ((!\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[19][11]~q  & ( !\id_stage|rf|register[31][11]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[23][11]~q  & \inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[27][11]~q  & ((!\inst_reg|inst [18])))) ) ) )

	.dataa(!\id_stage|rf|register[27][11]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[23][11]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[19][11]~q ),
	.dataf(!\id_stage|rf|register[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~3 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \id_stage|forwarding_db|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~2_combout  = ( \id_stage|rf|register[22][11]~q  & ( \id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][11]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[30][11]~q ))) ) ) ) # ( !\id_stage|rf|register[22][11]~q  & ( \id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][11]~q 
// ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][11]~q )))) ) ) ) # ( \id_stage|rf|register[22][11]~q  & ( !\id_stage|rf|register[18][11]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[26][11]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][11]~q )))) ) ) ) # ( !\id_stage|rf|register[22][11]~q  & ( !\id_stage|rf|register[18][11]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[26][11]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][11]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[30][11]~q ),
	.datad(!\id_stage|rf|register[26][11]~q ),
	.datae(!\id_stage|rf|register[22][11]~q ),
	.dataf(!\id_stage|rf|register[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~2 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N53
dffeas \id_stage|rf|register[28][11]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[11]~25_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][11]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~0_combout  = ( \id_stage|rf|register[16][11]~q  & ( \id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][11]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][11]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[16][11]~q  & ( \id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[24][11]~q )))) # (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[28][11]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[16][11]~q  & ( !\id_stage|rf|register[20][11]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[24][11]~q )))) # 
// (\inst_reg|inst [18] & (\inst_reg|inst [19] & (\id_stage|rf|register[28][11]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[16][11]~q  & ( !\id_stage|rf|register[20][11]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[24][11]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][11]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[28][11]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[24][11]~q ),
	.datae(!\id_stage|rf|register[16][11]~q ),
	.dataf(!\id_stage|rf|register[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~1_combout  = ( \id_stage|rf|register[21][11]~q  & ( \id_stage|rf|register[29][11]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[17][11]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[25][11]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[21][11]~q  & ( \id_stage|rf|register[29][11]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[17][11]~q  & ((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18]) # 
// (\id_stage|rf|register[25][11]~q )))) ) ) ) # ( \id_stage|rf|register[21][11]~q  & ( !\id_stage|rf|register[29][11]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[17][11]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[25][11]~q  & !\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[21][11]~q  & ( !\id_stage|rf|register[29][11]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[17][11]~q )) # (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[25][11]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[17][11]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[25][11]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[21][11]~q ),
	.dataf(!\id_stage|rf|register[29][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~1 .lut_mask = 64'h470047CC473347FF;
defparam \id_stage|forwarding_db|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~4_combout  = ( \id_stage|forwarding_db|Mux20~0_combout  & ( \id_stage|forwarding_db|Mux20~1_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux20~2_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux20~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux20~0_combout  & ( \id_stage|forwarding_db|Mux20~1_combout  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux20~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux20~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux20~0_combout  & ( !\id_stage|forwarding_db|Mux20~1_combout  & ( (!\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux20~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux20~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux20~0_combout  & ( 
// !\id_stage|forwarding_db|Mux20~1_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux20~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux20~3_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux20~3_combout ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|forwarding_db|Mux20~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux20~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~4 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_db|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~9_combout  = ( \id_stage|forwarding_db|Mux20~7_combout  & ( \id_stage|forwarding_db|Mux20~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux20~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux20~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux20~7_combout  & ( \id_stage|forwarding_db|Mux20~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux20~6_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux20~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux20~7_combout  & ( !\id_stage|forwarding_db|Mux20~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux20~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux20~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux20~7_combout  & ( !\id_stage|forwarding_db|Mux20~4_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux20~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux20~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux20~8_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux20~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux20~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_db|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~12_combout  = ( \exe_stage|call_sub|y[11]~81_combout  & ( \id_stage|forwarding_db|Mux20~9_combout  & ( ((\exe_stage|call_sub|y[8]~61_combout  & \id_stage|forwarding_db|Mux31~1_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\exe_stage|call_sub|y[11]~81_combout  & ( \id_stage|forwarding_db|Mux20~9_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( \exe_stage|call_sub|y[11]~81_combout  & ( 
// !\id_stage|forwarding_db|Mux20~9_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & \id_stage|forwarding_db|Mux31~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(!\exe_stage|call_sub|y[11]~81_combout ),
	.dataf(!\id_stage|forwarding_db|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~12 .lut_mask = 64'h000000330F0F0F3F;
defparam \id_stage|forwarding_db|Mux20~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux20~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux20~10_combout  = ( \mem_stage|mem_out_mux|y[11]~23_combout  & ( \id_stage|forwarding_db|Mux20~12_combout  ) ) # ( !\mem_stage|mem_out_mux|y[11]~23_combout  & ( \id_stage|forwarding_db|Mux20~12_combout  ) ) # ( 
// \mem_stage|mem_out_mux|y[11]~23_combout  & ( !\id_stage|forwarding_db|Mux20~12_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # (((\id_stage|forwarding_db|Mux31~1_combout  & !\exe_stage|call_sub|y[11]~83_combout )) # 
// (\id_stage|forwarding_db|Mux20~11_combout )) ) ) ) # ( !\mem_stage|mem_out_mux|y[11]~23_combout  & ( !\id_stage|forwarding_db|Mux20~12_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & !\exe_stage|call_sub|y[11]~83_combout )) # 
// (\id_stage|forwarding_db|Mux20~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux20~11_combout ),
	.datad(!\exe_stage|call_sub|y[11]~83_combout ),
	.datae(!\mem_stage|mem_out_mux|y[11]~23_combout ),
	.dataf(!\id_stage|forwarding_db|Mux20~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux20~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux20~10 .lut_mask = 64'h3F0FBFAFFFFFFFFF;
defparam \id_stage|forwarding_db|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N26
dffeas \de_reg|eb[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux20~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[11] .is_wysiwyg = "true";
defparam \de_reg|eb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \exe_stage|alu_b|y[11]~10 (
// Equation(s):
// \exe_stage|alu_b|y[11]~10_combout  = ( \de_reg|eb [11] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [11]) ) ) # ( !\de_reg|eb [11] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [11]),
	.datae(gnd),
	.dataf(!\de_reg|eb [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[11]~10 .extended_lut = "off";
defparam \exe_stage|alu_b|y[11]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \exe_stage|alu_b|y[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~38 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout  = ( \exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[13]~7_combout  & ( ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[14]~4_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout ))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[13]~7_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0]) # (\exe_stage|alu_b|y[14]~4_combout )))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout  & ((!\de_reg|ea 
// [0])))) ) ) ) # ( \exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[13]~7_combout  & ( (!\de_reg|ea [1] & (((\exe_stage|alu_b|y[14]~4_combout  & !\de_reg|ea [0])))) # (\de_reg|ea [1] & (((\de_reg|ea [0])) # (\exe_stage|alu_b|y[12]~5_combout ))) ) 
// ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[13]~7_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[14]~4_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[12]~5_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[14]~4_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[11]~10_combout ),
	.dataf(!\exe_stage|alu_b|y[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~38 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~38 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~56 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout  = ( \de_reg|eb [20] & ( (\de_reg|eb [22]) # (\de_reg|ea [1]) ) ) # ( !\de_reg|eb [20] & ( (!\de_reg|ea [1] & \de_reg|eb [22]) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(gnd),
	.datac(!\de_reg|eb [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~56 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~56 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~53 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout  = ( \de_reg|eb [21] & ( (!\de_reg|ea [1]) # (\de_reg|eb [19]) ) ) # ( !\de_reg|eb [21] & ( (\de_reg|eb [19] & \de_reg|ea [1]) ) )

	.dataa(!\de_reg|eb [19]),
	.datab(gnd),
	.datac(!\de_reg|ea [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~53 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~53 .lut_mask = 64'h05050505F5F5F5F5;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~57 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout  & ( (!\de_reg|ealuimm~q  & (((\de_reg|ea [0])) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout ))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout  & ( (!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout  & (!\de_reg|ea [0]))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~56_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~57 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~57 .lut_mask = 64'h404F404F707F707F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~58 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  & ( (!\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  
// & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout  & \de_reg|ea [3]) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ),
	.datab(!\de_reg|ea [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~58 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~58 .lut_mask = 64'h11111111DDDDDDDD;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~101 (
// Equation(s):
// \exe_stage|call_sub|y[17]~101_combout  = ( \de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [2] & \de_reg|ea [4]) ) ) ) # ( !\de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( 
// (!\de_reg|ealuc [2]) # (!\de_reg|ea [4]) ) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|ea [4]),
	.datae(!\de_reg|ea [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~101 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~101 .lut_mask = 64'h00000000FFAA00AA;
defparam \exe_stage|call_sub|y[17]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~46 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout  = ( \de_reg|eb [16] & ( (!\de_reg|ealuimm~q  & (((\de_reg|eb [18])) # (\de_reg|ea [1]))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) # ( !\de_reg|eb [16] & ( (!\de_reg|ealuimm~q  & 
// (!\de_reg|ea [1] & (\de_reg|eb [18]))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|eb [18]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\de_reg|eb [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~46 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~46 .lut_mask = 64'h202F202F707F707F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~44 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [17] & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [15])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [15]))) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [17] & ( (!\de_reg|ealuimm~q 
// ) # (\de_reg|eimm [16]) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [17] & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [15])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [15]))) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [17] & ( (\de_reg|eimm [16] & \de_reg|ealuimm~q ) 
// ) ) )

	.dataa(!\de_reg|eb [15]),
	.datab(!\de_reg|eimm [15]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~44 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~44 .lut_mask = 64'h000F5533FF0F5533;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~47 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( ((!\de_reg|ea [0] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout )) # (\de_reg|ea [0] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )))) # (\de_reg|ea [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [0] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout )) # (\de_reg|ea 
// [0] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ))))) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~47 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~47 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[22]~131 (
// Equation(s):
// \exe_stage|call_sub|y[22]~131_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & ( ((\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout  & \exe_stage|call_sub|y[17]~101_combout 
// )) # (\exe_stage|call_sub|y[17]~102_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & ( (\exe_stage|call_sub|y[17]~101_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout ) # (\exe_stage|call_sub|y[17]~102_combout ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & ( 
// (!\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout  & \exe_stage|call_sub|y[17]~101_combout )) # (\exe_stage|call_sub|y[17]~102_combout  & ((!\exe_stage|call_sub|y[17]~101_combout ))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout  & \exe_stage|call_sub|y[17]~101_combout 
// )) ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~102_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout ),
	.datac(!\exe_stage|call_sub|y[17]~101_combout ),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[22]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[22]~131 .extended_lut = "off";
defparam \exe_stage|call_sub|y[22]~131 .lut_mask = 64'h0202525207075757;
defparam \exe_stage|call_sub|y[22]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~17 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~17_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( (!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ))) # (\de_reg|ea [3] & (!\de_reg|ea [2])) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout  & !\de_reg|ea [3]) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~17 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~17 .lut_mask = 64'h0F000F000FAA0FAA;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~98 (
// Equation(s):
// \exe_stage|call_sub|y[17]~98_combout  = ( \de_reg|ealuc [3] & ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\de_reg|ealuc [2] ) ) ) # ( \de_reg|ealuc [3] & ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [3]),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~98 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~98 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \exe_stage|call_sub|y[17]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~49 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~49_combout  = ( \de_reg|eb [30] & ( \de_reg|eb [31] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( !\de_reg|eb [30] & ( \de_reg|eb [31] & ( (!\de_reg|ealuimm~q  & (((\de_reg|ea [1])) # (\de_reg|ea 
// [0]))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) ) # ( \de_reg|eb [30] & ( !\de_reg|eb [31] & ( (!\de_reg|ealuimm~q  & (!\de_reg|ea [0] & ((!\de_reg|ea [1])))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) ) # ( !\de_reg|eb [30] & ( 
// !\de_reg|eb [31] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [1]),
	.datae(!\de_reg|eb [30]),
	.dataf(!\de_reg|eb [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~49 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~49 .lut_mask = 64'h05058D0527AFAFAF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~48 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~48_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eimm [16] ) ) # ( !\de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~48 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~48 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~50 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~50_combout  = ( \exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~48_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3]) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout 
// )))) # (\de_reg|ea [2] & (((\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout )) # (\de_reg|ea [3]))) ) ) ) # ( !\exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~48_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3]) # 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout )))) # (\de_reg|ea [2] & (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ))) ) ) ) # ( \exe_stage|alu_b|y[31]~15_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~48_combout  & ( (!\de_reg|ea [2] & (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout )))) # (\de_reg|ea [2] & (((\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout )) # (\de_reg|ea 
// [3]))) ) ) ) # ( !\exe_stage|alu_b|y[31]~15_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~48_combout  & ( (!\de_reg|ea [2] & (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout )))) # (\de_reg|ea [2] & (!\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~49_combout ),
	.datae(!\exe_stage|alu_b|y[31]~15_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~50 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~50 .lut_mask = 64'h042615378CAE9DBF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~99 (
// Equation(s):
// \exe_stage|call_sub|y[17]~99_combout  = ( \de_reg|ealuc [3] & ( (!\de_reg|ealuc [2]) # (\exe_stage|agorithm_logic_unit|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~99 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~99 .lut_mask = 64'h00000000F0FFF0FF;
defparam \exe_stage|call_sub|y[17]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[22]~130 (
// Equation(s):
// \exe_stage|call_sub|y[22]~130_combout  = ( \exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|call_sub|y[17]~98_combout  & \exe_stage|agorithm_logic_unit|ShiftRight1~50_combout ) ) ) # ( !\exe_stage|call_sub|y[17]~99_combout  & ( 
// (!\exe_stage|call_sub|y[17]~98_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ))) # (\exe_stage|call_sub|y[17]~98_combout  & (\exe_stage|alu_b|y[31]~15_combout )) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ),
	.datac(!\exe_stage|call_sub|y[17]~98_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~50_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[22]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[22]~130 .extended_lut = "off";
defparam \exe_stage|call_sub|y[22]~130 .lut_mask = 64'h3535353500F000F0;
defparam \exe_stage|call_sub|y[22]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[22]~132 (
// Equation(s):
// \exe_stage|call_sub|y[22]~132_combout  = ( \exe_stage|alu_b|y[6]~13_combout  & ( \exe_stage|call_sub|y[22]~130_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (((\exe_stage|agorithm_logic_unit|s~5_combout )) # (\de_reg|ealuc [0]))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & ((!\de_reg|ealuc [0]) # ((\exe_stage|call_sub|y[22]~131_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[6]~13_combout  & ( \exe_stage|call_sub|y[22]~130_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & 
// (((\exe_stage|agorithm_logic_unit|s~5_combout )) # (\de_reg|ealuc [0]))) # (\exe_stage|call_sub|y[17]~105_combout  & (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[22]~131_combout )))) ) ) ) # ( \exe_stage|alu_b|y[6]~13_combout  & ( 
// !\exe_stage|call_sub|y[22]~130_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (!\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|s~5_combout ))) # (\exe_stage|call_sub|y[17]~105_combout  & ((!\de_reg|ealuc [0]) # 
// ((\exe_stage|call_sub|y[22]~131_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[6]~13_combout  & ( !\exe_stage|call_sub|y[22]~130_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (!\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|s~5_combout ))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[22]~131_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~105_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|agorithm_logic_unit|s~5_combout ),
	.datad(!\exe_stage|call_sub|y[22]~131_combout ),
	.datae(!\exe_stage|alu_b|y[6]~13_combout ),
	.dataf(!\exe_stage|call_sub|y[22]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[22]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[22]~132 .extended_lut = "off";
defparam \exe_stage|call_sub|y[22]~132 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \exe_stage|call_sub|y[22]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[22]~134 (
// Equation(s):
// \exe_stage|call_sub|y[22]~134_combout  = ( \exe_stage|agorithm_logic_unit|Add0~99_sumout  & ( \exe_stage|call_sub|y[22]~132_combout  & ( ((\exe_stage|call_sub|y[17]~30_combout ) # (\exe_stage|call_sub|y[22]~133_combout )) # 
// (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~99_sumout  & ( \exe_stage|call_sub|y[22]~132_combout  & ( (\exe_stage|call_sub|y[17]~30_combout ) # (\exe_stage|call_sub|y[22]~133_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Add0~99_sumout  & ( !\exe_stage|call_sub|y[22]~132_combout  & ( (\exe_stage|call_sub|y[22]~133_combout ) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~99_sumout  & ( 
// !\exe_stage|call_sub|y[22]~132_combout  & ( \exe_stage|call_sub|y[22]~133_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[22]~133_combout ),
	.datad(!\exe_stage|call_sub|y[17]~30_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~99_sumout ),
	.dataf(!\exe_stage|call_sub|y[22]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[22]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[22]~134 .extended_lut = "off";
defparam \exe_stage|call_sub|y[22]~134 .lut_mask = 64'h0F0F5F5F0FFF5FFF;
defparam \exe_stage|call_sub|y[22]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [22] ) )

	.dataa(!\em_reg|malu [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~11 .lut_mask = 64'h0000000055555555;
defparam \id_stage|forwarding_db|Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~8_combout  = ( \id_stage|rf|register[14][22]~q  & ( \id_stage|rf|register[15][22]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[13][22]~q )))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[14][22]~q  & ( \id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[12][22]~q  & ((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17]) # 
// (\id_stage|rf|register[13][22]~q )))) ) ) ) # ( \id_stage|rf|register[14][22]~q  & ( !\id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[12][22]~q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][22]~q  & !\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[14][22]~q  & ( !\id_stage|rf|register[15][22]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][22]~q )) # (\inst_reg|inst 
// [16] & ((\id_stage|rf|register[13][22]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[12][22]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[13][22]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[14][22]~q ),
	.dataf(!\id_stage|rf|register[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~8 .lut_mask = 64'h470047CC473347FF;
defparam \id_stage|forwarding_db|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~2_combout  = ( \id_stage|rf|register[26][22]~q  & ( \id_stage|rf|register[18][22]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][22]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][22]~q )))) ) ) ) # ( !\id_stage|rf|register[26][22]~q  & ( \id_stage|rf|register[18][22]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[22][22]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[30][22]~q  & \inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[26][22]~q  & ( !\id_stage|rf|register[18][22]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[22][22]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] 
// & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[30][22]~q )))) ) ) ) # ( !\id_stage|rf|register[26][22]~q  & ( !\id_stage|rf|register[18][22]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][22]~q )) # (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[30][22]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][22]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[30][22]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[26][22]~q ),
	.dataf(!\id_stage|rf|register[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~2 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_db|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N37
dffeas \id_stage|rf|register[29][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N41
dffeas \id_stage|rf|register[21][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~1_combout  = ( \id_stage|rf|register[17][22]~q  & ( \id_stage|rf|register[21][22]~DUPLICATE_q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][22]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[29][22]~q )))) ) ) ) # ( !\id_stage|rf|register[17][22]~q  & ( \id_stage|rf|register[21][22]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[25][22]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][22]~q ))))) ) ) ) # ( \id_stage|rf|register[17][22]~q  & ( !\id_stage|rf|register[21][22]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18])) # 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][22]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][22]~q ))))) ) ) ) # ( !\id_stage|rf|register[17][22]~q  & ( !\id_stage|rf|register[21][22]~DUPLICATE_q  & ( 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][22]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][22]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[25][22]~q ),
	.datad(!\id_stage|rf|register[29][22]~q ),
	.datae(!\id_stage|rf|register[17][22]~q ),
	.dataf(!\id_stage|rf|register[21][22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N50
dffeas \id_stage|rf|register[23][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~3_combout  = ( \id_stage|rf|register[31][22]~q  & ( \id_stage|rf|register[27][22]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][22]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][22]~DUPLICATE_q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[31][22]~q  & ( \id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][22]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[23][22]~DUPLICATE_q )))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[31][22]~q  & ( !\id_stage|rf|register[27][22]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[19][22]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][22]~DUPLICATE_q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[31][22]~q  & ( !\id_stage|rf|register[27][22]~q  & ( 
// (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][22]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][22]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[23][22]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[19][22]~q ),
	.datae(!\id_stage|rf|register[31][22]~q ),
	.dataf(!\id_stage|rf|register[27][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~3 .lut_mask = 64'h04C407C734F437F7;
defparam \id_stage|forwarding_db|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~0_combout  = ( \id_stage|rf|register[24][22]~q  & ( \id_stage|rf|register[16][22]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][22]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][22]~q ))) ) ) ) # ( !\id_stage|rf|register[24][22]~q  & ( \id_stage|rf|register[16][22]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[20][22]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][22]~q )))) ) ) ) # ( \id_stage|rf|register[24][22]~q  & ( !\id_stage|rf|register[16][22]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][22]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][22]~q )))) ) ) ) # ( !\id_stage|rf|register[24][22]~q  & ( !\id_stage|rf|register[16][22]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][22]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][22]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][22]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[20][22]~q ),
	.datae(!\id_stage|rf|register[24][22]~q ),
	.dataf(!\id_stage|rf|register[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_db|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~4_combout  = ( \id_stage|forwarding_db|Mux9~3_combout  & ( \id_stage|forwarding_db|Mux9~0_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux9~1_combout )))) # (\inst_reg|inst [17] & 
// (((\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux9~2_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux9~3_combout  & ( \id_stage|forwarding_db|Mux9~0_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # 
// (\id_stage|forwarding_db|Mux9~1_combout )))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux9~2_combout  & (!\inst_reg|inst [16]))) ) ) ) # ( \id_stage|forwarding_db|Mux9~3_combout  & ( !\id_stage|forwarding_db|Mux9~0_combout  & ( (!\inst_reg|inst 
// [17] & (((\inst_reg|inst [16] & \id_stage|forwarding_db|Mux9~1_combout )))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux9~2_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux9~3_combout  & ( 
// !\id_stage|forwarding_db|Mux9~0_combout  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & \id_stage|forwarding_db|Mux9~1_combout )))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux9~2_combout  & (!\inst_reg|inst [16]))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|forwarding_db|Mux9~2_combout ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|forwarding_db|Mux9~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux9~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_db|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N56
dffeas \id_stage|rf|register[1][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \id_stage|rf|register[6][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \id_stage|rf|register[5][22]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][22]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~5_combout  = ( \id_stage|rf|register[5][22]~DUPLICATE_q  & ( \id_stage|rf|register[7][22]~q  & ( ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][22]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][22]~q ))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[5][22]~DUPLICATE_q  & ( \id_stage|rf|register[7][22]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][22]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[6][22]~q )))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[5][22]~DUPLICATE_q  & ( !\id_stage|rf|register[7][22]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[4][22]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][22]~q )))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[5][22]~DUPLICATE_q  & ( !\id_stage|rf|register[7][22]~q  & ( 
// (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][22]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][22]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[6][22]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[4][22]~q ),
	.datae(!\id_stage|rf|register[5][22]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~5 .lut_mask = 64'h02A252F207A757F7;
defparam \id_stage|forwarding_db|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~6_combout  = ( \id_stage|rf|register[1][22]~q  & ( \id_stage|forwarding_db|Mux9~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][22]~q ))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][22]~q ))) ) ) ) # ( !\id_stage|rf|register[1][22]~q  & ( \id_stage|forwarding_db|Mux9~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (((!\id_stage|forwarding_db|Mux17~3_combout )))) # (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][22]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][22]~q 
// )))) ) ) ) # ( \id_stage|rf|register[1][22]~q  & ( !\id_stage|forwarding_db|Mux9~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|forwarding_db|Mux17~3_combout )))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][22]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][22]~q )))) ) ) ) # ( !\id_stage|rf|register[1][22]~q  & ( !\id_stage|forwarding_db|Mux9~5_combout  & 
// ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][22]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][22]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|rf|register[3][22]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|rf|register[2][22]~q ),
	.datae(!\id_stage|rf|register[1][22]~q ),
	.dataf(!\id_stage|forwarding_db|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~6 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_db|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N38
dffeas \id_stage|rf|register[9][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \id_stage|rf|register[10][22] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[22]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][22] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~7_combout  = ( \id_stage|rf|register[8][22]~q  & ( \id_stage|rf|register[11][22]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[9][22]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[10][22]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[8][22]~q  & ( \id_stage|rf|register[11][22]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|rf|register[9][22]~q ))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[10][22]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|rf|register[8][22]~q  & ( !\id_stage|rf|register[11][22]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[9][22]~q )))) # (\inst_reg|inst 
// [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[10][22]~q )))) ) ) ) # ( !\id_stage|rf|register[8][22]~q  & ( !\id_stage|rf|register[11][22]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|rf|register[9][22]~q ))) # (\inst_reg|inst 
// [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[10][22]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[9][22]~q ),
	.datad(!\id_stage|rf|register[10][22]~q ),
	.datae(!\id_stage|rf|register[8][22]~q ),
	.dataf(!\id_stage|rf|register[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~7 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~9_combout  = ( \id_stage|forwarding_db|Mux9~6_combout  & ( \id_stage|forwarding_db|Mux9~7_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux9~4_combout )) # 
// (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux9~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux9~6_combout  & ( 
// \id_stage|forwarding_db|Mux9~7_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux9~4_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux9~8_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux9~6_combout  & ( !\id_stage|forwarding_db|Mux9~7_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux9~4_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux9~8_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux9~6_combout  & ( !\id_stage|forwarding_db|Mux9~7_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux9~4_combout )))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux9~8_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux9~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux9~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux9~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \id_stage|forwarding_db|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [22] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~10 .lut_mask = 64'h0000000088888888;
defparam \id_stage|forwarding_db|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux9~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux9~12_combout  = ( \id_stage|forwarding_db|Mux9~9_combout  & ( \id_stage|forwarding_db|Mux9~10_combout  ) ) # ( !\id_stage|forwarding_db|Mux9~9_combout  & ( \id_stage|forwarding_db|Mux9~10_combout  ) ) # ( 
// \id_stage|forwarding_db|Mux9~9_combout  & ( !\id_stage|forwarding_db|Mux9~10_combout  & ( (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[22]~134_combout )) # (\id_stage|forwarding_db|Mux9~11_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux9~9_combout  & ( !\id_stage|forwarding_db|Mux9~10_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[22]~134_combout )) # 
// (\id_stage|forwarding_db|Mux9~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[22]~134_combout ),
	.datad(!\id_stage|forwarding_db|Mux9~11_combout ),
	.datae(!\id_stage|forwarding_db|Mux9~9_combout ),
	.dataf(!\id_stage|forwarding_db|Mux9~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux9~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux9~12 .lut_mask = 64'h03FF57FFFFFFFFFF;
defparam \id_stage|forwarding_db|Mux9~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N56
dffeas \de_reg|eb[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[22] .is_wysiwyg = "true";
defparam \de_reg|eb[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~22 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~22_combout  = ( \de_reg|eb [23] & ( \de_reg|eb [24] & ( (!\de_reg|ea [0] & (((\de_reg|eb [22])) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\de_reg|eb [25])))) ) ) ) # ( !\de_reg|eb [23] & ( 
// \de_reg|eb [24] & ( (!\de_reg|ea [0] & (((\de_reg|eb [22])) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & (\de_reg|ea [1] & (\de_reg|eb [25]))) ) ) ) # ( \de_reg|eb [23] & ( !\de_reg|eb [24] & ( (!\de_reg|ea [0] & (!\de_reg|ea [1] & ((\de_reg|eb [22])))) # 
// (\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\de_reg|eb [25])))) ) ) ) # ( !\de_reg|eb [23] & ( !\de_reg|eb [24] & ( (!\de_reg|ea [0] & (!\de_reg|ea [1] & ((\de_reg|eb [22])))) # (\de_reg|ea [0] & (\de_reg|ea [1] & (\de_reg|eb [25]))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [25]),
	.datad(!\de_reg|eb [22]),
	.datae(!\de_reg|eb [23]),
	.dataf(!\de_reg|eb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~22 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~22 .lut_mask = 64'h018945CD23AB67EF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~16 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~16_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( (!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout )) # (\de_reg|ea [2]))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( (!\de_reg|ealuimm~q  & (!\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout )))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~16 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~16 .lut_mask = 64'h03A303A353F353F3;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[14]~193 (
// Equation(s):
// \exe_stage|call_sub|y[14]~193_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~18_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( (!\exe_stage|call_sub|y[14]~96_combout  & ((!\exe_stage|call_sub|y[8]~58_combout  & 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ))) # (\exe_stage|call_sub|y[8]~58_combout  & (!\exe_stage|call_sub|y[14]~95_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & 
// ( (!\exe_stage|call_sub|y[14]~96_combout  & ((!\exe_stage|call_sub|y[8]~58_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ))) # (\exe_stage|call_sub|y[8]~58_combout  & (!\exe_stage|call_sub|y[14]~95_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~18_combout  & ( !\exe_stage|call_sub|y[8]~57_combout  & ( (!\exe_stage|call_sub|y[14]~96_combout  & !\exe_stage|call_sub|y[8]~58_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout  & ( 
// !\exe_stage|call_sub|y[8]~57_combout  & ( !\exe_stage|call_sub|y[14]~96_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[14]~96_combout ),
	.datab(!\exe_stage|call_sub|y[8]~58_combout ),
	.datac(!\exe_stage|call_sub|y[14]~95_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~16_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[14]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[14]~193 .extended_lut = "off";
defparam \exe_stage|call_sub|y[14]~193 .lut_mask = 64'hAAAA8888A820A820;
defparam \exe_stage|call_sub|y[14]~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N35
dffeas \de_reg|eimm[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[14] .is_wysiwyg = "true";
defparam \de_reg|eimm[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~6_combout  = ( \de_reg|eb [17] & ( \de_reg|ea [1] & ( (!\de_reg|ea [0] & ((\de_reg|eb [18]))) # (\de_reg|ea [0] & (\de_reg|eb [19])) ) ) ) # ( !\de_reg|eb [17] & ( \de_reg|ea [1] & ( (!\de_reg|ea [0] & 
// ((\de_reg|eb [18]))) # (\de_reg|ea [0] & (\de_reg|eb [19])) ) ) ) # ( \de_reg|eb [17] & ( !\de_reg|ea [1] & ( (\de_reg|ea [0]) # (\de_reg|eb [16]) ) ) ) # ( !\de_reg|eb [17] & ( !\de_reg|ea [1] & ( (\de_reg|eb [16] & !\de_reg|ea [0]) ) ) )

	.dataa(!\de_reg|eb [19]),
	.datab(!\de_reg|eb [18]),
	.datac(!\de_reg|eb [16]),
	.datad(!\de_reg|ea [0]),
	.datae(!\de_reg|eb [17]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~6 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~6 .lut_mask = 64'h0F000FFF33553355;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~1_combout  = ( \exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[15]~6_combout  & ( ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[14]~4_combout )))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[15]~6_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout  & ((!\de_reg|ea [0])))) # (\de_reg|ea [1] & (((\de_reg|ea [0]) # 
// (\exe_stage|alu_b|y[14]~4_combout )))) ) ) ) # ( \exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[15]~6_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0])) # (\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & 
// (((\exe_stage|alu_b|y[14]~4_combout  & !\de_reg|ea [0])))) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[15]~6_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout )) # (\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[14]~4_combout ))))) ) ) )

	.dataa(!\exe_stage|alu_b|y[12]~5_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[14]~4_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[13]~7_combout ),
	.dataf(!\exe_stage|alu_b|y[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~1 .lut_mask = 64'h470047CC473347FF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~12 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~12_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~1_combout  & ( (!\de_reg|ea [2]) # ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # (\de_reg|ealuimm~q  & 
// ((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout  & ( (\de_reg|ea [2] & ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~12 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~12 .lut_mask = 64'h10131013DCDFDCDF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~192 (
// Equation(s):
// \exe_stage|call_sub|y[12]~192_combout  = ( \exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|alu_b|y[12]~5_combout  ) ) # ( \exe_stage|call_sub|y[8]~66_combout  & ( !\exe_stage|alu_b|y[12]~5_combout  & ( \de_reg|ea [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [12]),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[8]~66_combout ),
	.dataf(!\exe_stage|alu_b|y[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~192 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~192 .lut_mask = 64'h00000F0F0000FFFF;
defparam \exe_stage|call_sub|y[12]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~191 (
// Equation(s):
// \exe_stage|call_sub|y[12]~191_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( \exe_stage|call_sub|y[12]~86_combout  & ( (!\exe_stage|alu_b|y[12]~5_combout  & (!\de_reg|ealuc [0] & (!\de_reg|ealuc [2] & \de_reg|ea [12]))) # 
// (\exe_stage|alu_b|y[12]~5_combout  & (((!\de_reg|ealuc [0] & !\de_reg|ealuc [2])) # (\de_reg|ea [12]))) ) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( \exe_stage|call_sub|y[12]~86_combout  & ( (!\de_reg|ealuc [0] & (!\de_reg|ealuc [2] & 
// (!\exe_stage|alu_b|y[12]~5_combout  $ (!\de_reg|ea [12])))) ) ) ) # ( \exe_stage|call_sub|y[4]~38_combout  & ( !\exe_stage|call_sub|y[12]~86_combout  & ( (\exe_stage|alu_b|y[12]~5_combout  & \de_reg|ea [12]) ) ) )

	.dataa(!\exe_stage|alu_b|y[12]~5_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ea [12]),
	.datae(!\exe_stage|call_sub|y[4]~38_combout ),
	.dataf(!\exe_stage|call_sub|y[12]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~191 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~191 .lut_mask = 64'h00000055408040D5;
defparam \exe_stage|call_sub|y[12]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~87 (
// Equation(s):
// \exe_stage|call_sub|y[12]~87_combout  = ( !\exe_stage|call_sub|y[12]~191_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( !\exe_stage|call_sub|y[12]~192_combout  ) ) ) # ( !\exe_stage|call_sub|y[12]~191_combout  & ( 
// !\exe_stage|call_sub|y[8]~57_combout  & ( (!\exe_stage|call_sub|y[12]~192_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ) # ((!\exe_stage|call_sub|y[8]~61_combout ) # (!\exe_stage|call_sub|y[8]~58_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\exe_stage|call_sub|y[8]~58_combout ),
	.datad(!\exe_stage|call_sub|y[12]~192_combout ),
	.datae(!\exe_stage|call_sub|y[12]~191_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~87 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~87 .lut_mask = 64'hFE000000FF000000;
defparam \exe_stage|call_sub|y[12]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N41
dffeas \de_reg|eimm[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[12] .is_wysiwyg = "true";
defparam \de_reg|eimm[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~49 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~49_sumout  = SUM(( \de_reg|ea [12] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [12])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [12]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~46  ))
// \exe_stage|agorithm_logic_unit|Add0~50  = CARRY(( \de_reg|ea [12] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [12])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [12]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~46  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [12]),
	.datad(!\de_reg|ea [12]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [12]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~49_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~49 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~49 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~85 (
// Equation(s):
// \exe_stage|call_sub|y[12]~85_combout  = ( \exe_stage|call_sub|y[4]~39_combout  & ( \exe_stage|agorithm_logic_unit|Add0~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[4]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~85 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~85 .lut_mask = 64'h000000000F0F0F0F;
defparam \exe_stage|call_sub|y[12]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~12_combout  = ( !\exe_stage|call_sub|y[12]~85_combout  & ( (\exe_stage|call_sub|y[12]~87_combout  & (!\exe_stage|call_sub|y[12]~88_combout  & ((!\exe_stage|call_sub|y[8]~64_combout ) # 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout )))) ) )

	.dataa(!\exe_stage|call_sub|y[8]~64_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ),
	.datac(!\exe_stage|call_sub|y[12]~87_combout ),
	.datad(!\exe_stage|call_sub|y[12]~88_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[12]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~12 .lut_mask = 64'h0E000E0000000000;
defparam \id_stage|forwarding_da|Mux19~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N59
dffeas \mw_reg|walu[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[12] .is_wysiwyg = "true";
defparam \mw_reg|walu[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \wb_stage|y[12]~26 (
// Equation(s):
// \wb_stage|y[12]~26_combout  = ( \mw_reg|walu [12] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [12]) ) ) # ( !\mw_reg|walu [12] & ( (\mw_reg|wmo [12] & \mw_reg|wm2reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [12]),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(gnd),
	.dataf(!\mw_reg|walu [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[12]~26 .extended_lut = "off";
defparam \wb_stage|y[12]~26 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \wb_stage|y[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N32
dffeas \id_stage|rf|register[13][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N41
dffeas \id_stage|rf|register[12][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N49
dffeas \id_stage|rf|register[15][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N53
dffeas \id_stage|rf|register[14][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~8_combout  = ( \id_stage|rf|register[15][12]~q  & ( \id_stage|rf|register[14][12]~q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][12]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][12]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[15][12]~q  & ( \id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][12]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][12]~q 
// )))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[15][12]~q  & ( !\id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][12]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[13][12]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[15][12]~q  & ( !\id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[12][12]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[13][12]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[12][12]~q ),
	.datae(!\id_stage|rf|register[15][12]~q ),
	.dataf(!\id_stage|rf|register[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~8 .lut_mask = 64'h02A207A752F257F7;
defparam \id_stage|forwarding_da|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N8
dffeas \id_stage|rf|register[8][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N26
dffeas \id_stage|rf|register[11][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N56
dffeas \id_stage|rf|register[10][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N15
cyclonev_lcell_comb \id_stage|rf|register[9][12]~feeder (
// Equation(s):
// \id_stage|rf|register[9][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y18_N16
dffeas \id_stage|rf|register[9][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~7_combout  = ( \id_stage|rf|register[10][12]~q  & ( \id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[8][12]~q ))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22]) 
// # (\id_stage|rf|register[11][12]~q )))) ) ) ) # ( !\id_stage|rf|register[10][12]~q  & ( \id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[8][12]~q  & (!\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((!\inst_reg|inst 
// [22]) # (\id_stage|rf|register[11][12]~q )))) ) ) ) # ( \id_stage|rf|register[10][12]~q  & ( !\id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[8][12]~q ))) # (\inst_reg|inst [21] & 
// (((\inst_reg|inst [22] & \id_stage|rf|register[11][12]~q )))) ) ) ) # ( !\id_stage|rf|register[10][12]~q  & ( !\id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[8][12]~q  & (!\inst_reg|inst [22]))) # (\inst_reg|inst [21] & 
// (((\inst_reg|inst [22] & \id_stage|rf|register[11][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[8][12]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[11][12]~q ),
	.datae(!\id_stage|rf|register[10][12]~q ),
	.dataf(!\id_stage|rf|register[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~7 .lut_mask = 64'h20252A2F70757A7F;
defparam \id_stage|forwarding_da|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N38
dffeas \id_stage|rf|register[3][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N8
dffeas \id_stage|rf|register[2][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \id_stage|rf|register[1][12]~feeder (
// Equation(s):
// \id_stage|rf|register[1][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N4
dffeas \id_stage|rf|register[1][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N8
dffeas \id_stage|rf|register[4][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \id_stage|rf|register[7][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N2
dffeas \id_stage|rf|register[5][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N55
dffeas \id_stage|rf|register[6][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~5_combout  = ( \id_stage|rf|register[5][12]~q  & ( \id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][12]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( !\id_stage|rf|register[5][12]~q  & ( \id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][12]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( \id_stage|rf|register[5][12]~q  & ( !\id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[4][12]~q ))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( !\id_stage|rf|register[5][12]~q  & ( !\id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[4][12]~q ))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[7][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[4][12]~q ),
	.datad(!\id_stage|rf|register[7][12]~q ),
	.datae(!\id_stage|rf|register[5][12]~q ),
	.dataf(!\id_stage|rf|register[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_da|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~6_combout  = ( \id_stage|rf|register[1][12]~q  & ( \id_stage|forwarding_da|Mux19~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][12]~q ))) 
// # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][12]~q ))) ) ) ) # ( !\id_stage|rf|register[1][12]~q  & ( \id_stage|forwarding_da|Mux19~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout ) # (\id_stage|rf|register[2][12]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][12]~q  & ((\id_stage|forwarding_da|Mux27~2_combout )))) ) ) ) # ( \id_stage|rf|register[1][12]~q  
// & ( !\id_stage|forwarding_da|Mux19~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[2][12]~q  & \id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[3][12]~q ))) ) ) ) # ( !\id_stage|rf|register[1][12]~q  & ( !\id_stage|forwarding_da|Mux19~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][12]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][12]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][12]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[2][12]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datae(!\id_stage|rf|register[1][12]~q ),
	.dataf(!\id_stage|forwarding_da|Mux19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_da|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N50
dffeas \id_stage|rf|register[24][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N32
dffeas \id_stage|rf|register[28][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N47
dffeas \id_stage|rf|register[16][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \id_stage|rf|register[20][12]~feeder (
// Equation(s):
// \id_stage|rf|register[20][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \id_stage|rf|register[20][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~0_combout  = ( \id_stage|rf|register[16][12]~q  & ( \id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][12]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[28][12]~q )))) ) ) ) # ( !\id_stage|rf|register[16][12]~q  & ( \id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[24][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[28][12]~q ))))) ) ) ) # ( \id_stage|rf|register[16][12]~q  & ( !\id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[28][12]~q ))))) ) ) ) # ( !\id_stage|rf|register[16][12]~q  & ( !\id_stage|rf|register[20][12]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[28][12]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[24][12]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[28][12]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[16][12]~q ),
	.dataf(!\id_stage|rf|register[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \id_stage|forwarding_da|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N48
cyclonev_lcell_comb \id_stage|rf|register[27][12]~feeder (
// Equation(s):
// \id_stage|rf|register[27][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N50
dffeas \id_stage|rf|register[27][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N56
dffeas \id_stage|rf|register[23][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N2
dffeas \id_stage|rf|register[31][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N45
cyclonev_lcell_comb \id_stage|rf|register[19][12]~feeder (
// Equation(s):
// \id_stage|rf|register[19][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N46
dffeas \id_stage|rf|register[19][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~3_combout  = ( \id_stage|rf|register[31][12]~q  & ( \id_stage|rf|register[19][12]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][12]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[23][12]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[31][12]~q  & ( \id_stage|rf|register[19][12]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][12]~q ))) # (\inst_reg|inst 
// [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][12]~q )))) ) ) ) # ( \id_stage|rf|register[31][12]~q  & ( !\id_stage|rf|register[19][12]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][12]~q  & (\inst_reg|inst [24]))) # 
// (\inst_reg|inst [23] & (((\id_stage|rf|register[23][12]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[31][12]~q  & ( !\id_stage|rf|register[19][12]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][12]~q  & (\inst_reg|inst 
// [24]))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][12]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[27][12]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[23][12]~q ),
	.datae(!\id_stage|rf|register[31][12]~q ),
	.dataf(!\id_stage|rf|register[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_da|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N8
dffeas \id_stage|rf|register[30][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \id_stage|rf|register[22][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N39
cyclonev_lcell_comb \id_stage|rf|register[26][12]~feeder (
// Equation(s):
// \id_stage|rf|register[26][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y20_N40
dffeas \id_stage|rf|register[26][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N34
dffeas \id_stage|rf|register[18][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~2_combout  = ( \id_stage|rf|register[26][12]~q  & ( \id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][12]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][12]~q ))) ) ) ) # ( !\id_stage|rf|register[26][12]~q  & ( \id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][12]~q 
// ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][12]~q )))) ) ) ) # ( \id_stage|rf|register[26][12]~q  & ( !\id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[22][12]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][12]~q )))) ) ) ) # ( !\id_stage|rf|register[26][12]~q  & ( !\id_stage|rf|register[18][12]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[22][12]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[30][12]~q ),
	.datad(!\id_stage|rf|register[22][12]~q ),
	.datae(!\id_stage|rf|register[26][12]~q ),
	.dataf(!\id_stage|rf|register[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~2 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N32
dffeas \id_stage|rf|register[25][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N2
dffeas \id_stage|rf|register[29][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N56
dffeas \id_stage|rf|register[17][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[12]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \id_stage|rf|register[21][12]~feeder (
// Equation(s):
// \id_stage|rf|register[21][12]~feeder_combout  = ( \wb_stage|y[12]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[12]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[21][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[21][12]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[21][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[21][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N2
dffeas \id_stage|rf|register[21][12] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[21][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][12] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~1_combout  = ( \id_stage|rf|register[17][12]~q  & ( \id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][12]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[29][12]~q )))) ) ) ) # ( !\id_stage|rf|register[17][12]~q  & ( \id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][12]~q ))))) ) ) ) # ( \id_stage|rf|register[17][12]~q  & ( !\id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][12]~q ))))) ) ) ) # ( !\id_stage|rf|register[17][12]~q  & ( !\id_stage|rf|register[21][12]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][12]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][12]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[25][12]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[29][12]~q ),
	.datae(!\id_stage|rf|register[17][12]~q ),
	.dataf(!\id_stage|rf|register[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \id_stage|forwarding_da|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~4_combout  = ( \id_stage|forwarding_da|Mux19~2_combout  & ( \id_stage|forwarding_da|Mux19~1_combout  & ( (!\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux19~0_combout )) # (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & 
// ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux19~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux19~2_combout  & ( \id_stage|forwarding_da|Mux19~1_combout  & ( (!\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux19~0_combout )) # 
// (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux19~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux19~2_combout  & ( !\id_stage|forwarding_da|Mux19~1_combout  & ( (!\inst_reg|inst [22] & 
// (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux19~0_combout ))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux19~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux19~2_combout  & ( 
// !\id_stage|forwarding_da|Mux19~1_combout  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux19~0_combout ))) # (\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux19~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux19~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux19~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux19~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_da|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~9_combout  = ( \id_stage|forwarding_da|Mux19~6_combout  & ( \id_stage|forwarding_da|Mux19~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux19~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux19~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux19~6_combout  & ( \id_stage|forwarding_da|Mux19~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux19~7_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux19~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux19~6_combout  & ( !\id_stage|forwarding_da|Mux19~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (((\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux19~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux19~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux19~6_combout  & ( !\id_stage|forwarding_da|Mux19~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux19~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux19~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux19~8_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux19~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux19~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~11_combout  = ( \em_reg|malu [12] & ( \id_stage|forwarding_da|Mux19~9_combout  & ( ((\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout ))) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\em_reg|malu [12] & ( \id_stage|forwarding_da|Mux19~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( \em_reg|malu [12] & ( !\id_stage|forwarding_da|Mux19~9_combout  & ( 
// (\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\em_reg|malu [12]),
	.dataf(!\id_stage|forwarding_da|Mux19~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~11 .lut_mask = 64'h000044000F0F4F0F;
defparam \id_stage|forwarding_da|Mux19~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux19~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux19~10_combout  = ( \id_stage|forwarding_da|Mux19~12_combout  & ( \id_stage|forwarding_da|Mux19~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux19~12_combout  & ( \id_stage|forwarding_da|Mux19~11_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux19~12_combout  & ( !\id_stage|forwarding_da|Mux19~11_combout  & ( (!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [12] & \id_stage|forwarding_da|Mux26~2_combout )) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux19~12_combout  & ( !\id_stage|forwarding_da|Mux19~11_combout  & ( ((!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [12] & \id_stage|forwarding_da|Mux26~2_combout ))) # 
// (\id_stage|forwarding_da|Mux26~0_combout ) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux19~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux19~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux19~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux19~10 .lut_mask = 64'h02FF0202FFFFFFFF;
defparam \id_stage|forwarding_da|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N56
dffeas \de_reg|ea[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux19~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [12]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[12] .is_wysiwyg = "true";
defparam \de_reg|ea[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~53 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~53_sumout  = SUM(( \de_reg|ea [13] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [13])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [13]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~50  ))
// \exe_stage|agorithm_logic_unit|Add0~54  = CARRY(( \de_reg|ea [13] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [13])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [13]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~50  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [13]),
	.datad(!\de_reg|ea [13]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [13]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~53_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~53 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~53 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~57 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~57_sumout  = SUM(( \de_reg|ea [14] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [14])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [14]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~54  ))
// \exe_stage|agorithm_logic_unit|Add0~58  = CARRY(( \de_reg|ea [14] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [14])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [14]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~54  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [14]),
	.datad(!\de_reg|ea [14]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [14]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~57_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~57 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~57 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~39 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout )) # 
// (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout )))) # (\de_reg|ea [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [2] & 
// ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ))))) # (\de_reg|ea [2] & (!\de_reg|ea [3])) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout )) # (\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ))))) # (\de_reg|ea [2] & (\de_reg|ea [3])) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout  & ( (!\de_reg|ea [2] & 
// ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ))))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~39 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~39 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[14]~194 (
// Equation(s):
// \exe_stage|call_sub|y[14]~194_combout  = ( \exe_stage|agorithm_logic_unit|Add0~57_sumout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( (!\exe_stage|call_sub|y[4]~39_combout  & (!\exe_stage|call_sub|y[8]~64_combout  & 
// !\exe_stage|call_sub|y[14]~96_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~57_sumout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( (!\exe_stage|call_sub|y[8]~64_combout  & !\exe_stage|call_sub|y[14]~96_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Add0~57_sumout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( (!\exe_stage|call_sub|y[4]~39_combout  & !\exe_stage|call_sub|y[14]~96_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~57_sumout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( !\exe_stage|call_sub|y[14]~96_combout  ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\exe_stage|call_sub|y[8]~64_combout ),
	.datad(!\exe_stage|call_sub|y[14]~96_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~57_sumout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[14]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[14]~194 .extended_lut = "off";
defparam \exe_stage|call_sub|y[14]~194 .lut_mask = 64'hFF00CC00F000C000;
defparam \exe_stage|call_sub|y[14]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[14]~97 (
// Equation(s):
// \exe_stage|call_sub|y[14]~97_combout  = ( \exe_stage|call_sub|y[14]~193_combout  & ( \exe_stage|call_sub|y[14]~194_combout  & ( (\exe_stage|call_sub|y[8]~63_combout  & (!\exe_stage|alu_b|y[14]~4_combout  $ (!\de_reg|ea [14]))) ) ) ) # ( 
// !\exe_stage|call_sub|y[14]~193_combout  & ( \exe_stage|call_sub|y[14]~194_combout  & ( ((\exe_stage|call_sub|y[8]~63_combout  & (!\exe_stage|alu_b|y[14]~4_combout  $ (!\de_reg|ea [14])))) # (\exe_stage|call_sub|y[8]~61_combout ) ) ) ) # ( 
// \exe_stage|call_sub|y[14]~193_combout  & ( !\exe_stage|call_sub|y[14]~194_combout  ) ) # ( !\exe_stage|call_sub|y[14]~193_combout  & ( !\exe_stage|call_sub|y[14]~194_combout  ) )

	.dataa(!\exe_stage|call_sub|y[8]~61_combout ),
	.datab(!\exe_stage|alu_b|y[14]~4_combout ),
	.datac(!\exe_stage|call_sub|y[8]~63_combout ),
	.datad(!\de_reg|ea [14]),
	.datae(!\exe_stage|call_sub|y[14]~193_combout ),
	.dataf(!\exe_stage|call_sub|y[14]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[14]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[14]~97 .extended_lut = "off";
defparam \exe_stage|call_sub|y[14]~97 .lut_mask = 64'hFFFFFFFF575D030C;
defparam \exe_stage|call_sub|y[14]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N8
dffeas \em_reg|malu[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[14]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[14] .is_wysiwyg = "true";
defparam \em_reg|malu[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N47
dffeas \id_stage|rf|register[8][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \id_stage|rf|register[10][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~15 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~15_combout  = ( \id_stage|rf|register[10][14]~q  & ( \id_stage|rf|register[11][14]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[8][14]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[9][14]~q )))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[10][14]~q  & ( \id_stage|rf|register[11][14]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[8][14]~q  & (!\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((\id_stage|rf|register[9][14]~q ) # 
// (\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[10][14]~q  & ( !\id_stage|rf|register[11][14]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[8][14]~q ))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17] & 
// \id_stage|rf|register[9][14]~q )))) ) ) ) # ( !\id_stage|rf|register[10][14]~q  & ( !\id_stage|rf|register[11][14]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[8][14]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[9][14]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[8][14]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[9][14]~q ),
	.datae(!\id_stage|rf|register[10][14]~q ),
	.dataf(!\id_stage|rf|register[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~15 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~15 .lut_mask = 64'h20702A7A25752F7F;
defparam \id_stage|forwarding_db|Mux17~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~10_combout  = ( \inst_reg|inst [19] & ( \id_stage|rf|register[18][14]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][14]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[30][14]~q ))) ) ) ) # ( !\inst_reg|inst 
// [19] & ( \id_stage|rf|register[18][14]~q  & ( (!\inst_reg|inst [18]) # (\id_stage|rf|register[22][14]~q ) ) ) ) # ( \inst_reg|inst [19] & ( !\id_stage|rf|register[18][14]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][14]~q )) # (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[30][14]~q ))) ) ) ) # ( !\inst_reg|inst [19] & ( !\id_stage|rf|register[18][14]~q  & ( (\id_stage|rf|register[22][14]~q  & \inst_reg|inst [18]) ) ) )

	.dataa(!\id_stage|rf|register[26][14]~q ),
	.datab(!\id_stage|rf|register[30][14]~q ),
	.datac(!\id_stage|rf|register[22][14]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\inst_reg|inst [19]),
	.dataf(!\id_stage|rf|register[18][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~10 .lut_mask = 64'h000F5533FF0F5533;
defparam \id_stage|forwarding_db|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~11_combout  = ( \id_stage|rf|register[19][14]~q  & ( \id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][14]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][14]~q )))) ) ) ) # ( !\id_stage|rf|register[19][14]~q  & ( \id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[23][14]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & (((!\inst_reg|inst 
// [18]) # (\id_stage|rf|register[31][14]~q )))) ) ) ) # ( \id_stage|rf|register[19][14]~q  & ( !\id_stage|rf|register[27][14]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[23][14]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[31][14]~q  & \inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[19][14]~q  & ( !\id_stage|rf|register[27][14]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][14]~q )) # (\inst_reg|inst [19] 
// & ((\id_stage|rf|register[31][14]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[23][14]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[31][14]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[19][14]~q ),
	.dataf(!\id_stage|rf|register[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~11 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_db|Mux17~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \id_stage|rf|register[25][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N10
dffeas \id_stage|rf|register[21][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~9_combout  = ( \id_stage|rf|register[25][14]~DUPLICATE_q  & ( \id_stage|rf|register[21][14]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[17][14]~q )))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19])) # (\id_stage|rf|register[29][14]~q ))) ) ) ) # ( !\id_stage|rf|register[25][14]~DUPLICATE_q  & ( \id_stage|rf|register[21][14]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[17][14]~q  & !\inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[29][14]~q ))) ) ) ) # ( \id_stage|rf|register[25][14]~DUPLICATE_q  & ( !\id_stage|rf|register[21][14]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # 
// (\id_stage|rf|register[17][14]~q )))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][14]~q  & ((\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[25][14]~DUPLICATE_q  & ( !\id_stage|rf|register[21][14]~q  & ( (!\inst_reg|inst [18] & 
// (((\id_stage|rf|register[17][14]~q  & !\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][14]~q  & ((\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[29][14]~q ),
	.datab(!\id_stage|rf|register[17][14]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[25][14]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[21][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~9 .lut_mask = 64'h300530F53F053FF5;
defparam \id_stage|forwarding_db|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N28
dffeas \id_stage|rf|register[16][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \id_stage|rf|register[24][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N58
dffeas \id_stage|rf|register[20][14]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][14]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~8_combout  = ( \id_stage|rf|register[24][14]~q  & ( \id_stage|rf|register[20][14]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[16][14]~DUPLICATE_q )))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19])) # (\id_stage|rf|register[28][14]~q ))) ) ) ) # ( !\id_stage|rf|register[24][14]~q  & ( \id_stage|rf|register[20][14]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[16][14]~DUPLICATE_q  & !\inst_reg|inst 
// [19])))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[28][14]~q ))) ) ) ) # ( \id_stage|rf|register[24][14]~q  & ( !\id_stage|rf|register[20][14]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # 
// (\id_stage|rf|register[16][14]~DUPLICATE_q )))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][14]~q  & ((\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[24][14]~q  & ( !\id_stage|rf|register[20][14]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & 
// (((\id_stage|rf|register[16][14]~DUPLICATE_q  & !\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][14]~q  & ((\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[28][14]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[16][14]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[24][14]~q ),
	.dataf(!\id_stage|rf|register[20][14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~8 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \id_stage|forwarding_db|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~12_combout  = ( \id_stage|forwarding_db|Mux17~9_combout  & ( \id_stage|forwarding_db|Mux17~8_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux17~10_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux17~11_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~9_combout  & ( \id_stage|forwarding_db|Mux17~8_combout  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|forwarding_db|Mux17~10_combout ))) # 
// (\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux17~11_combout  & \inst_reg|inst [17])))) ) ) ) # ( \id_stage|forwarding_db|Mux17~9_combout  & ( !\id_stage|forwarding_db|Mux17~8_combout  & ( (!\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux17~10_combout  & ((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|forwarding_db|Mux17~11_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~9_combout  & ( 
// !\id_stage|forwarding_db|Mux17~8_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux17~10_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux17~11_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~10_combout ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux17~11_combout ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|forwarding_db|Mux17~9_combout ),
	.dataf(!\id_stage|forwarding_db|Mux17~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~12 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_db|Mux17~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \id_stage|rf|register[3][14] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[14]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][14] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~13 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~13_combout  = ( \id_stage|rf|register[6][14]~q  & ( \id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[5][14]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[7][14]~q )))) ) ) ) # ( !\id_stage|rf|register[6][14]~q  & ( \id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[5][14]~q ))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16] & \id_stage|rf|register[7][14]~q )))) ) ) ) # ( \id_stage|rf|register[6][14]~q  & ( !\id_stage|rf|register[4][14]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[5][14]~q  & (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (((!\inst_reg|inst 
// [16]) # (\id_stage|rf|register[7][14]~q )))) ) ) ) # ( !\id_stage|rf|register[6][14]~q  & ( !\id_stage|rf|register[4][14]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[5][14]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[7][14]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[5][14]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[7][14]~q ),
	.datae(!\id_stage|rf|register[6][14]~q ),
	.dataf(!\id_stage|rf|register[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~13 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~13 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~14 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~14_combout  = ( \id_stage|rf|register[2][14]~q  & ( \id_stage|forwarding_db|Mux17~13_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][14]~q 
// ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][14]~q ))) ) ) ) # ( !\id_stage|rf|register[2][14]~q  & ( \id_stage|forwarding_db|Mux17~13_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][14]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][14]~q 
// )))) ) ) ) # ( \id_stage|rf|register[2][14]~q  & ( !\id_stage|forwarding_db|Mux17~13_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][14]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][14]~q )))) ) ) ) # ( !\id_stage|rf|register[2][14]~q  & ( !\id_stage|forwarding_db|Mux17~13_combout  
// & ( (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][14]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][14]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][14]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[1][14]~q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[2][14]~q ),
	.dataf(!\id_stage|forwarding_db|Mux17~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~14 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~14 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_db|Mux17~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~16 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~16_combout  = ( \id_stage|rf|register[14][14]~q  & ( \id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[13][14]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[15][14]~q )))) ) ) ) # ( !\id_stage|rf|register[14][14]~q  & ( \id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[13][14]~q ))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16] & \id_stage|rf|register[15][14]~q )))) ) ) ) # ( \id_stage|rf|register[14][14]~q  & ( !\id_stage|rf|register[12][14]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[13][14]~q  & (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16]) # (\id_stage|rf|register[15][14]~q )))) ) ) ) # ( !\id_stage|rf|register[14][14]~q  & ( !\id_stage|rf|register[12][14]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[13][14]~q )) # (\inst_reg|inst 
// [17] & ((\id_stage|rf|register[15][14]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[13][14]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[15][14]~q ),
	.datae(!\id_stage|rf|register[14][14]~q ),
	.dataf(!\id_stage|rf|register[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~16 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~16 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux17~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~18 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~18_combout  = ( \id_stage|forwarding_db|Mux17~14_combout  & ( \id_stage|forwarding_db|Mux17~16_combout  & ( ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux17~12_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~15_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux17~14_combout  & ( \id_stage|forwarding_db|Mux17~16_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux17~12_combout  & !\id_stage|forwarding_db|Mux17~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux17~5_combout )) # 
// (\id_stage|forwarding_db|Mux17~15_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux17~14_combout  & ( !\id_stage|forwarding_db|Mux17~16_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux17~5_combout ) # 
// (\id_stage|forwarding_db|Mux17~12_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~15_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~14_combout  & ( 
// !\id_stage|forwarding_db|Mux17~16_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux17~12_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux17~15_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~15_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~12_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datae(!\id_stage|forwarding_db|Mux17~14_combout ),
	.dataf(!\id_stage|forwarding_db|Mux17~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~18 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~18 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \id_stage|forwarding_db|Mux17~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~19 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~19_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( \id_stage|forwarding_db|Mux17~18_combout  & ( ((!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( \id_stage|forwarding_db|Mux17~18_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( !\id_stage|forwarding_db|Mux17~18_combout  & ( (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\id_stage|forwarding_db|Mux17~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~19 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~19 .lut_mask = 64'h0000AA000F0FAF0F;
defparam \id_stage|forwarding_db|Mux17~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux17~17 (
// Equation(s):
// \id_stage|forwarding_db|Mux17~17_combout  = ( \exe_stage|call_sub|y[14]~97_combout  & ( \id_stage|forwarding_db|Mux17~19_combout  ) ) # ( !\exe_stage|call_sub|y[14]~97_combout  & ( \id_stage|forwarding_db|Mux17~19_combout  ) ) # ( 
// \exe_stage|call_sub|y[14]~97_combout  & ( !\id_stage|forwarding_db|Mux17~19_combout  & ( ((\em_reg|malu [14] & \id_stage|forwarding_db|Mux31~0_combout )) # (\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( !\exe_stage|call_sub|y[14]~97_combout  & ( 
// !\id_stage|forwarding_db|Mux17~19_combout  & ( (\em_reg|malu [14] & \id_stage|forwarding_db|Mux31~0_combout ) ) ) )

	.dataa(!\em_reg|malu [14]),
	.datab(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[14]~97_combout ),
	.dataf(!\id_stage|forwarding_db|Mux17~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux17~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux17~17 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux17~17 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux17~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \de_reg|eb[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux17~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[14] .is_wysiwyg = "true";
defparam \de_reg|eb[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N33
cyclonev_lcell_comb \exe_stage|alu_b|y[14]~4 (
// Equation(s):
// \exe_stage|alu_b|y[14]~4_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eimm [14] ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|eb [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eb [14]),
	.datad(!\de_reg|eimm [14]),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[14]~4 .extended_lut = "off";
defparam \exe_stage|alu_b|y[14]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \exe_stage|alu_b|y[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~40 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  = ( \de_reg|ea [1] & ( \de_reg|eimm [15] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [13]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [13])) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eimm [15] & ( 
// (\de_reg|ealuimm~q ) # (\de_reg|eb [15]) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eimm [15] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [13]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [13])) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eimm [15] & ( (\de_reg|eb [15] & 
// !\de_reg|ealuimm~q ) ) ) )

	.dataa(!\de_reg|eb [15]),
	.datab(!\de_reg|eimm [13]),
	.datac(!\de_reg|eb [13]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eimm [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~40 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~40 .lut_mask = 64'h55000F3355FF0F33;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~41 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( (!\de_reg|ea [0]) # ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[14]~4_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout )))) ) 
// ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[14]~4_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout ))))) ) )

	.dataa(!\exe_stage|alu_b|y[14]~4_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|ea [1]),
	.datad(!\exe_stage|alu_b|y[12]~5_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~41 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~41 .lut_mask = 64'h10131013DCDFDCDF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~42 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout )) # 
// (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout )))) # (\de_reg|ea [3]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [2] & 
// (((\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout )) # (\de_reg|ea [3]))) # (\de_reg|ea [2] & (!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [2] & (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ))) # (\de_reg|ea [2] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout )) # (\de_reg|ea [3]))) 
// ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout )) # (\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ))))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~42 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~42 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~25 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~25_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [2]) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout )))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout )))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~25 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~25 .lut_mask = 64'h05330533AF33AF33;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~3_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~30_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ))) # (\de_reg|ea [3] & 
// (((\exe_stage|agorithm_logic_unit|ShiftRight0~25_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout )))) # (\de_reg|ea [3] & 
// (((\exe_stage|agorithm_logic_unit|ShiftRight0~25_combout )))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~25_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~3 .lut_mask = 64'hBB0FBB0F110F110F;
defparam \exe_stage|agorithm_logic_unit|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~4_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout  & ( \exe_stage|agorithm_logic_unit|Mux16~3_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ((!\de_reg|ealuc [3]) # (\de_reg|ealuc 
// [2])))) # (\exe_stage|agorithm_logic_unit|Mux16~2_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout  & ( \exe_stage|agorithm_logic_unit|Mux16~3_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux0~0_combout  & \de_reg|ealuc [2])) # 
// (\exe_stage|agorithm_logic_unit|Mux16~2_combout ) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout  & ( !\exe_stage|agorithm_logic_unit|Mux16~3_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (!\de_reg|ealuc [2] & 
// !\de_reg|ealuc [3]))) # (\exe_stage|agorithm_logic_unit|Mux16~2_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout  & ( !\exe_stage|agorithm_logic_unit|Mux16~3_combout  & ( \exe_stage|agorithm_logic_unit|Mux16~2_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux16~2_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~4 .lut_mask = 64'h5555755557577757;
defparam \exe_stage|agorithm_logic_unit|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~61 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~61_sumout  = SUM(( \de_reg|ea [15] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [15])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [15]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~58  ))
// \exe_stage|agorithm_logic_unit|Add0~62  = CARRY(( \de_reg|ea [15] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [15])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [15]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~58  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eb [15]),
	.datad(!\de_reg|ea [15]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [15]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~61_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~61 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~61 .lut_mask = 64'h0000C693000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~6_combout  = ( !\de_reg|ealuc [0] & ( (!\de_reg|ealuc [1] & ((((\exe_stage|agorithm_logic_unit|Add0~61_sumout ))))) # (\de_reg|ealuc [1] & (!\de_reg|ealuc [2] & (!\de_reg|ea [15] $ (((!\exe_stage|alu_b|y[15]~6_combout 
// )))))) ) ) # ( \de_reg|ealuc [0] & ( (!\de_reg|ealuc [1] & ((!\de_reg|ea [15] & (\de_reg|ealuc [2] & ((\exe_stage|alu_b|y[15]~6_combout )))) # (\de_reg|ea [15] & (((\exe_stage|alu_b|y[15]~6_combout )) # (\de_reg|ealuc [2]))))) # (\de_reg|ealuc [1] & 
// ((((\exe_stage|agorithm_logic_unit|Mux16~4_combout ))))) ) )

	.dataa(!\de_reg|ea [15]),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\exe_stage|agorithm_logic_unit|Mux16~4_combout ),
	.datad(!\de_reg|ealuc [1]),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|alu_b|y[15]~6_combout ),
	.datag(!\exe_stage|agorithm_logic_unit|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~6 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|Mux16~6 .lut_mask = 64'h0F44110F0F88770F;
defparam \exe_stage|agorithm_logic_unit|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~5_combout  = (\exe_stage|agorithm_logic_unit|Mux16~6_combout  & !\de_reg|ejal~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|Mux16~6_combout ),
	.datad(!\de_reg|ejal~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~5 .lut_mask = 64'h0F000F000F000F00;
defparam \exe_stage|agorithm_logic_unit|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~0_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [15] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~0 .lut_mask = 64'h0000000033333333;
defparam \id_stage|forwarding_db|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~8_combout  = ( \inst_reg|inst [17] & ( \id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [16] & ((\id_stage|rf|register[10][15]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][15]~q )) ) ) ) # ( !\inst_reg|inst 
// [17] & ( \id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [16]) # (\id_stage|rf|register[9][15]~q ) ) ) ) # ( \inst_reg|inst [17] & ( !\id_stage|rf|register[8][15]~q  & ( (!\inst_reg|inst [16] & ((\id_stage|rf|register[10][15]~q ))) # (\inst_reg|inst 
// [16] & (\id_stage|rf|register[11][15]~q )) ) ) ) # ( !\inst_reg|inst [17] & ( !\id_stage|rf|register[8][15]~q  & ( (\id_stage|rf|register[9][15]~q  & \inst_reg|inst [16]) ) ) )

	.dataa(!\id_stage|rf|register[11][15]~q ),
	.datab(!\id_stage|rf|register[9][15]~q ),
	.datac(!\id_stage|rf|register[10][15]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\inst_reg|inst [17]),
	.dataf(!\id_stage|rf|register[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~8 .lut_mask = 64'h00330F55FF330F55;
defparam \id_stage|forwarding_db|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~9_combout  = ( \id_stage|rf|register[15][15]~q  & ( \id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[14][15]~q ))) # (\inst_reg|inst [16] & (((\inst_reg|inst 
// [17]) # (\id_stage|rf|register[13][15]~q )))) ) ) ) # ( !\id_stage|rf|register[15][15]~q  & ( \id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[14][15]~q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][15]~q  & !\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[15][15]~q  & ( !\id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[14][15]~q  & ((\inst_reg|inst [17])))) # (\inst_reg|inst 
// [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[13][15]~q )))) ) ) ) # ( !\id_stage|rf|register[15][15]~q  & ( !\id_stage|rf|register[12][15]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[14][15]~q  & ((\inst_reg|inst [17])))) # 
// (\inst_reg|inst [16] & (((\id_stage|rf|register[13][15]~q  & !\inst_reg|inst [17])))) ) ) )

	.dataa(!\id_stage|rf|register[14][15]~q ),
	.datab(!\id_stage|rf|register[13][15]~q ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[15][15]~q ),
	.dataf(!\id_stage|rf|register[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~9 .lut_mask = 64'h0350035FF350F35F;
defparam \id_stage|forwarding_db|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N49
dffeas \id_stage|rf|register[5][15]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][15]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \id_stage|rf|register[7][15]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][15]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \id_stage|rf|register[6][15]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[15]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][15]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~6_combout  = ( \id_stage|rf|register[7][15]~DUPLICATE_q  & ( \id_stage|rf|register[6][15]~DUPLICATE_q  & ( ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][15]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[5][15]~DUPLICATE_q ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[7][15]~DUPLICATE_q  & ( \id_stage|rf|register[6][15]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][15]~q 
// ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[5][15]~DUPLICATE_q )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16])) ) ) ) # ( \id_stage|rf|register[7][15]~DUPLICATE_q  & ( !\id_stage|rf|register[6][15]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][15]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[5][15]~DUPLICATE_q )))) # (\inst_reg|inst [17] & (\inst_reg|inst [16])) ) ) ) # ( !\id_stage|rf|register[7][15]~DUPLICATE_q  & ( 
// !\id_stage|rf|register[6][15]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[4][15]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[5][15]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[5][15]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[4][15]~q ),
	.datae(!\id_stage|rf|register[7][15]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[6][15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~6 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_db|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~7_combout  = ( \id_stage|rf|register[2][15]~q  & ( \id_stage|forwarding_db|Mux16~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][15]~q ))) 
// # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][15]~q ))) ) ) ) # ( !\id_stage|rf|register[2][15]~q  & ( \id_stage|forwarding_db|Mux16~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][15]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][15]~q 
// )))) ) ) ) # ( \id_stage|rf|register[2][15]~q  & ( !\id_stage|forwarding_db|Mux16~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][15]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][15]~q )))) ) ) ) # ( !\id_stage|rf|register[2][15]~q  & ( !\id_stage|forwarding_db|Mux16~6_combout  
// & ( (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][15]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][15]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][15]~q ),
	.datab(!\id_stage|rf|register[1][15]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[2][15]~q ),
	.dataf(!\id_stage|forwarding_db|Mux16~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~7 .lut_mask = 64'h030503F5F305F3F5;
defparam \id_stage|forwarding_db|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~3_combout  = ( \id_stage|rf|register[18][15]~q  & ( \id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][15]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][15]~q )))) ) ) ) # ( !\id_stage|rf|register[18][15]~q  & ( \id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][15]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][15]~q ))))) ) ) ) # ( \id_stage|rf|register[18][15]~q  & ( !\id_stage|rf|register[26][15]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][15]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][15]~q ))))) ) ) ) # ( !\id_stage|rf|register[18][15]~q  & ( !\id_stage|rf|register[26][15]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][15]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][15]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[22][15]~q ),
	.datad(!\id_stage|rf|register[30][15]~q ),
	.datae(!\id_stage|rf|register[18][15]~q ),
	.dataf(!\id_stage|rf|register[26][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~4_combout  = ( \id_stage|rf|register[31][15]~q  & ( \id_stage|rf|register[19][15]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][15]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst 
// [18])) # (\id_stage|rf|register[27][15]~q ))) ) ) ) # ( !\id_stage|rf|register[31][15]~q  & ( \id_stage|rf|register[19][15]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][15]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[27][15]~q  & (!\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[31][15]~q  & ( !\id_stage|rf|register[19][15]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[23][15]~q )))) # (\inst_reg|inst [19] 
// & (((\inst_reg|inst [18])) # (\id_stage|rf|register[27][15]~q ))) ) ) ) # ( !\id_stage|rf|register[31][15]~q  & ( !\id_stage|rf|register[19][15]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[23][15]~q )))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[27][15]~q  & (!\inst_reg|inst [18]))) ) ) )

	.dataa(!\id_stage|rf|register[27][15]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[23][15]~q ),
	.datae(!\id_stage|rf|register[31][15]~q ),
	.dataf(!\id_stage|rf|register[19][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~4 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \id_stage|forwarding_db|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~2_combout  = ( \id_stage|rf|register[17][15]~q  & ( \id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][15]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[29][15]~q )))) ) ) ) # ( !\id_stage|rf|register[17][15]~q  & ( \id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][15]~q 
// )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][15]~q ))))) ) ) ) # ( \id_stage|rf|register[17][15]~q  & ( !\id_stage|rf|register[21][15]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[25][15]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][15]~q ))))) ) ) ) # ( !\id_stage|rf|register[17][15]~q  & ( !\id_stage|rf|register[21][15]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[25][15]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[29][15]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[25][15]~q ),
	.datad(!\id_stage|rf|register[29][15]~q ),
	.datae(!\id_stage|rf|register[17][15]~q ),
	.dataf(!\id_stage|rf|register[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~1_combout  = ( \id_stage|rf|register[28][15]~q  & ( \id_stage|rf|register[20][15]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[16][15]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[24][15]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[28][15]~q  & ( \id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[16][15]~q ))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18] & 
// \id_stage|rf|register[24][15]~q )))) ) ) ) # ( \id_stage|rf|register[28][15]~q  & ( !\id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[16][15]~q  & (!\inst_reg|inst [18]))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[24][15]~q ) # (\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[28][15]~q  & ( !\id_stage|rf|register[20][15]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[16][15]~q )) # (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[24][15]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[16][15]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[24][15]~q ),
	.datae(!\id_stage|rf|register[28][15]~q ),
	.dataf(!\id_stage|rf|register[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \id_stage|forwarding_db|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~5_combout  = ( \id_stage|forwarding_db|Mux16~2_combout  & ( \id_stage|forwarding_db|Mux16~1_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux16~3_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux16~4_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux16~2_combout  & ( \id_stage|forwarding_db|Mux16~1_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux16~3_combout )))) # 
// (\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux16~4_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux16~2_combout  & ( !\id_stage|forwarding_db|Mux16~1_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux16~3_combout ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux16~4_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux16~2_combout  & ( !\id_stage|forwarding_db|Mux16~1_combout  & ( 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux16~3_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux16~4_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux16~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux16~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux16~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~10_combout  = ( \id_stage|forwarding_db|Mux16~7_combout  & ( \id_stage|forwarding_db|Mux16~5_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux16~8_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux16~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux16~7_combout  & ( \id_stage|forwarding_db|Mux16~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux16~8_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux16~9_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux16~7_combout  & ( !\id_stage|forwarding_db|Mux16~5_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux16~8_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux16~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux16~7_combout  & ( 
// !\id_stage|forwarding_db|Mux16~5_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux16~8_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux16~9_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux16~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux16~9_combout ),
	.datae(!\id_stage|forwarding_db|Mux16~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~10 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~11_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux16~10_combout  & ( ((!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [15]))) # (\id_stage|forwarding_db|Mux17~0_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & 
// (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & 
// (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & 
// (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~11 .lut_mask = 64'h0088008800880F8F;
defparam \id_stage|forwarding_db|Mux16~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux16~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux16~12_combout  = ( \id_stage|forwarding_db|Mux16~11_combout  ) # ( !\id_stage|forwarding_db|Mux16~11_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux16~5_combout  & \id_stage|forwarding_db|Mux31~1_combout )) # 
// (\id_stage|forwarding_db|Mux16~0_combout ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux16~5_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux16~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux16~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux16~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux16~12 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \id_stage|forwarding_db|Mux16~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \de_reg|eb[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux16~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[15] .is_wysiwyg = "true";
defparam \de_reg|eb[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \em_reg|mb[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[15] .is_wysiwyg = "true";
defparam \em_reg|mb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \mem_stage|datain[15]~23 (
// Equation(s):
// \mem_stage|datain[15]~23_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [15] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [15]),
	.datad(!\em_reg|mb [15]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[15]~23 .extended_lut = "off";
defparam \mem_stage|datain[15]~23 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N30
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[14]~18 (
// Equation(s):
// \mem_stage|mem_out_mux|y[14]~18_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [14] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[14]~18 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[14]~18 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N32
dffeas \mw_reg|wmo[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[14] .is_wysiwyg = "true";
defparam \mw_reg|wmo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \em_reg|mb[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[14] .is_wysiwyg = "true";
defparam \em_reg|mb[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N33
cyclonev_lcell_comb \mem_stage|datain[14]~22 (
// Equation(s):
// \mem_stage|datain[14]~22_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [14] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [14] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [14]),
	.datac(!\em_reg|mb [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[14]~22 .extended_lut = "off";
defparam \mem_stage|datain[14]~22 .lut_mask = 64'h0F0F0F0F33333333;
defparam \mem_stage|datain[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N45
cyclonev_lcell_comb \exe_stage|alu_b|y[16]~12 (
// Equation(s):
// \exe_stage|alu_b|y[16]~12_combout  = ( \de_reg|eimm [16] & ( \de_reg|ealuimm~q  ) ) # ( \de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [16] ) ) ) # ( !\de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [16] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eb [16]),
	.datad(gnd),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[16]~12 .extended_lut = "off";
defparam \exe_stage|alu_b|y[16]~12 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \exe_stage|alu_b|y[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N50
dffeas \id_stage|rf|register[11][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \id_stage|rf|register[10][16]~feeder (
// Equation(s):
// \id_stage|rf|register[10][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[10][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N26
dffeas \id_stage|rf|register[10][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N22
dffeas \id_stage|rf|register[9][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \id_stage|rf|register[8][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~7_combout  = ( \id_stage|rf|register[9][16]~q  & ( \id_stage|rf|register[8][16]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][16]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][16]~q ))) ) ) ) # ( !\id_stage|rf|register[9][16]~q  & ( \id_stage|rf|register[8][16]~q  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][16]~q ))) 
// # (\inst_reg|inst [21] & (\id_stage|rf|register[11][16]~q )))) ) ) ) # ( \id_stage|rf|register[9][16]~q  & ( !\id_stage|rf|register[8][16]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][16]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][16]~q )))) ) ) ) # ( !\id_stage|rf|register[9][16]~q  & ( !\id_stage|rf|register[8][16]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][16]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[11][16]~q ),
	.datad(!\id_stage|rf|register[10][16]~q ),
	.datae(!\id_stage|rf|register[9][16]~q ),
	.dataf(!\id_stage|rf|register[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~7 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \id_stage|rf|register[15][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N56
dffeas \id_stage|rf|register[14][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N47
dffeas \id_stage|rf|register[12][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~8_combout  = ( \id_stage|rf|register[14][16]~q  & ( \id_stage|rf|register[12][16]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][16]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[15][16]~q )))) ) ) ) # ( !\id_stage|rf|register[14][16]~q  & ( \id_stage|rf|register[12][16]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][16]~q 
// )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][16]~q ))))) ) ) ) # ( \id_stage|rf|register[14][16]~q  & ( !\id_stage|rf|register[12][16]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[13][16]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][16]~q ))))) ) ) ) # ( !\id_stage|rf|register[14][16]~q  & ( !\id_stage|rf|register[12][16]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[13][16]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][16]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[13][16]~q ),
	.datad(!\id_stage|rf|register[15][16]~q ),
	.datae(!\id_stage|rf|register[14][16]~q ),
	.dataf(!\id_stage|rf|register[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N32
dffeas \id_stage|rf|register[30][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N8
dffeas \id_stage|rf|register[26][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \id_stage|rf|register[22][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N0
cyclonev_lcell_comb \id_stage|rf|register[18][16]~feeder (
// Equation(s):
// \id_stage|rf|register[18][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N1
dffeas \id_stage|rf|register[18][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~2_combout  = ( \id_stage|rf|register[22][16]~q  & ( \id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][16]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][16]~q ))) ) ) ) # ( !\id_stage|rf|register[22][16]~q  & ( \id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[26][16]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][16]~q )))) ) ) ) # ( \id_stage|rf|register[22][16]~q  & ( !\id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][16]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][16]~q )))) ) ) ) # ( !\id_stage|rf|register[22][16]~q  & ( !\id_stage|rf|register[18][16]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][16]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[30][16]~q ),
	.datac(!\id_stage|rf|register[26][16]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[22][16]~q ),
	.dataf(!\id_stage|rf|register[18][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~2 .lut_mask = 64'h051105BBAF11AFBB;
defparam \id_stage|forwarding_da|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N54
cyclonev_lcell_comb \id_stage|rf|register[16][16]~feeder (
// Equation(s):
// \id_stage|rf|register[16][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[16][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N56
dffeas \id_stage|rf|register[16][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N14
dffeas \id_stage|rf|register[24][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N47
dffeas \id_stage|rf|register[20][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N30
cyclonev_lcell_comb \id_stage|rf|register[28][16]~feeder (
// Equation(s):
// \id_stage|rf|register[28][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \id_stage|rf|register[28][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~0_combout  = ( \id_stage|rf|register[20][16]~q  & ( \id_stage|rf|register[28][16]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][16]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[24][16]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[20][16]~q  & ( \id_stage|rf|register[28][16]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[16][16]~q  & ((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23]) # 
// (\id_stage|rf|register[24][16]~q )))) ) ) ) # ( \id_stage|rf|register[20][16]~q  & ( !\id_stage|rf|register[28][16]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[16][16]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[24][16]~q  & !\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[20][16]~q  & ( !\id_stage|rf|register[28][16]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[16][16]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[24][16]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[16][16]~q ),
	.datab(!\id_stage|rf|register[24][16]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[20][16]~q ),
	.dataf(!\id_stage|rf|register[28][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~0 .lut_mask = 64'h530053F0530F53FF;
defparam \id_stage|forwarding_da|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N32
dffeas \id_stage|rf|register[29][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N20
dffeas \id_stage|rf|register[25][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N38
dffeas \id_stage|rf|register[17][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N57
cyclonev_lcell_comb \id_stage|rf|register[21][16]~feeder (
// Equation(s):
// \id_stage|rf|register[21][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[21][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[21][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[21][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[21][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N59
dffeas \id_stage|rf|register[21][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~1_combout  = ( \id_stage|rf|register[17][16]~q  & ( \id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][16]~q ))) ) ) ) # ( !\id_stage|rf|register[17][16]~q  & ( \id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23])) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][16]~q 
// ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][16]~q )))) ) ) ) # ( \id_stage|rf|register[17][16]~q  & ( !\id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23])) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][16]~q )))) ) ) ) # ( !\id_stage|rf|register[17][16]~q  & ( !\id_stage|rf|register[21][16]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[29][16]~q ),
	.datad(!\id_stage|rf|register[25][16]~q ),
	.datae(!\id_stage|rf|register[17][16]~q ),
	.dataf(!\id_stage|rf|register[21][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N14
dffeas \id_stage|rf|register[31][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N56
dffeas \id_stage|rf|register[23][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N2
dffeas \id_stage|rf|register[27][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \id_stage|rf|register[19][16]~feeder (
// Equation(s):
// \id_stage|rf|register[19][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N40
dffeas \id_stage|rf|register[19][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~3_combout  = ( \id_stage|rf|register[27][16]~q  & ( \id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][16]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][16]~q ))) ) ) ) # ( !\id_stage|rf|register[27][16]~q  & ( \id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][16]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][16]~q )))) ) ) ) # ( \id_stage|rf|register[27][16]~q  & ( !\id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][16]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][16]~q )))) ) ) ) # ( !\id_stage|rf|register[27][16]~q  & ( !\id_stage|rf|register[19][16]~q  & ( (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][16]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[31][16]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[23][16]~q ),
	.datae(!\id_stage|rf|register[27][16]~q ),
	.dataf(!\id_stage|rf|register[19][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~3 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~4_combout  = ( \id_stage|forwarding_da|Mux15~1_combout  & ( \id_stage|forwarding_da|Mux15~3_combout  & ( ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux15~0_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux15~2_combout ))) # (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|forwarding_da|Mux15~1_combout  & ( \id_stage|forwarding_da|Mux15~3_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux15~0_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux15~2_combout )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22])) ) ) ) # ( \id_stage|forwarding_da|Mux15~1_combout  & ( 
// !\id_stage|forwarding_da|Mux15~3_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux15~0_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux15~2_combout )))) # (\inst_reg|inst [21] & (!\inst_reg|inst 
// [22])) ) ) ) # ( !\id_stage|forwarding_da|Mux15~1_combout  & ( !\id_stage|forwarding_da|Mux15~3_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux15~0_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux15~2_combout )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux15~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux15~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux15~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \id_stage|rf|register[2][16]~feeder (
// Equation(s):
// \id_stage|rf|register[2][16]~feeder_combout  = ( \wb_stage|y[16]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][16]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N22
dffeas \id_stage|rf|register[2][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N2
dffeas \id_stage|rf|register[3][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N55
dffeas \id_stage|rf|register[1][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N14
dffeas \id_stage|rf|register[6][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \id_stage|rf|register[5][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N55
dffeas \id_stage|rf|register[7][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \id_stage|rf|register[4][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~5_combout  = ( \id_stage|rf|register[7][16]~q  & ( \id_stage|rf|register[4][16]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[5][16]~q )))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[6][16]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[7][16]~q  & ( \id_stage|rf|register[4][16]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[5][16]~q )))) # (\inst_reg|inst 
// [22] & (!\inst_reg|inst [21] & (\id_stage|rf|register[6][16]~q ))) ) ) ) # ( \id_stage|rf|register[7][16]~q  & ( !\id_stage|rf|register[4][16]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|rf|register[5][16]~q )))) # (\inst_reg|inst 
// [22] & (((\id_stage|rf|register[6][16]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[7][16]~q  & ( !\id_stage|rf|register[4][16]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|rf|register[5][16]~q )))) # 
// (\inst_reg|inst [22] & (!\inst_reg|inst [21] & (\id_stage|rf|register[6][16]~q ))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[6][16]~q ),
	.datad(!\id_stage|rf|register[5][16]~q ),
	.datae(!\id_stage|rf|register[7][16]~q ),
	.dataf(!\id_stage|rf|register[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~6_combout  = ( \id_stage|rf|register[1][16]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux15~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][16]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][16]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][16]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux15~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][16]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((\id_stage|rf|register[3][16]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[1][16]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux15~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[2][16]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[3][16]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][16]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_da|Mux15~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][16]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((\id_stage|rf|register[3][16]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[2][16]~q ),
	.datad(!\id_stage|rf|register[3][16]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[1][16]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_da|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~11_combout  = ( \id_stage|forwarding_da|Mux15~4_combout  & ( \id_stage|forwarding_da|Mux15~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux15~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux15~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux15~4_combout  & ( \id_stage|forwarding_da|Mux15~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux15~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux15~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux15~4_combout  & ( !\id_stage|forwarding_da|Mux15~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux15~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux15~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux15~4_combout  & ( 
// !\id_stage|forwarding_da|Mux15~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux15~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux15~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux15~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux15~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux15~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~11 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux15~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~12_combout  = ( \id_stage|forwarding_da|Mux15~11_combout  & ( (\id_stage|forwarding_da|Mux12~1_combout ) # (\em_reg|malu [16]) ) ) # ( !\id_stage|forwarding_da|Mux15~11_combout  & ( (\em_reg|malu [16] & 
// !\id_stage|forwarding_da|Mux12~1_combout ) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [16]),
	.datac(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~12 .lut_mask = 64'h303030303F3F3F3F;
defparam \id_stage|forwarding_da|Mux15~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~9_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & ( \id_stage|forwarding_da|Mux15~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (((!\em_reg|malu [7] & 
// \id_stage|forwarding_da|Mux12~2_combout )))) # (\id_stage|forwarding_da|Mux12~0_combout  & (((!\id_stage|forwarding_da|Mux12~2_combout )) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a 
// [16] & ( \id_stage|forwarding_da|Mux15~12_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|forwarding_da|Mux12~2_combout ) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & ( !\id_stage|forwarding_da|Mux15~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (!\em_reg|malu [7] & \id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\id_stage|forwarding_da|Mux15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~9 .lut_mask = 64'h000000C0331133D1;
defparam \id_stage|forwarding_da|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux15~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux15~10_combout  = ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|agorithm_logic_unit|Mux15~2_combout )) # (\id_stage|forwarding_da|Mux15~9_combout )

	.dataa(!\id_stage|forwarding_da|Mux15~9_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux15~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux15~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux15~10 .lut_mask = 64'h555F555F555F555F;
defparam \id_stage|forwarding_da|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N38
dffeas \de_reg|ea[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [16]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[16] .is_wysiwyg = "true";
defparam \de_reg|ea[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~68 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~68_combout  = ( \de_reg|ealuc [2] & ( (\de_reg|ea [16]) # (\exe_stage|alu_b|y[16]~12_combout ) ) ) # ( !\de_reg|ealuc [2] & ( (\exe_stage|alu_b|y[16]~12_combout  & \de_reg|ea [16]) ) )

	.dataa(!\exe_stage|alu_b|y[16]~12_combout ),
	.datab(!\de_reg|ea [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~68 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~68 .lut_mask = 64'h1111111177777777;
defparam \exe_stage|agorithm_logic_unit|Add0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~69 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~69_combout  = ( \exe_stage|alu_b|y[0]~0_combout  & ( (!\exe_stage|alu_b|y[16]~12_combout  $ (!\de_reg|ea [16])) # (\de_reg|ealuc [2]) ) ) # ( !\exe_stage|alu_b|y[0]~0_combout  & ( (!\de_reg|ealuc [2] & 
// (!\exe_stage|alu_b|y[16]~12_combout  $ (!\de_reg|ea [16]))) ) )

	.dataa(!\exe_stage|alu_b|y[16]~12_combout ),
	.datab(!\de_reg|ea [16]),
	.datac(!\de_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~69 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~69 .lut_mask = 64'h606060606F6F6F6F;
defparam \exe_stage|agorithm_logic_unit|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~16 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout  = ( \de_reg|eimm [3] & ( (!\de_reg|ea [1] & (\de_reg|ea [0] & ((\de_reg|eb [3]) # (\de_reg|ealuimm~q )))) ) ) # ( !\de_reg|eimm [3] & ( (!\de_reg|ea [1] & (!\de_reg|ealuimm~q  & (\de_reg|eb [3] & 
// \de_reg|ea [0]))) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [3]),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~16 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~16 .lut_mask = 64'h00080008002A002A;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~44 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~44_combout  = ( !\de_reg|ea [0] & ( !\de_reg|ea [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|ea [1]),
	.datae(gnd),
	.dataf(!\de_reg|ea [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~44 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~44 .lut_mask = 64'hFF00FF0000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~14 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout  = ( \de_reg|eb [1] & ( (\de_reg|ea [1] & (\de_reg|ea [0] & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [1])))) ) ) # ( !\de_reg|eb [1] & ( (\de_reg|ea [1] & (\de_reg|ealuimm~q  & (\de_reg|eimm [1] & 
// \de_reg|ea [0]))) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [1]),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\de_reg|eb [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~14 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~14 .lut_mask = 64'h0001000100450045;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~72 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~72_combout  = ( !\de_reg|ealuc [2] & ( (\de_reg|ea [2] & (\de_reg|ea [3] & !\de_reg|ea [4])) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ea [3]),
	.datad(!\de_reg|ea [4]),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~72 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~72 .lut_mask = 64'h0300030000000000;
defparam \exe_stage|agorithm_logic_unit|Add0~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~73 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~73_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout  & ( \exe_stage|agorithm_logic_unit|Add0~72_combout  ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout  & ( 
// \exe_stage|agorithm_logic_unit|Add0~72_combout  & ( (((\exe_stage|agorithm_logic_unit|ShiftRight1~44_combout  & \exe_stage|alu_b|y[4]~19_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout )) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~44_combout ),
	.datad(!\exe_stage|alu_b|y[4]~19_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~73 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~73 .lut_mask = 64'h00000000777FFFFF;
defparam \exe_stage|agorithm_logic_unit|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N33
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~74 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~74_combout  = ( \de_reg|ealuc [2] & ( !\de_reg|ea [4] ) )

	.dataa(!\de_reg|ea [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~74 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~74 .lut_mask = 64'h00000000AAAAAAAA;
defparam \exe_stage|agorithm_logic_unit|Add0~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~75 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~75_combout  = ( !\de_reg|ea [3] & ( (!\de_reg|ea [4] & (!\de_reg|ealuc [2] & \de_reg|ea [2])) ) )

	.dataa(!\de_reg|ea [4]),
	.datab(gnd),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\de_reg|ea [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~75 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~75 .lut_mask = 64'h00A000A000000000;
defparam \exe_stage|agorithm_logic_unit|Add0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [21] & ( (!\de_reg|ea [0] & ((\de_reg|eb [22]))) # (\de_reg|ea [0] & (\de_reg|eb [23])) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [21] & ( (\de_reg|eb [20]) # 
// (\de_reg|ea [0]) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [0] & ((\de_reg|eb [22]))) # (\de_reg|ea [0] & (\de_reg|eb [23])) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [0] & \de_reg|eb [20]) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|eb [20]),
	.datac(!\de_reg|eb [23]),
	.datad(!\de_reg|eb [22]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~5 .lut_mask = 64'h222205AF777705AF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~7 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~7_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # 
// (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout )))) # (\de_reg|ea [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ea [2] & 
// ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ))))) # (\de_reg|ea [2] & (((!\de_reg|ea [3])))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # (\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ))))) # (\de_reg|ea [2] & (((\de_reg|ea [3])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ea [2] & 
// ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ))))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~7 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~7 .lut_mask = 64'h220A225F770A775F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~76 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~76_combout  = ( \de_reg|ealuc [2] & ( (!\de_reg|ea [4] & \exe_stage|agorithm_logic_unit|ShiftRight1~13_combout ) ) ) # ( !\de_reg|ealuc [2] & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout  & 
// (\exe_stage|alu_b|y[0]~0_combout  & \de_reg|ea [4])) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.datab(!\exe_stage|alu_b|y[0]~0_combout ),
	.datac(!\de_reg|ea [4]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~13_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~76 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~76 .lut_mask = 64'h0101010100F000F0;
defparam \exe_stage|agorithm_logic_unit|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~77 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~77_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout  & ( \de_reg|ealuimm~q  & ( (!\exe_stage|agorithm_logic_unit|Add0~75_combout  & !\exe_stage|agorithm_logic_unit|Add0~76_combout ) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout  & ( \de_reg|ealuimm~q  & ( !\exe_stage|agorithm_logic_unit|Add0~76_combout  ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout  & ( !\de_reg|ealuimm~q  & ( 
// (!\exe_stage|agorithm_logic_unit|Add0~75_combout  & (!\exe_stage|agorithm_logic_unit|Add0~76_combout  & ((!\exe_stage|agorithm_logic_unit|Add0~74_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout )))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout  & ( !\de_reg|ealuimm~q  & ( (!\exe_stage|agorithm_logic_unit|Add0~76_combout  & ((!\exe_stage|agorithm_logic_unit|Add0~74_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~74_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Add0~75_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~76_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~77 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~77 .lut_mask = 64'hFA00C800FF00CC00;
defparam \exe_stage|agorithm_logic_unit|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~70 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~70_combout  = ( !\de_reg|ea [4] & ( (!\de_reg|ea [2] & !\de_reg|ealuc [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [2]),
	.datad(!\de_reg|ealuc [2]),
	.datae(gnd),
	.dataf(!\de_reg|ea [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~70 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~70 .lut_mask = 64'hF000F00000000000;
defparam \exe_stage|agorithm_logic_unit|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~43 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [16] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [14]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [14])) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [16] & ( (!\de_reg|ealuimm~q 
// ) # (\de_reg|eimm [16]) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [16] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [14]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [14])) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [16] & ( (\de_reg|eimm [16] & \de_reg|ealuimm~q ) 
// ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [14]),
	.datad(!\de_reg|eb [14]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~43 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~43 .lut_mask = 64'h111103CFDDDD03CF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~26 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout ))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [1] & (((\exe_stage|alu_b|y[8]~9_combout  & !\de_reg|ea [0])))) # (\de_reg|ea [1] & (((\de_reg|ea [0])) # (\exe_stage|alu_b|y[6]~13_combout 
// ))) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0]) # (\exe_stage|alu_b|y[8]~9_combout )))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout  & ((!\de_reg|ea [0])))) ) ) ) # ( 
// !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[6]~13_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[8]~9_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~26 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~26 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~71 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~71_combout  = ( \de_reg|ea [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~70_combout  & ((\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout 
// ))) ) ) ) # ( !\de_reg|ea [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~70_combout  & ((\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ))) ) ) ) # ( \de_reg|ea [0] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & (\exe_stage|agorithm_logic_unit|Add0~70_combout  & !\de_reg|ea [3])) ) ) ) # ( !\de_reg|ea [0] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~70_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & !\de_reg|ea [3])) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Add0~70_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~71 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~71 .lut_mask = 64'h0300110003331133;
defparam \exe_stage|agorithm_logic_unit|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux15~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux15~3_combout  = ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc [2] & (\de_reg|ealuc [3] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [31])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))))) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\de_reg|ealuc [2] & (\de_reg|ealuc [3] & ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))))) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.dataf(!\de_reg|ealuc [3]),
	.datag(!\de_reg|eb [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux15~3 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|Mux15~3 .lut_mask = 64'h0000000004150415;
defparam \exe_stage|agorithm_logic_unit|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux15~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux15~0_combout  = ( \exe_stage|agorithm_logic_unit|Add0~71_combout  & ( !\exe_stage|agorithm_logic_unit|Mux15~3_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\de_reg|ealuc [3]) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|Add0~71_combout  & ( !\exe_stage|agorithm_logic_unit|Mux15~3_combout  & ( ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # ((!\exe_stage|agorithm_logic_unit|Add0~73_combout  & 
// \exe_stage|agorithm_logic_unit|Add0~77_combout ))) # (\de_reg|ealuc [3]) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|agorithm_logic_unit|Add0~73_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~77_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~71_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux15~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux15~0 .lut_mask = 64'hFF5DFF5500000000;
defparam \exe_stage|agorithm_logic_unit|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~65 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~65_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [16]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [16] ) + ( \exe_stage|agorithm_logic_unit|Add0~62  ))
// \exe_stage|agorithm_logic_unit|Add0~66  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [16]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [16] ) + ( \exe_stage|agorithm_logic_unit|Add0~62  ))

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [16]),
	.datae(gnd),
	.dataf(!\de_reg|ea [16]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~65_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~65 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~65 .lut_mask = 64'h0000FF000000369C;
defparam \exe_stage|agorithm_logic_unit|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux15~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux15~1_combout  = ( \exe_stage|agorithm_logic_unit|Mux15~0_combout  & ( \exe_stage|agorithm_logic_unit|Add0~65_sumout  & ( (!\de_reg|ealuc [1] & (((!\de_reg|ealuc [0])) # (\exe_stage|agorithm_logic_unit|Add0~68_combout ))) 
// # (\de_reg|ealuc [1] & (((\exe_stage|agorithm_logic_unit|Add0~69_combout  & !\de_reg|ealuc [0])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux15~0_combout  & ( \exe_stage|agorithm_logic_unit|Add0~65_sumout  & ( (!\de_reg|ealuc [1] & (((!\de_reg|ealuc 
// [0])) # (\exe_stage|agorithm_logic_unit|Add0~68_combout ))) # (\de_reg|ealuc [1] & (((\de_reg|ealuc [0]) # (\exe_stage|agorithm_logic_unit|Add0~69_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|Mux15~0_combout  & ( 
// !\exe_stage|agorithm_logic_unit|Add0~65_sumout  & ( (!\de_reg|ealuc [1] & (\exe_stage|agorithm_logic_unit|Add0~68_combout  & ((\de_reg|ealuc [0])))) # (\de_reg|ealuc [1] & (((\exe_stage|agorithm_logic_unit|Add0~69_combout  & !\de_reg|ealuc [0])))) ) ) ) # 
// ( !\exe_stage|agorithm_logic_unit|Mux15~0_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~65_sumout  & ( (!\de_reg|ealuc [1] & (\exe_stage|agorithm_logic_unit|Add0~68_combout  & ((\de_reg|ealuc [0])))) # (\de_reg|ealuc [1] & (((\de_reg|ealuc [0]) # 
// (\exe_stage|agorithm_logic_unit|Add0~69_combout )))) ) ) )

	.dataa(!\de_reg|ealuc [1]),
	.datab(!\exe_stage|agorithm_logic_unit|Add0~68_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~69_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|agorithm_logic_unit|Mux15~0_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux15~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux15~1 .lut_mask = 64'h05770522AF77AF22;
defparam \exe_stage|agorithm_logic_unit|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux15~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux15~2_combout  = (!\de_reg|ejal~q  & \exe_stage|agorithm_logic_unit|Mux15~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux15~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux15~2 .lut_mask = 64'h00F000F000F000F0;
defparam \exe_stage|agorithm_logic_unit|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \em_reg|malu[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|agorithm_logic_unit|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[16] .is_wysiwyg = "true";
defparam \em_reg|malu[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \mw_reg|walu[16]~feeder (
// Equation(s):
// \mw_reg|walu[16]~feeder_combout  = ( \em_reg|malu [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|walu[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|walu[16]~feeder .extended_lut = "off";
defparam \mw_reg|walu[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|walu[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N50
dffeas \mw_reg|walu[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|walu[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[16] .is_wysiwyg = "true";
defparam \mw_reg|walu[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \wb_stage|y[16]~20 (
// Equation(s):
// \wb_stage|y[16]~20_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [16] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|wmo [16] & ( \mw_reg|walu [16] ) ) ) # ( !\mw_reg|wm2reg~q  & ( !\mw_reg|wmo [16] & ( \mw_reg|walu [16] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|walu [16]),
	.datad(gnd),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|wmo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[16]~20 .extended_lut = "off";
defparam \wb_stage|y[16]~20 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \wb_stage|y[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \id_stage|rf|register[13][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~9_combout  = ( \id_stage|rf|register[15][16]~q  & ( \id_stage|rf|register[14][16]~q  & ( ((!\inst_reg|inst [16] & ((\id_stage|rf|register[12][16]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[13][16]~q ))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[15][16]~q  & ( \id_stage|rf|register[14][16]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[12][16]~q )))) # (\inst_reg|inst [16] & (\id_stage|rf|register[13][16]~q  & 
// ((!\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[15][16]~q  & ( !\id_stage|rf|register[14][16]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[12][16]~q  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|rf|register[13][16]~q ))) ) ) ) # ( !\id_stage|rf|register[15][16]~q  & ( !\id_stage|rf|register[14][16]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[12][16]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[13][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[13][16]~q ),
	.datac(!\id_stage|rf|register[12][16]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[15][16]~q ),
	.dataf(!\id_stage|rf|register[14][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \id_stage|forwarding_db|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \id_stage|rf|register[9][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \id_stage|rf|register[10][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~8_combout  = ( \id_stage|rf|register[9][16]~DUPLICATE_q  & ( \id_stage|rf|register[10][16]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][16]~q ) # (\inst_reg|inst [17])))) # (\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17])) # (\id_stage|rf|register[11][16]~q ))) ) ) ) # ( !\id_stage|rf|register[9][16]~DUPLICATE_q  & ( \id_stage|rf|register[10][16]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][16]~q ) # (\inst_reg|inst [17])))) 
// # (\inst_reg|inst [16] & (\id_stage|rf|register[11][16]~q  & (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[9][16]~DUPLICATE_q  & ( !\id_stage|rf|register[10][16]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17] & 
// \id_stage|rf|register[8][16]~q )))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[11][16]~q ))) ) ) ) # ( !\id_stage|rf|register[9][16]~DUPLICATE_q  & ( !\id_stage|rf|register[10][16]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17] & \id_stage|rf|register[8][16]~q )))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][16]~q  & (\inst_reg|inst [17]))) ) ) )

	.dataa(!\id_stage|rf|register[11][16]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[8][16]~q ),
	.datae(!\id_stage|rf|register[9][16]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[10][16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~8 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \id_stage|forwarding_db|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~1_combout  = ( \id_stage|rf|register[16][16]~q  & ( \id_stage|rf|register[24][16]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][16]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][16]~q ))) ) ) ) # ( !\id_stage|rf|register[16][16]~q  & ( \id_stage|rf|register[24][16]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[20][16]~q  & \inst_reg|inst [18])))) # (\inst_reg|inst [19] & (((!\inst_reg|inst 
// [18])) # (\id_stage|rf|register[28][16]~q ))) ) ) ) # ( \id_stage|rf|register[16][16]~q  & ( !\id_stage|rf|register[24][16]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[20][16]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][16]~q  & ((\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[16][16]~q  & ( !\id_stage|rf|register[24][16]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][16]~q ))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[28][16]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][16]~q ),
	.datab(!\id_stage|rf|register[20][16]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[16][16]~q ),
	.dataf(!\id_stage|rf|register[24][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \id_stage|forwarding_db|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~3_combout  = ( \id_stage|rf|register[22][16]~q  & ( \id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[26][16]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[30][16]~q )))) ) ) ) # ( !\id_stage|rf|register[22][16]~q  & ( \id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[26][16]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[30][16]~q  & \inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[22][16]~q  & ( !\id_stage|rf|register[18][16]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][16]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst [18] 
// & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[30][16]~q )))) ) ) ) # ( !\id_stage|rf|register[22][16]~q  & ( !\id_stage|rf|register[18][16]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[26][16]~q )) # (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[30][16]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[26][16]~q ),
	.datac(!\id_stage|rf|register[30][16]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[22][16]~q ),
	.dataf(!\id_stage|rf|register[18][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~3 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_db|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~2_combout  = ( \id_stage|rf|register[17][16]~q  & ( \id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[29][16]~q ))) ) ) ) # ( !\id_stage|rf|register[17][16]~q  & ( \id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][16]~q 
// ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][16]~q )))) ) ) ) # ( \id_stage|rf|register[17][16]~q  & ( !\id_stage|rf|register[21][16]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18])) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][16]~q )))) ) ) ) # ( !\id_stage|rf|register[17][16]~q  & ( !\id_stage|rf|register[21][16]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[25][16]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][16]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[29][16]~q ),
	.datad(!\id_stage|rf|register[25][16]~q ),
	.datae(!\id_stage|rf|register[17][16]~q ),
	.dataf(!\id_stage|rf|register[21][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_db|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~4_combout  = ( \id_stage|rf|register[27][16]~q  & ( \id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][16]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][16]~q )))) ) ) ) # ( !\id_stage|rf|register[27][16]~q  & ( \id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[23][16]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[31][16]~q  & \inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[27][16]~q  & ( !\id_stage|rf|register[19][16]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[23][16]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] 
// & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[31][16]~q )))) ) ) ) # ( !\id_stage|rf|register[27][16]~q  & ( !\id_stage|rf|register[19][16]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][16]~q )) # (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[31][16]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[23][16]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[31][16]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[27][16]~q ),
	.dataf(!\id_stage|rf|register[19][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~4 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_db|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~5_combout  = ( \id_stage|forwarding_db|Mux15~2_combout  & ( \id_stage|forwarding_db|Mux15~4_combout  & ( ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux15~1_combout )) # (\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux15~3_combout )))) # (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|forwarding_db|Mux15~2_combout  & ( \id_stage|forwarding_db|Mux15~4_combout  & ( (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux15~1_combout  & 
// (!\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux15~3_combout ) # (\inst_reg|inst [16])))) ) ) ) # ( \id_stage|forwarding_db|Mux15~2_combout  & ( !\id_stage|forwarding_db|Mux15~4_combout  & ( (!\inst_reg|inst [17] & 
// (((\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux15~1_combout ))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16] & \id_stage|forwarding_db|Mux15~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux15~2_combout  & ( 
// !\id_stage|forwarding_db|Mux15~4_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux15~1_combout )) # (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux15~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|forwarding_db|Mux15~1_combout ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|forwarding_db|Mux15~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux15~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~5 .lut_mask = 64'h20702A7A25752F7F;
defparam \id_stage|forwarding_db|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N56
dffeas \id_stage|rf|register[1][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N26
dffeas \id_stage|rf|register[4][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N8
dffeas \id_stage|rf|register[5][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \id_stage|rf|register[6][16]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][16]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~6_combout  = ( \id_stage|rf|register[6][16]~DUPLICATE_q  & ( \id_stage|rf|register[7][16]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][16]~DUPLICATE_q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[5][16]~DUPLICATE_q )))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[6][16]~DUPLICATE_q  & ( \id_stage|rf|register[7][16]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[4][16]~DUPLICATE_q  & ((!\inst_reg|inst 
// [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[5][16]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[6][16]~DUPLICATE_q  & ( !\id_stage|rf|register[7][16]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|rf|register[4][16]~DUPLICATE_q ))) # (\inst_reg|inst [16] & (((\id_stage|rf|register[5][16]~DUPLICATE_q  & !\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[6][16]~DUPLICATE_q  & ( !\id_stage|rf|register[7][16]~q  & ( (!\inst_reg|inst 
// [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][16]~DUPLICATE_q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][16]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[4][16]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[5][16]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[6][16]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~6 .lut_mask = 64'h470047CC473347FF;
defparam \id_stage|forwarding_db|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \id_stage|rf|register[3][16] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[16]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][16] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~7_combout  = ( \id_stage|forwarding_db|Mux15~6_combout  & ( \id_stage|rf|register[3][16]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][16]~q )))) 
// # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[1][16]~q ))) ) ) ) # ( !\id_stage|forwarding_db|Mux15~6_combout  & ( \id_stage|rf|register[3][16]~q  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][16]~q  & \id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[1][16]~q 
// ))) ) ) ) # ( \id_stage|forwarding_db|Mux15~6_combout  & ( !\id_stage|rf|register[3][16]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][16]~q )))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][16]~q  & ((!\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux15~6_combout  & ( !\id_stage|rf|register[3][16]~q  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][16]~q  & \id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][16]~q  & ((!\id_stage|forwarding_db|Mux17~4_combout )))) 
// ) ) )

	.dataa(!\id_stage|rf|register[1][16]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[2][16]~q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux15~6_combout ),
	.dataf(!\id_stage|rf|register[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~7 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \id_stage|forwarding_db|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~10_combout  = ( \id_stage|forwarding_db|Mux15~5_combout  & ( \id_stage|forwarding_db|Mux15~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux15~8_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux15~9_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux15~5_combout  & ( \id_stage|forwarding_db|Mux15~7_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux17~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux15~8_combout ))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux15~9_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux15~5_combout  & ( !\id_stage|forwarding_db|Mux15~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (((!\id_stage|forwarding_db|Mux17~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux15~8_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux15~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux15~5_combout  & ( !\id_stage|forwarding_db|Mux15~7_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux15~8_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux15~9_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux15~9_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux15~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datae(!\id_stage|forwarding_db|Mux15~5_combout ),
	.dataf(!\id_stage|forwarding_db|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~10 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_db|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~11_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux15~10_combout  & ( ((!\id_stage|forwarding_db|Mux31~2_combout  & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & 
// !\em_reg|malu [7]))) # (\id_stage|forwarding_db|Mux17~0_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & 
// (\mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & !\em_reg|malu [7])) ) ) ) # ( \id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & 
// (\mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & !\em_reg|malu [7])) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & 
// (\mem_stage|dram|altsyncram_component|auto_generated|q_a [16] & !\em_reg|malu [7])) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\em_reg|malu [7]),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~11 .lut_mask = 64'h0C000C000C005D55;
defparam \id_stage|forwarding_db|Mux15~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~0_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [16] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~0 .lut_mask = 64'h0000000033333333;
defparam \id_stage|forwarding_db|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux15~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux15~12_combout  = ( \id_stage|forwarding_db|Mux15~0_combout  ) # ( !\id_stage|forwarding_db|Mux15~0_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|agorithm_logic_unit|Mux15~2_combout )) # 
// (\id_stage|forwarding_db|Mux15~11_combout ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux15~11_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux15~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux15~12 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux15~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \de_reg|eb[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux15~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[16] .is_wysiwyg = "true";
defparam \de_reg|eb[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~79 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~79_sumout  = SUM(( \de_reg|ea [17] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [17]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~66  ))
// \exe_stage|agorithm_logic_unit|Add0~80  = CARRY(( \de_reg|ea [17] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [17]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~66  ))

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [17]),
	.datae(gnd),
	.dataf(!\de_reg|eb [17]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~79_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~80 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~79 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~79 .lut_mask = 64'h0000C939000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~106 (
// Equation(s):
// \exe_stage|call_sub|y[17]~106_combout  = ( \de_reg|ea [17] & ( \exe_stage|call_sub|y[8]~66_combout  ) ) # ( !\de_reg|ea [17] & ( \exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|alu_b|y[17]~18_combout  ) ) ) # ( \de_reg|ea [17] & ( 
// !\exe_stage|call_sub|y[8]~66_combout  & ( (\exe_stage|call_sub|y[4]~38_combout  & \exe_stage|alu_b|y[17]~18_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[4]~38_combout ),
	.datad(!\exe_stage|alu_b|y[17]~18_combout ),
	.datae(!\de_reg|ea [17]),
	.dataf(!\exe_stage|call_sub|y[8]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~106 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~106 .lut_mask = 64'h0000000F00FFFFFF;
defparam \exe_stage|call_sub|y[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~16 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [31] ) ) # ( !\de_reg|ea [1] & ( (!\de_reg|ea [0] & (\de_reg|eb [29])) # (\de_reg|ea [0] & ((\de_reg|eb [30]))) ) )

	.dataa(!\de_reg|eb [29]),
	.datab(!\de_reg|eb [30]),
	.datac(!\de_reg|eb [31]),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~16 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~16 .lut_mask = 64'h553355330F0F0F0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~14 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  = ( \de_reg|ea [0] & ( \de_reg|eb [26] & ( (!\de_reg|ea [1]) # (\de_reg|eb [28]) ) ) ) # ( !\de_reg|ea [0] & ( \de_reg|eb [26] & ( (!\de_reg|ea [1] & (\de_reg|eb [25])) # (\de_reg|ea [1] & 
// ((\de_reg|eb [27]))) ) ) ) # ( \de_reg|ea [0] & ( !\de_reg|eb [26] & ( (\de_reg|eb [28] & \de_reg|ea [1]) ) ) ) # ( !\de_reg|ea [0] & ( !\de_reg|eb [26] & ( (!\de_reg|ea [1] & (\de_reg|eb [25])) # (\de_reg|ea [1] & ((\de_reg|eb [27]))) ) ) )

	.dataa(!\de_reg|eb [28]),
	.datab(!\de_reg|eb [25]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|eb [27]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\de_reg|eb [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~14 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~14 .lut_mask = 64'h303F0505303FF5F5;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~12 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  = ( \de_reg|eb [17] & ( \de_reg|ea [1] & ( (!\de_reg|ea [0] & ((\de_reg|eb [19]))) # (\de_reg|ea [0] & (\de_reg|eb [20])) ) ) ) # ( !\de_reg|eb [17] & ( \de_reg|ea [1] & ( (!\de_reg|ea [0] & 
// ((\de_reg|eb [19]))) # (\de_reg|ea [0] & (\de_reg|eb [20])) ) ) ) # ( \de_reg|eb [17] & ( !\de_reg|ea [1] & ( (!\de_reg|ea [0]) # (\de_reg|eb [18]) ) ) ) # ( !\de_reg|eb [17] & ( !\de_reg|ea [1] & ( (\de_reg|ea [0] & \de_reg|eb [18]) ) ) )

	.dataa(!\de_reg|eb [20]),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|eb [19]),
	.datad(!\de_reg|eb [18]),
	.datae(!\de_reg|eb [17]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~12 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~12 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~17 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~17_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [2]))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  & ( (!\de_reg|ealuimm~q  & (((!\de_reg|ea [2] & !\de_reg|ea [3])))) # (\de_reg|ealuimm~q  & (\de_reg|eimm 
// [16])) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  & ( (!\de_reg|ealuimm~q  & (((!\de_reg|ea [2] & \de_reg|ea [3])))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  & ( (\de_reg|eimm [16] & \de_reg|ealuimm~q ) ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~17 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~17 .lut_mask = 64'h050505C5C505C5C5;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~18 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~17_combout  & ( ((!\de_reg|ea [2]) # ((\de_reg|ea [3] & 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ))) # (\de_reg|ealuimm~q ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~17_combout  & ( ((!\de_reg|ea [3]) # 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ) # (!\de_reg|ea [2]))) # (\de_reg|ealuimm~q ) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~18 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~18 .lut_mask = 64'hFFFDFF7500000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~100 (
// Equation(s):
// \exe_stage|call_sub|y[17]~100_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~3_combout  & ( (!\exe_stage|call_sub|y[17]~99_combout  & ((!\exe_stage|call_sub|y[17]~98_combout ) # 
// (\exe_stage|alu_b|y[31]~15_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~3_combout  & ( (!\exe_stage|call_sub|y[17]~98_combout ) # ((\exe_stage|alu_b|y[31]~15_combout  & 
// !\exe_stage|call_sub|y[17]~99_combout )) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & (!\exe_stage|call_sub|y[17]~99_combout  & 
// \exe_stage|call_sub|y[17]~98_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout  & ( (!\exe_stage|call_sub|y[17]~99_combout  & (\exe_stage|alu_b|y[31]~15_combout  & 
// \exe_stage|call_sub|y[17]~98_combout )) # (\exe_stage|call_sub|y[17]~99_combout  & ((!\exe_stage|call_sub|y[17]~98_combout ))) ) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[17]~99_combout ),
	.datad(!\exe_stage|call_sub|y[17]~98_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~100 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~100 .lut_mask = 64'h0F500050FF50F050;
defparam \exe_stage|call_sub|y[17]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~36 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  = ( \exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0]) # ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[10]~8_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout ))) # 
// (\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )))) ) ) ) # ( \exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[11]~10_combout  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\exe_stage|alu_b|y[10]~8_combout ),
	.datac(!\exe_stage|alu_b|y[12]~5_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\exe_stage|alu_b|y[13]~7_combout ),
	.dataf(!\exe_stage|alu_b|y[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~36 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~36 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~20 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  = ( \exe_stage|alu_b|y[3]~17_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0]) # ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout )) # (\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[2]~3_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[3]~17_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout )) # 
// (\de_reg|ea [1] & ((\exe_stage|alu_b|y[2]~3_combout ))))) ) ) ) # ( \exe_stage|alu_b|y[3]~17_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[4]~19_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[2]~3_combout ))))) ) ) ) # ( !\exe_stage|alu_b|y[3]~17_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[4]~19_combout 
// )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[2]~3_combout ))))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\exe_stage|alu_b|y[4]~19_combout ),
	.datac(!\de_reg|ea [1]),
	.datad(!\exe_stage|alu_b|y[2]~3_combout ),
	.datae(!\exe_stage|alu_b|y[3]~17_combout ),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~20 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~20 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~103 (
// Equation(s):
// \exe_stage|call_sub|y[17]~103_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( \de_reg|ea [3] ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( !\de_reg|ea [3] ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~103 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~103 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \exe_stage|call_sub|y[17]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~28 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0]) # (\exe_stage|alu_b|y[9]~11_combout )))) # (\de_reg|ea [1] & (((!\de_reg|ea [0])) # 
// (\exe_stage|alu_b|y[6]~13_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1] & (((\de_reg|ea [0]) # (\exe_stage|alu_b|y[9]~11_combout )))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout 
//  & ((\de_reg|ea [0])))) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1] & (((\exe_stage|alu_b|y[9]~11_combout  & !\de_reg|ea [0])))) # (\de_reg|ea [1] & (((!\de_reg|ea [0])) # 
// (\exe_stage|alu_b|y[6]~13_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1] & (((\exe_stage|alu_b|y[9]~11_combout  & !\de_reg|ea [0])))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout 
//  & ((\de_reg|ea [0])))) ) ) )

	.dataa(!\exe_stage|alu_b|y[6]~13_combout ),
	.datab(!\exe_stage|alu_b|y[9]~11_combout ),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|alu_b|y[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~28 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~28 .lut_mask = 64'h30053F0530F53FF5;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~45 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( ((\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( (!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ) # (\de_reg|ea [0]))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( ((!\de_reg|ea [0] & \exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )) # (\de_reg|ea [3]) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( (!\de_reg|ea [0] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  & !\de_reg|ea [3])) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~45 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~45 .lut_mask = 64'h0A000AFF5F005FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~104 (
// Equation(s):
// \exe_stage|call_sub|y[17]~104_combout  = ( \exe_stage|call_sub|y[17]~103_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( (!\exe_stage|call_sub|y[17]~101_combout  & (((\exe_stage|call_sub|y[17]~102_combout )))) # 
// (\exe_stage|call_sub|y[17]~101_combout  & ((!\exe_stage|call_sub|y[17]~102_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[17]~103_combout  & 
// ( \exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( (\exe_stage|call_sub|y[17]~101_combout  & ((!\exe_stage|call_sub|y[17]~102_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) ) # ( \exe_stage|call_sub|y[17]~103_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( (\exe_stage|call_sub|y[17]~102_combout  & ((!\exe_stage|call_sub|y[17]~101_combout ) 
// # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[17]~103_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout  & (\exe_stage|call_sub|y[17]~101_combout  & \exe_stage|call_sub|y[17]~102_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.datac(!\exe_stage|call_sub|y[17]~101_combout ),
	.datad(!\exe_stage|call_sub|y[17]~102_combout ),
	.datae(!\exe_stage|call_sub|y[17]~103_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~104 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~104 .lut_mask = 64'h000100F10F010FF1;
defparam \exe_stage|call_sub|y[17]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~195 (
// Equation(s):
// \exe_stage|call_sub|y[17]~195_combout  = ( !\de_reg|ealuc [0] & ( (!\exe_stage|call_sub|y[17]~105_combout  & (!\exe_stage|alu_b|y[17]~18_combout  $ ((!\de_reg|ea [17])))) # (\exe_stage|call_sub|y[17]~105_combout  & ((((\exe_stage|alu_b|y[1]~14_combout 
// ))))) ) ) # ( \de_reg|ealuc [0] & ( (!\exe_stage|call_sub|y[17]~105_combout  & (((\exe_stage|call_sub|y[17]~100_combout )))) # (\exe_stage|call_sub|y[17]~105_combout  & ((((\exe_stage|call_sub|y[17]~104_combout ))))) ) )

	.dataa(!\exe_stage|call_sub|y[17]~105_combout ),
	.datab(!\exe_stage|alu_b|y[17]~18_combout ),
	.datac(!\exe_stage|call_sub|y[17]~100_combout ),
	.datad(!\exe_stage|alu_b|y[1]~14_combout ),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\exe_stage|call_sub|y[17]~104_combout ),
	.datag(!\de_reg|ea [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~195 .extended_lut = "on";
defparam \exe_stage|call_sub|y[17]~195 .lut_mask = 64'h287D0A0A287D5F5F;
defparam \exe_stage|call_sub|y[17]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~107 (
// Equation(s):
// \exe_stage|call_sub|y[17]~107_combout  = ( \exe_stage|call_sub|y[17]~106_combout  & ( \exe_stage|call_sub|y[17]~195_combout  ) ) # ( !\exe_stage|call_sub|y[17]~106_combout  & ( \exe_stage|call_sub|y[17]~195_combout  & ( 
// ((\exe_stage|agorithm_logic_unit|Add0~79_sumout  & \exe_stage|call_sub|y[4]~39_combout )) # (\exe_stage|call_sub|y[17]~30_combout ) ) ) ) # ( \exe_stage|call_sub|y[17]~106_combout  & ( !\exe_stage|call_sub|y[17]~195_combout  ) ) # ( 
// !\exe_stage|call_sub|y[17]~106_combout  & ( !\exe_stage|call_sub|y[17]~195_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~79_sumout  & \exe_stage|call_sub|y[4]~39_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~79_sumout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(gnd),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(!\exe_stage|call_sub|y[17]~106_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~107 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~107 .lut_mask = 64'h0055FFFF3377FFFF;
defparam \exe_stage|call_sub|y[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N17
dffeas \em_reg|malu[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[17]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[17] .is_wysiwyg = "true";
defparam \em_reg|malu[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~11_combout  = (\em_reg|malu [17] & \id_stage|forwarding_da|Mux26~1_combout )

	.dataa(!\em_reg|malu [17]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~11 .lut_mask = 64'h0505050505050505;
defparam \id_stage|forwarding_da|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [17] & ( (\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~10 .lut_mask = 64'h0000000030303030;
defparam \id_stage|forwarding_da|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~7_combout  = ( \id_stage|rf|register[10][17]~q  & ( \id_stage|rf|register[8][17]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][17]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][17]~q ))) ) ) ) # ( !\id_stage|rf|register[10][17]~q  & ( \id_stage|rf|register[8][17]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|rf|register[9][17]~q )))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][17]~q  & (\inst_reg|inst [21]))) ) ) ) # ( \id_stage|rf|register[10][17]~q  & ( !\id_stage|rf|register[8][17]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21] & \id_stage|rf|register[9][17]~q )))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21])) # (\id_stage|rf|register[11][17]~q ))) ) ) ) # ( !\id_stage|rf|register[10][17]~q  & ( !\id_stage|rf|register[8][17]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][17]~q ))) # (\inst_reg|inst 
// [22] & (\id_stage|rf|register[11][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][17]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[9][17]~q ),
	.datae(!\id_stage|rf|register[10][17]~q ),
	.dataf(!\id_stage|rf|register[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~7 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~8_combout  = ( \id_stage|rf|register[12][17]~q  & ( \id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[14][17]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[13][17]~q ) # (\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[12][17]~q  & ( \id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[14][17]~q  & (\inst_reg|inst [22]))) # (\inst_reg|inst [21] 
// & (((\id_stage|rf|register[13][17]~q ) # (\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[12][17]~q  & ( !\id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[14][17]~q ))) # 
// (\inst_reg|inst [21] & (((!\inst_reg|inst [22] & \id_stage|rf|register[13][17]~q )))) ) ) ) # ( !\id_stage|rf|register[12][17]~q  & ( !\id_stage|rf|register[15][17]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[14][17]~q  & (\inst_reg|inst [22]))) 
// # (\inst_reg|inst [21] & (((!\inst_reg|inst [22] & \id_stage|rf|register[13][17]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[14][17]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[13][17]~q ),
	.datae(!\id_stage|rf|register[12][17]~q ),
	.dataf(!\id_stage|rf|register[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~8 .lut_mask = 64'h0252A2F20757A7F7;
defparam \id_stage|forwarding_da|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N37
dffeas \id_stage|rf|register[2][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N10
dffeas \id_stage|rf|register[1][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N44
dffeas \id_stage|rf|register[7][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N10
dffeas \id_stage|rf|register[4][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N22
dffeas \id_stage|rf|register[5][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~5_combout  = ( \id_stage|rf|register[4][17]~DUPLICATE_q  & ( \id_stage|rf|register[5][17]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][17]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][17]~q ))) ) ) ) # ( !\id_stage|rf|register[4][17]~DUPLICATE_q  & ( \id_stage|rf|register[5][17]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[6][17]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][17]~q )))) ) ) ) # ( \id_stage|rf|register[4][17]~DUPLICATE_q  & ( !\id_stage|rf|register[5][17]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][17]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][17]~q )))) ) ) ) # ( !\id_stage|rf|register[4][17]~DUPLICATE_q  & ( !\id_stage|rf|register[5][17]~q  & ( 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][17]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][17]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[7][17]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[6][17]~q ),
	.datae(!\id_stage|rf|register[4][17]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~5 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_da|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~6_combout  = ( \id_stage|rf|register[1][17]~q  & ( \id_stage|forwarding_da|Mux14~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][17]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][17]~q )))) ) ) ) # ( !\id_stage|rf|register[1][17]~q  & ( \id_stage|forwarding_da|Mux14~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[2][17]~DUPLICATE_q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[3][17]~q  & 
// \id_stage|forwarding_da|Mux27~2_combout )))) ) ) ) # ( \id_stage|rf|register[1][17]~q  & ( !\id_stage|forwarding_da|Mux14~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][17]~DUPLICATE_q  & 
// ((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout ) # (\id_stage|rf|register[3][17]~q )))) ) ) ) # ( !\id_stage|rf|register[1][17]~q  & ( 
// !\id_stage|forwarding_da|Mux14~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][17]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((\id_stage|rf|register[3][17]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][17]~DUPLICATE_q ),
	.datab(!\id_stage|rf|register[3][17]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datae(!\id_stage|rf|register[1][17]~q ),
	.dataf(!\id_stage|forwarding_da|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~6 .lut_mask = 64'h00530F53F053FF53;
defparam \id_stage|forwarding_da|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \id_stage|rf|register[21][17] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][17] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~1_combout  = ( \id_stage|rf|register[25][17]~q  & ( \id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][17]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][17]~q ))) ) ) ) # ( !\id_stage|rf|register[25][17]~q  & ( \id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[21][17]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][17]~q  & (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[25][17]~q  & ( !\id_stage|rf|register[17][17]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[21][17]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[29][17]~q ))) ) ) ) # ( !\id_stage|rf|register[25][17]~q  & ( !\id_stage|rf|register[17][17]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][17]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[29][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[29][17]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[21][17]~q ),
	.datae(!\id_stage|rf|register[25][17]~q ),
	.dataf(!\id_stage|rf|register[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N50
dffeas \id_stage|rf|register[30][17]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][17]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~2_combout  = ( \id_stage|rf|register[26][17]~q  & ( \id_stage|rf|register[30][17]~DUPLICATE_q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][17]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][17]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[26][17]~q  & ( \id_stage|rf|register[30][17]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[18][17]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24])) # 
// (\id_stage|rf|register[22][17]~q ))) ) ) ) # ( \id_stage|rf|register[26][17]~q  & ( !\id_stage|rf|register[30][17]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[18][17]~q ) # (\inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[22][17]~q  & (!\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[26][17]~q  & ( !\id_stage|rf|register[30][17]~DUPLICATE_q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][17]~q ))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[22][17]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[22][17]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[18][17]~q ),
	.datae(!\id_stage|rf|register[26][17]~q ),
	.dataf(!\id_stage|rf|register[30][17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \id_stage|forwarding_da|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~3_combout  = ( \id_stage|rf|register[27][17]~q  & ( \id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][17]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[31][17]~q )))) ) ) ) # ( !\id_stage|rf|register[27][17]~q  & ( \id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][17]~q 
// )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][17]~q ))))) ) ) ) # ( \id_stage|rf|register[27][17]~q  & ( !\id_stage|rf|register[19][17]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[23][17]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][17]~q ))))) ) ) ) # ( !\id_stage|rf|register[27][17]~q  & ( !\id_stage|rf|register[19][17]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[23][17]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][17]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[23][17]~q ),
	.datad(!\id_stage|rf|register[31][17]~q ),
	.datae(!\id_stage|rf|register[27][17]~q ),
	.dataf(!\id_stage|rf|register[19][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~0_combout  = ( \id_stage|rf|register[28][17]~q  & ( \id_stage|rf|register[20][17]~q  & ( ((!\inst_reg|inst [24] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][17]~q ))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[28][17]~q  & ( \id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][17]~q 
// )))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[28][17]~q  & ( !\id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[24][17]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[28][17]~q  & ( !\id_stage|rf|register[20][17]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[16][17]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][17]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[24][17]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[16][17]~q ),
	.datae(!\id_stage|rf|register[28][17]~q ),
	.dataf(!\id_stage|rf|register[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~0 .lut_mask = 64'h02A207A752F257F7;
defparam \id_stage|forwarding_da|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~4_combout  = ( \id_stage|forwarding_da|Mux14~3_combout  & ( \id_stage|forwarding_da|Mux14~0_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux14~1_combout )))) # (\inst_reg|inst [22] 
// & (((\id_stage|forwarding_da|Mux14~2_combout )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|forwarding_da|Mux14~3_combout  & ( \id_stage|forwarding_da|Mux14~0_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # 
// ((\id_stage|forwarding_da|Mux14~1_combout )))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux14~2_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux14~3_combout  & ( !\id_stage|forwarding_da|Mux14~0_combout  & ( 
// (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux14~1_combout ))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux14~2_combout )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|forwarding_da|Mux14~3_combout  & ( 
// !\id_stage|forwarding_da|Mux14~0_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux14~1_combout ))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux14~2_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux14~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux14~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux14~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_da|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~9_combout  = ( \id_stage|forwarding_da|Mux14~6_combout  & ( \id_stage|forwarding_da|Mux14~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux14~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux14~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux14~6_combout  & ( \id_stage|forwarding_da|Mux14~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux14~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux14~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux14~6_combout  & ( !\id_stage|forwarding_da|Mux14~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux14~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux14~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux14~6_combout  & ( 
// !\id_stage|forwarding_da|Mux14~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux14~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux14~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux14~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux14~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux14~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux14~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux14~12_combout  = ( \id_stage|forwarding_da|Mux14~10_combout  & ( \id_stage|forwarding_da|Mux14~9_combout  ) ) # ( !\id_stage|forwarding_da|Mux14~10_combout  & ( \id_stage|forwarding_da|Mux14~9_combout  & ( 
// (((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[17]~107_combout )) # (\id_stage|forwarding_da|Mux14~11_combout )) # (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux14~10_combout  & ( 
// !\id_stage|forwarding_da|Mux14~9_combout  ) ) # ( !\id_stage|forwarding_da|Mux14~10_combout  & ( !\id_stage|forwarding_da|Mux14~9_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[17]~107_combout )) # 
// (\id_stage|forwarding_da|Mux14~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux14~11_combout ),
	.datad(!\exe_stage|call_sub|y[17]~107_combout ),
	.datae(!\id_stage|forwarding_da|Mux14~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux14~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux14~12 .lut_mask = 64'h0F5FFFFF3F7FFFFF;
defparam \id_stage|forwarding_da|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \de_reg|ea[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux14~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [17]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[17] .is_wysiwyg = "true";
defparam \de_reg|ea[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~83 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~83_sumout  = SUM(( \de_reg|ea [18] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [18]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~80  ))
// \exe_stage|agorithm_logic_unit|Add0~84  = CARRY(( \de_reg|ea [18] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [18]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~80  ))

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [18]),
	.datae(gnd),
	.dataf(!\de_reg|eb [18]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~80 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~83_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~84 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~83 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~83 .lut_mask = 64'h0000C939000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~112 (
// Equation(s):
// \exe_stage|call_sub|y[18]~112_combout  = ( \de_reg|ealuimm~q  & ( \exe_stage|call_sub|y[4]~38_combout  & ( (!\de_reg|eimm [16] & (\de_reg|ea [18] & \exe_stage|call_sub|y[8]~66_combout )) # (\de_reg|eimm [16] & ((\exe_stage|call_sub|y[8]~66_combout ) # 
// (\de_reg|ea [18]))) ) ) ) # ( !\de_reg|ealuimm~q  & ( \exe_stage|call_sub|y[4]~38_combout  & ( (!\de_reg|eb [18] & (\de_reg|ea [18] & \exe_stage|call_sub|y[8]~66_combout )) # (\de_reg|eb [18] & ((\exe_stage|call_sub|y[8]~66_combout ) # (\de_reg|ea [18]))) 
// ) ) ) # ( \de_reg|ealuimm~q  & ( !\exe_stage|call_sub|y[4]~38_combout  & ( (\exe_stage|call_sub|y[8]~66_combout  & ((\de_reg|ea [18]) # (\de_reg|eimm [16]))) ) ) ) # ( !\de_reg|ealuimm~q  & ( !\exe_stage|call_sub|y[4]~38_combout  & ( 
// (\exe_stage|call_sub|y[8]~66_combout  & ((\de_reg|ea [18]) # (\de_reg|eb [18]))) ) ) )

	.dataa(!\de_reg|eb [18]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ea [18]),
	.datad(!\exe_stage|call_sub|y[8]~66_combout ),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\exe_stage|call_sub|y[4]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~112 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~112 .lut_mask = 64'h005F003F055F033F;
defparam \exe_stage|call_sub|y[18]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~1_combout  = ( \de_reg|eb [18] & ( \de_reg|ealuimm~q  & ( !\de_reg|ea [18] $ (!\de_reg|eimm [16]) ) ) ) # ( !\de_reg|eb [18] & ( \de_reg|ealuimm~q  & ( !\de_reg|ea [18] $ (!\de_reg|eimm [16]) ) ) ) # ( \de_reg|eb [18] & ( 
// !\de_reg|ealuimm~q  & ( !\de_reg|ea [18] ) ) ) # ( !\de_reg|eb [18] & ( !\de_reg|ealuimm~q  & ( \de_reg|ea [18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [18]),
	.datad(!\de_reg|eimm [16]),
	.datae(!\de_reg|eb [18]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~1 .lut_mask = 64'h0F0FF0F00FF00FF0;
defparam \exe_stage|agorithm_logic_unit|s~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~109 (
// Equation(s):
// \exe_stage|call_sub|y[18]~109_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  & ( \de_reg|ea [3] ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  & ( !\de_reg|ea [3] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~38_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~109 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~109 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \exe_stage|call_sub|y[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~110 (
// Equation(s):
// \exe_stage|call_sub|y[18]~110_combout  = ( \exe_stage|call_sub|y[18]~109_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout )))) # 
// (\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[18]~109_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( 
// (!\exe_stage|call_sub|y[17]~102_combout  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout )))) # (\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ))) ) ) ) # ( \exe_stage|call_sub|y[18]~109_combout  & ( !\exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|call_sub|y[17]~102_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~47_combout ),
	.datad(!\exe_stage|call_sub|y[17]~102_combout ),
	.datae(!\exe_stage|call_sub|y[18]~109_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~110 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~110 .lut_mask = 64'h000000FF0F110F11;
defparam \exe_stage|call_sub|y[18]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~26 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~26_combout  = ( \de_reg|eb [31] & ( \de_reg|ea [1] ) ) # ( \de_reg|eb [31] & ( !\de_reg|ea [1] & ( (\de_reg|ea [0]) # (\de_reg|eb [30]) ) ) ) # ( !\de_reg|eb [31] & ( !\de_reg|ea [1] & ( (\de_reg|eb [30] & 
// !\de_reg|ea [0]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|eb [30]),
	.datac(!\de_reg|ea [0]),
	.datad(gnd),
	.datae(!\de_reg|eb [31]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~26 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~26 .lut_mask = 64'h30303F3F0000FFFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~27 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~27_combout  = ( \de_reg|ea [3] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ))) # 
// (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) ) # ( !\de_reg|ea [3] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (!\de_reg|ealuimm~q  & (!\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # ( \de_reg|ea [3] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) ) # ( !\de_reg|ea [3] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(!\de_reg|ea [3]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~27 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~27 .lut_mask = 64'h000F101FA0AF101F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~28 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~28_combout  = ( !\exe_stage|agorithm_logic_unit|ShiftRight1~27_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( ((!\de_reg|ea [2] & ((!\de_reg|ea [3]))) # (\de_reg|ea [2] & 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ) # (\de_reg|ea [3])))) # (\de_reg|ealuimm~q ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~27_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( (!\de_reg|ea [2]) # 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ) # ((\de_reg|ea [3]) # (\de_reg|ealuimm~q ))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~27_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~28 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~28 .lut_mask = 64'hEFFF0000EF5F0000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~108 (
// Equation(s):
// \exe_stage|call_sub|y[18]~108_combout  = ( \exe_stage|call_sub|y[17]~98_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|call_sub|y[17]~99_combout ) ) ) # ( !\exe_stage|call_sub|y[17]~98_combout  & ( (!\exe_stage|call_sub|y[17]~99_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout )) # (\exe_stage|call_sub|y[17]~99_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight1~28_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~28_combout ),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|call_sub|y[17]~99_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~108 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~108 .lut_mask = 64'h55CC55CC0F000F00;
defparam \exe_stage|call_sub|y[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~111 (
// Equation(s):
// \exe_stage|call_sub|y[18]~111_combout  = ( \exe_stage|call_sub|y[18]~110_combout  & ( \exe_stage|call_sub|y[18]~108_combout  & ( ((!\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|agorithm_logic_unit|s~1_combout )) # 
// (\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|alu_b|y[2]~3_combout )))) # (\de_reg|ealuc [0]) ) ) ) # ( !\exe_stage|call_sub|y[18]~110_combout  & ( \exe_stage|call_sub|y[18]~108_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & 
// (((\de_reg|ealuc [0])) # (\exe_stage|agorithm_logic_unit|s~1_combout ))) # (\exe_stage|call_sub|y[17]~105_combout  & (((\exe_stage|alu_b|y[2]~3_combout  & !\de_reg|ealuc [0])))) ) ) ) # ( \exe_stage|call_sub|y[18]~110_combout  & ( 
// !\exe_stage|call_sub|y[18]~108_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|agorithm_logic_unit|s~1_combout  & ((!\de_reg|ealuc [0])))) # (\exe_stage|call_sub|y[17]~105_combout  & (((\de_reg|ealuc [0]) # 
// (\exe_stage|alu_b|y[2]~3_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[18]~110_combout  & ( !\exe_stage|call_sub|y[18]~108_combout  & ( (!\de_reg|ealuc [0] & ((!\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|agorithm_logic_unit|s~1_combout )) # 
// (\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|alu_b|y[2]~3_combout ))))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~1_combout ),
	.datab(!\exe_stage|alu_b|y[2]~3_combout ),
	.datac(!\exe_stage|call_sub|y[17]~105_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|call_sub|y[18]~110_combout ),
	.dataf(!\exe_stage|call_sub|y[18]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~111 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~111 .lut_mask = 64'h5300530F53F053FF;
defparam \exe_stage|call_sub|y[18]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[18]~113 (
// Equation(s):
// \exe_stage|call_sub|y[18]~113_combout  = ( \exe_stage|call_sub|y[18]~111_combout  & ( (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~83_sumout )) # (\exe_stage|call_sub|y[18]~112_combout )) # 
// (\exe_stage|call_sub|y[17]~30_combout ) ) ) # ( !\exe_stage|call_sub|y[18]~111_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~83_sumout )) # (\exe_stage|call_sub|y[18]~112_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Add0~83_sumout ),
	.datac(!\exe_stage|call_sub|y[17]~30_combout ),
	.datad(!\exe_stage|call_sub|y[18]~112_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[18]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[18]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[18]~113 .extended_lut = "off";
defparam \exe_stage|call_sub|y[18]~113 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \exe_stage|call_sub|y[18]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N50
dffeas \em_reg|malu[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[18]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[18] .is_wysiwyg = "true";
defparam \em_reg|malu[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~11_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \em_reg|malu [18] ) )

	.dataa(!\em_reg|malu [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~11 .lut_mask = 64'h0000000055555555;
defparam \id_stage|forwarding_da|Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N26
dffeas \id_stage|rf|register[11][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \id_stage|rf|register[8][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \id_stage|rf|register[10][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~7_combout  = ( \id_stage|rf|register[8][18]~q  & ( \id_stage|rf|register[10][18]~DUPLICATE_q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][18]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][18]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[8][18]~q  & ( \id_stage|rf|register[10][18]~DUPLICATE_q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][18]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21]) # (\id_stage|rf|register[11][18]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[8][18]~q  & ( !\id_stage|rf|register[10][18]~DUPLICATE_q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[9][18]~q 
// ))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21] & \id_stage|rf|register[11][18]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[8][18]~q  & ( !\id_stage|rf|register[10][18]~DUPLICATE_q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[9][18]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][18]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[9][18]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[11][18]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[8][18]~q ),
	.dataf(!\id_stage|rf|register[10][18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~7 .lut_mask = 64'h0407C4C73437F4F7;
defparam \id_stage|forwarding_da|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \id_stage|rf|register[2][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~5_combout  = ( \id_stage|rf|register[5][18]~q  & ( \id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[6][18]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[7][18]~q )))) ) ) ) # ( !\id_stage|rf|register[5][18]~q  & ( \id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[6][18]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[7][18]~q  & \inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[5][18]~q  & ( !\id_stage|rf|register[4][18]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[6][18]~q  & ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22]) # (\id_stage|rf|register[7][18]~q )))) ) ) ) # ( !\id_stage|rf|register[5][18]~q  & ( !\id_stage|rf|register[4][18]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[6][18]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[7][18]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[6][18]~q ),
	.datac(!\id_stage|rf|register[7][18]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[5][18]~q ),
	.dataf(!\id_stage|rf|register[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~5 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_da|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~6_combout  = ( \id_stage|rf|register[1][18]~q  & ( \id_stage|forwarding_da|Mux13~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][18]~q ))) 
// # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][18]~q ))) ) ) ) # ( !\id_stage|rf|register[1][18]~q  & ( \id_stage|forwarding_da|Mux13~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][18]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][18]~q ))) ) ) ) # ( \id_stage|rf|register[1][18]~q  & 
// ( !\id_stage|forwarding_da|Mux13~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[2][18]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[3][18]~q )))) ) ) ) # ( !\id_stage|rf|register[1][18]~q  & ( !\id_stage|forwarding_da|Mux13~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][18]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][18]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[3][18]~q ),
	.datad(!\id_stage|rf|register[2][18]~q ),
	.datae(!\id_stage|rf|register[1][18]~q ),
	.dataf(!\id_stage|forwarding_da|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N28
dffeas \id_stage|rf|register[17][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~1_combout  = ( \id_stage|rf|register[29][18]~q  & ( \id_stage|rf|register[25][18]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][18]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[21][18]~q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[29][18]~q  & ( \id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[17][18]~q )) # (\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[21][18]~q )))) ) ) ) # ( \id_stage|rf|register[29][18]~q  & ( !\id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[17][18]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[21][18]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[29][18]~q  & ( !\id_stage|rf|register[25][18]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[17][18]~q )) # (\inst_reg|inst 
// [23] & ((\id_stage|rf|register[21][18]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[17][18]~q ),
	.datad(!\id_stage|rf|register[21][18]~q ),
	.datae(!\id_stage|rf|register[29][18]~q ),
	.dataf(!\id_stage|rf|register[25][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_da|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~3_combout  = ( \id_stage|rf|register[27][18]~q  & ( \id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[31][18]~q )))) ) ) ) # ( !\id_stage|rf|register[27][18]~q  & ( \id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[23][18]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[31][18]~q  & \inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[27][18]~q  & ( !\id_stage|rf|register[19][18]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[23][18]~q  & ((\inst_reg|inst [23])))) # (\inst_reg|inst [24] 
// & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[31][18]~q )))) ) ) ) # ( !\id_stage|rf|register[27][18]~q  & ( !\id_stage|rf|register[19][18]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][18]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[31][18]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[23][18]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[31][18]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[27][18]~q ),
	.dataf(!\id_stage|rf|register[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~3 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_da|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \id_stage|rf|register[16][18]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][18]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~0_combout  = ( \id_stage|rf|register[20][18]~q  & ( \id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[16][18]~DUPLICATE_q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[28][18]~q )))) ) ) ) # ( !\id_stage|rf|register[20][18]~q  & ( \id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & ((\id_stage|rf|register[16][18]~DUPLICATE_q )))) # 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[28][18]~q )))) ) ) ) # ( \id_stage|rf|register[20][18]~q  & ( !\id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[16][18]~DUPLICATE_q )) # 
// (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] & (\id_stage|rf|register[28][18]~q ))) ) ) ) # ( !\id_stage|rf|register[20][18]~q  & ( !\id_stage|rf|register[24][18]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[16][18]~DUPLICATE_q )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] & (\id_stage|rf|register[28][18]~q ))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[28][18]~q ),
	.datad(!\id_stage|rf|register[16][18]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[20][18]~q ),
	.dataf(!\id_stage|rf|register[24][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \id_stage|forwarding_da|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~2_combout  = ( \id_stage|rf|register[26][18]~q  & ( \id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][18]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][18]~q )))) ) ) ) # ( !\id_stage|rf|register[26][18]~q  & ( \id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[22][18]~q ))) # (\inst_reg|inst [24] & (((\inst_reg|inst 
// [23] & \id_stage|rf|register[30][18]~q )))) ) ) ) # ( \id_stage|rf|register[26][18]~q  & ( !\id_stage|rf|register[18][18]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[22][18]~q  & (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23]) # (\id_stage|rf|register[30][18]~q )))) ) ) ) # ( !\id_stage|rf|register[26][18]~q  & ( !\id_stage|rf|register[18][18]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][18]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[30][18]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][18]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[30][18]~q ),
	.datae(!\id_stage|rf|register[26][18]~q ),
	.dataf(!\id_stage|rf|register[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_da|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~4_combout  = ( \id_stage|forwarding_da|Mux13~0_combout  & ( \id_stage|forwarding_da|Mux13~2_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux13~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux13~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux13~0_combout  & ( \id_stage|forwarding_da|Mux13~2_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux13~1_combout ))) # 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux13~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux13~0_combout  & ( !\id_stage|forwarding_da|Mux13~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # 
// ((\id_stage|forwarding_da|Mux13~1_combout )))) # (\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux13~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux13~0_combout  & ( !\id_stage|forwarding_da|Mux13~2_combout  & ( 
// (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux13~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux13~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux13~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux13~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux13~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \id_stage|rf|register[15][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N59
dffeas \id_stage|rf|register[14][18] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][18] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~8_combout  = ( \id_stage|rf|register[12][18]~q  & ( \id_stage|rf|register[13][18]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][18]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[15][18]~q ))) ) ) ) # ( !\id_stage|rf|register[12][18]~q  & ( \id_stage|rf|register[13][18]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][18]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][18]~q )))) ) ) ) # ( \id_stage|rf|register[12][18]~q  & ( !\id_stage|rf|register[13][18]~q  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[14][18]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][18]~q )))) ) ) ) # ( !\id_stage|rf|register[12][18]~q  & ( !\id_stage|rf|register[13][18]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[14][18]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[15][18]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[15][18]~q ),
	.datad(!\id_stage|rf|register[14][18]~q ),
	.datae(!\id_stage|rf|register[12][18]~q ),
	.dataf(!\id_stage|rf|register[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~8 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~9_combout  = ( \id_stage|forwarding_da|Mux13~4_combout  & ( \id_stage|forwarding_da|Mux13~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux13~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux13~6_combout )) # (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux13~4_combout  & ( 
// \id_stage|forwarding_da|Mux13~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux13~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (((\id_stage|forwarding_da|Mux13~6_combout )) # (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux13~4_combout  & ( !\id_stage|forwarding_da|Mux13~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux13~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux13~6_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux13~4_combout  & ( !\id_stage|forwarding_da|Mux13~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux13~7_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux13~6_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux13~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux13~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux13~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_da|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [18] & ( (!\em_reg|malu [7] & \id_stage|forwarding_da|Mux26~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~10 .lut_mask = 64'h0000000000F000F0;
defparam \id_stage|forwarding_da|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux13~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux13~12_combout  = ( \id_stage|forwarding_da|Mux13~9_combout  & ( \id_stage|forwarding_da|Mux13~10_combout  ) ) # ( !\id_stage|forwarding_da|Mux13~9_combout  & ( \id_stage|forwarding_da|Mux13~10_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux13~9_combout  & ( !\id_stage|forwarding_da|Mux13~10_combout  & ( (((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[18]~113_combout )) # (\id_stage|forwarding_da|Mux12~3_combout )) # 
// (\id_stage|forwarding_da|Mux13~11_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux13~9_combout  & ( !\id_stage|forwarding_da|Mux13~10_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[18]~113_combout )) # 
// (\id_stage|forwarding_da|Mux13~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux13~11_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datad(!\exe_stage|call_sub|y[18]~113_combout ),
	.datae(!\id_stage|forwarding_da|Mux13~9_combout ),
	.dataf(!\id_stage|forwarding_da|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux13~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux13~12 .lut_mask = 64'h33773F7FFFFFFFFF;
defparam \id_stage|forwarding_da|Mux13~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N53
dffeas \de_reg|ea[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux13~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [18]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[18] .is_wysiwyg = "true";
defparam \de_reg|ea[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~87 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~87_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [19]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [19] ) + ( \exe_stage|agorithm_logic_unit|Add0~84  ))
// \exe_stage|agorithm_logic_unit|Add0~88  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [19]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [19] ) + ( \exe_stage|agorithm_logic_unit|Add0~84  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [19]),
	.datae(gnd),
	.dataf(!\de_reg|ea [19]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~84 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~87_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~88 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~87 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~87 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~91 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~91_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [20]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [20] ) + ( \exe_stage|agorithm_logic_unit|Add0~88  ))
// \exe_stage|agorithm_logic_unit|Add0~92  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [20]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [20] ) + ( \exe_stage|agorithm_logic_unit|Add0~88  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [20]),
	.datae(gnd),
	.dataf(!\de_reg|ea [20]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~88 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~91_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~92 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~91 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~91 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~3_combout  = !\de_reg|ea [20] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [20]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16]))))

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|ea [20]),
	.datad(!\de_reg|eb [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~3 .lut_mask = 64'h1ED21ED21ED21ED2;
defparam \exe_stage|agorithm_logic_unit|s~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~51 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout  = (!\de_reg|ea [1] & ((\de_reg|eb [20]))) # (\de_reg|ea [1] & (\de_reg|eb [18]))

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|eb [18]),
	.datac(gnd),
	.datad(!\de_reg|eb [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~51 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~51 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~77 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  = ( !\de_reg|ea [1] & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [0] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout )))) # (\de_reg|ea [0] & (((\de_reg|eb [19])))))) # (\de_reg|ealuimm~q  & 
// (((\de_reg|eimm [16])))) ) ) # ( \de_reg|ea [1] & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [0] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout )))) # (\de_reg|ea [0] & (((\de_reg|eb [17])))))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|eb [17]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|ea [1]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout ),
	.datag(!\de_reg|eb [19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~77 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~77 .lut_mask = 64'h05330533AF33AF33;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~52 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  & ( (!\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  
// & ( (\de_reg|ea [3] & \exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~52 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~52 .lut_mask = 64'h03030303CFCFCFCF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~50 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( ((!\de_reg|ea [0] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ))) # (\de_reg|ea [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [0] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ))) # (\de_reg|ea 
// [0] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout )))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~50 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~50 .lut_mask = 64'h0C440C443F773F77;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[20]~121 (
// Equation(s):
// \exe_stage|call_sub|y[20]~121_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ))) # 
// (\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ))) # (\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout )) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout  & ( 
// !\exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|call_sub|y[17]~102_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~102_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout ),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~50_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[20]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[20]~121 .extended_lut = "off";
defparam \exe_stage|call_sub|y[20]~121 .lut_mask = 64'h0000555511BB11BB;
defparam \exe_stage|call_sub|y[20]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~40 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~40_combout  = ( \de_reg|eimm [16] & ( (\de_reg|ealuimm~q ) # (\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ) ) ) # ( !\de_reg|eimm [16] & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & 
// !\de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~40 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~40 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~41 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~41_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( (\de_reg|eimm [16] & 
// \de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~41 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~41 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~43 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~43_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~41_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ))) # (\de_reg|ea [3] 
// & (\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ))) # (\de_reg|ea [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~41_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout )))) # (\de_reg|ea [2] & (((\de_reg|ea [3])))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~41_combout  & ( 
// !\exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout )))) # (\de_reg|ea [2] & (((!\de_reg|ea 
// [3])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~41_combout  & ( !\exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ))) # (\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout )))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~40_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~41_combout ),
	.dataf(!\exe_stage|alu_b|y[31]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~43 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~43 .lut_mask = 64'h0A225F220A775F77;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~27 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~27_combout  = ( !\de_reg|ea [2] & ( (!\de_reg|ealuimm~q  & (((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout 
// ))))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) # ( \de_reg|ea [2] & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout )))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\de_reg|ea [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.datag(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~27 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~27 .lut_mask = 64'h111D1D00DD1D1D00;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[20]~120 (
// Equation(s):
// \exe_stage|call_sub|y[20]~120_combout  = ( \exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|call_sub|y[17]~98_combout  & \exe_stage|agorithm_logic_unit|ShiftRight1~43_combout ) ) ) # ( !\exe_stage|call_sub|y[17]~99_combout  & ( 
// (!\exe_stage|call_sub|y[17]~98_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout ))) # (\exe_stage|call_sub|y[17]~98_combout  & (\exe_stage|alu_b|y[31]~15_combout )) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\exe_stage|call_sub|y[17]~98_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~43_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[20]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[20]~120 .extended_lut = "off";
defparam \exe_stage|call_sub|y[20]~120 .lut_mask = 64'h11DD11DD0C0C0C0C;
defparam \exe_stage|call_sub|y[20]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[20]~122 (
// Equation(s):
// \exe_stage|call_sub|y[20]~122_combout  = ( \exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[20]~120_combout  & ( (!\de_reg|ealuc [0] & (\exe_stage|alu_b|y[4]~19_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[20]~121_combout ))) 
// ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[20]~120_combout  & ( (\de_reg|ealuc [0]) # (\exe_stage|agorithm_logic_unit|s~3_combout ) ) ) ) # ( \exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[20]~120_combout  & ( (!\de_reg|ealuc [0] & (\exe_stage|alu_b|y[4]~19_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[20]~121_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[20]~120_combout  & ( (\exe_stage|agorithm_logic_unit|s~3_combout  & !\de_reg|ealuc [0]) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~3_combout ),
	.datab(!\exe_stage|alu_b|y[4]~19_combout ),
	.datac(!\exe_stage|call_sub|y[20]~121_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|call_sub|y[17]~105_combout ),
	.dataf(!\exe_stage|call_sub|y[20]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[20]~122 .extended_lut = "off";
defparam \exe_stage|call_sub|y[20]~122 .lut_mask = 64'h5500330F55FF330F;
defparam \exe_stage|call_sub|y[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[20]~124 (
// Equation(s):
// \exe_stage|call_sub|y[20]~124_combout  = ( \exe_stage|call_sub|y[20]~122_combout  & ( (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~91_sumout )) # (\exe_stage|call_sub|y[20]~123_combout )) # 
// (\exe_stage|call_sub|y[17]~30_combout ) ) ) # ( !\exe_stage|call_sub|y[20]~122_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~91_sumout )) # (\exe_stage|call_sub|y[20]~123_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(!\exe_stage|call_sub|y[20]~123_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~91_sumout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[20]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[20]~124 .extended_lut = "off";
defparam \exe_stage|call_sub|y[20]~124 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \exe_stage|call_sub|y[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N41
dffeas \em_reg|malu[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[20]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[20] .is_wysiwyg = "true";
defparam \em_reg|malu[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_db|Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [20] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~10 .lut_mask = 64'h00000000AA00AA00;
defparam \id_stage|forwarding_db|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~8_combout  = ( \id_stage|rf|register[14][20]~q  & ( \id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][20]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][20]~q ))) ) ) ) # ( !\id_stage|rf|register[14][20]~q  & ( \id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[13][20]~q )))) # (\inst_reg|inst [17] & (\inst_reg|inst 
// [16] & (\id_stage|rf|register[15][20]~q ))) ) ) ) # ( \id_stage|rf|register[14][20]~q  & ( !\id_stage|rf|register[12][20]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|rf|register[13][20]~q )))) # (\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[15][20]~q )))) ) ) ) # ( !\id_stage|rf|register[14][20]~q  & ( !\id_stage|rf|register[12][20]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][20]~q ))) # (\inst_reg|inst 
// [17] & (\id_stage|rf|register[15][20]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[15][20]~q ),
	.datad(!\id_stage|rf|register[13][20]~q ),
	.datae(!\id_stage|rf|register[14][20]~q ),
	.dataf(!\id_stage|rf|register[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~8 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~2_combout  = ( \id_stage|rf|register[30][20]~q  & ( \id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[26][20]~q ))) # (\inst_reg|inst [18] & (((\inst_reg|inst 
// [19]) # (\id_stage|rf|register[22][20]~q )))) ) ) ) # ( !\id_stage|rf|register[30][20]~q  & ( \id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[26][20]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[22][20]~q  & !\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[30][20]~q  & ( !\id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][20]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[22][20]~q )))) ) ) ) # ( !\id_stage|rf|register[30][20]~q  & ( !\id_stage|rf|register[18][20]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][20]~q  & ((\inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & (((\id_stage|rf|register[22][20]~q  & !\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[26][20]~q ),
	.datab(!\id_stage|rf|register[22][20]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[30][20]~q ),
	.dataf(!\id_stage|rf|register[18][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~2 .lut_mask = 64'h0350035FF350F35F;
defparam \id_stage|forwarding_db|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N50
dffeas \id_stage|rf|register[21][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \id_stage|rf|register[29][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[29][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \id_stage|rf|register[17][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~1_combout  = ( \id_stage|rf|register[17][20]~DUPLICATE_q  & ( \id_stage|rf|register[25][20]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][20]~DUPLICATE_q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[29][20]~q )))) ) ) ) # ( !\id_stage|rf|register[17][20]~DUPLICATE_q  & ( \id_stage|rf|register[25][20]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[21][20]~DUPLICATE_q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18]) # (\id_stage|rf|register[29][20]~q )))) ) ) ) # ( \id_stage|rf|register[17][20]~DUPLICATE_q  & ( !\id_stage|rf|register[25][20]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[21][20]~DUPLICATE_q 
// ))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[29][20]~q  & \inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[17][20]~DUPLICATE_q  & ( !\id_stage|rf|register[25][20]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[21][20]~DUPLICATE_q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][20]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[21][20]~DUPLICATE_q ),
	.datab(!\id_stage|rf|register[29][20]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[17][20]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[25][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \id_stage|forwarding_db|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~0_combout  = ( \id_stage|rf|register[16][20]~q  & ( \id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][20]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][20]~q ))) ) ) ) # ( !\id_stage|rf|register[16][20]~q  & ( \id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[24][20]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][20]~q )))) ) ) ) # ( \id_stage|rf|register[16][20]~q  & ( !\id_stage|rf|register[20][20]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][20]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][20]~q )))) ) ) ) # ( !\id_stage|rf|register[16][20]~q  & ( !\id_stage|rf|register[20][20]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][20]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][20]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][20]~q ),
	.datab(!\id_stage|rf|register[24][20]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[16][20]~q ),
	.dataf(!\id_stage|rf|register[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \id_stage|forwarding_db|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \id_stage|rf|register[31][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~3_combout  = ( \id_stage|rf|register[27][20]~q  & ( \id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18]) # (\id_stage|rf|register[19][20]~q )))) # (\inst_reg|inst [19] & (((!\inst_reg|inst 
// [18])) # (\id_stage|rf|register[31][20]~q ))) ) ) ) # ( !\id_stage|rf|register[27][20]~q  & ( \id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18]) # (\id_stage|rf|register[19][20]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[31][20]~q  & ((\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[27][20]~q  & ( !\id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[19][20]~q  & !\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[31][20]~q ))) ) ) ) # ( !\id_stage|rf|register[27][20]~q  & ( !\id_stage|rf|register[23][20]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[19][20]~q  & !\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[31][20]~q  & ((\inst_reg|inst [18])))) ) ) )

	.dataa(!\id_stage|rf|register[31][20]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[19][20]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[27][20]~q ),
	.dataf(!\id_stage|rf|register[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~3 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \id_stage|forwarding_db|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~4_combout  = ( \id_stage|forwarding_db|Mux11~0_combout  & ( \id_stage|forwarding_db|Mux11~3_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux11~1_combout )))) # (\inst_reg|inst [17] 
// & (((\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux11~2_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux11~0_combout  & ( \id_stage|forwarding_db|Mux11~3_combout  & ( (!\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux11~1_combout  & 
// \inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux11~2_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux11~0_combout  & ( !\id_stage|forwarding_db|Mux11~3_combout  & ( (!\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux11~1_combout )))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux11~2_combout  & ((!\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|forwarding_db|Mux11~0_combout  & ( 
// !\id_stage|forwarding_db|Mux11~3_combout  & ( (!\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux11~1_combout  & \inst_reg|inst [16])))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux11~2_combout  & ((!\inst_reg|inst [16])))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|forwarding_db|Mux11~2_combout ),
	.datac(!\id_stage|forwarding_db|Mux11~1_combout ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|forwarding_db|Mux11~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \id_stage|forwarding_db|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N49
dffeas \id_stage|rf|register[11][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~7_combout  = ( \id_stage|rf|register[11][20]~q  & ( \id_stage|rf|register[9][20]~q  & ( ((!\inst_reg|inst [17] & ((\id_stage|rf|register[8][20]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[10][20]~q ))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[11][20]~q  & ( \id_stage|rf|register[9][20]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[8][20]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// (\id_stage|rf|register[10][20]~q ))) ) ) ) # ( \id_stage|rf|register[11][20]~q  & ( !\id_stage|rf|register[9][20]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[8][20]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[10][20]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[11][20]~q  & ( !\id_stage|rf|register[9][20]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[8][20]~q ))) # (\inst_reg|inst 
// [17] & (\id_stage|rf|register[10][20]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[10][20]~q ),
	.datad(!\id_stage|rf|register[8][20]~q ),
	.datae(!\id_stage|rf|register[11][20]~q ),
	.dataf(!\id_stage|rf|register[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~7 .lut_mask = 64'h048C159D26AE37BF;
defparam \id_stage|forwarding_db|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \id_stage|rf|register[3][20] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][20] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N41
dffeas \id_stage|rf|register[4][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N43
dffeas \id_stage|rf|register[7][20]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[20]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][20]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~5_combout  = ( \id_stage|rf|register[6][20]~q  & ( \id_stage|rf|register[7][20]~DUPLICATE_q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][20]~DUPLICATE_q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][20]~q 
// )))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[6][20]~q  & ( \id_stage|rf|register[7][20]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][20]~DUPLICATE_q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[5][20]~q ))))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[6][20]~q  & ( !\id_stage|rf|register[7][20]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[4][20]~DUPLICATE_q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][20]~q ))))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[6][20]~q  & ( !\id_stage|rf|register[7][20]~DUPLICATE_q  & ( 
// (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][20]~DUPLICATE_q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][20]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[4][20]~DUPLICATE_q ),
	.datac(!\id_stage|rf|register[5][20]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[6][20]~q ),
	.dataf(!\id_stage|rf|register[7][20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~5 .lut_mask = 64'h220A770A225F775F;
defparam \id_stage|forwarding_db|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~6_combout  = ( \id_stage|rf|register[1][20]~q  & ( \id_stage|forwarding_db|Mux11~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][20]~q ))) 
// # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][20]~q ))) ) ) ) # ( !\id_stage|rf|register[1][20]~q  & ( \id_stage|forwarding_db|Mux11~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][20]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][20]~q  & ((\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( \id_stage|rf|register[1][20]~q  
// & ( !\id_stage|forwarding_db|Mux11~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][20]~q  & \id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[3][20]~q ))) ) ) ) # ( !\id_stage|rf|register[1][20]~q  & ( !\id_stage|forwarding_db|Mux11~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][20]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][20]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][20]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[2][20]~q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[1][20]~q ),
	.dataf(!\id_stage|forwarding_db|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_db|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~9_combout  = ( \id_stage|forwarding_db|Mux11~7_combout  & ( \id_stage|forwarding_db|Mux11~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux11~4_combout ) # 
// (\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux11~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux11~7_combout  & ( 
// \id_stage|forwarding_db|Mux11~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux11~4_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux11~8_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux11~7_combout  & ( !\id_stage|forwarding_db|Mux11~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux11~4_combout ) # (\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux11~8_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux11~7_combout  & ( !\id_stage|forwarding_db|Mux11~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux11~4_combout )))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux11~8_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux11~8_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux11~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux11~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \id_stage|forwarding_db|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux11~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux11~12_combout  = ( \id_stage|forwarding_db|Mux11~10_combout  & ( \id_stage|forwarding_db|Mux11~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux11~10_combout  & ( \id_stage|forwarding_db|Mux11~9_combout  & ( 
// (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[20]~124_combout )) # (\id_stage|forwarding_db|Mux11~11_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux11~10_combout  & ( 
// !\id_stage|forwarding_db|Mux11~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux11~10_combout  & ( !\id_stage|forwarding_db|Mux11~9_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[20]~124_combout )) # 
// (\id_stage|forwarding_db|Mux11~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux11~11_combout ),
	.datad(!\exe_stage|call_sub|y[20]~124_combout ),
	.datae(!\id_stage|forwarding_db|Mux11~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux11~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux11~12 .lut_mask = 64'h0F3FFFFF5F7FFFFF;
defparam \id_stage|forwarding_db|Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N44
dffeas \de_reg|eb[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux11~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[20] .is_wysiwyg = "true";
defparam \de_reg|eb[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~4_combout  = ( \de_reg|eb [21] & ( !\de_reg|ea [21] $ (((\de_reg|ealuimm~q  & !\de_reg|eimm [16]))) ) ) # ( !\de_reg|eb [21] & ( !\de_reg|ea [21] $ (((!\de_reg|ealuimm~q ) # (!\de_reg|eimm [16]))) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [21]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~4 .lut_mask = 64'h333C333CC3CCC3CC;
defparam \exe_stage|agorithm_logic_unit|s~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~14 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~14_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~13_combout  & ( (!\de_reg|ea [3]) # ((!\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout )) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout  & ( (\de_reg|ea [3] & (!\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout )) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~14 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~14 .lut_mask = 64'h00300030CCFCCCFC;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~45 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~45_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( \de_reg|ealuimm~q  & ( \de_reg|eimm [16] ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( \de_reg|ealuimm~q  & ( 
// \de_reg|eimm [16] ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( !\de_reg|ealuimm~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~45 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~45 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~46 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~46_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( (\de_reg|eimm [16] & 
// \de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~46 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~46 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~15 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  = ( \de_reg|eimm [16] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  ) ) # ( !\de_reg|eimm [16] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( !\de_reg|ealuimm~q  ) ) ) # ( 
// \de_reg|eimm [16] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( \de_reg|ealuimm~q  ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~15 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~15 .lut_mask = 64'h00005555AAAAFFFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~47 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~47_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~46_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [2] & (((\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout )) 
// # (\de_reg|ea [3]))) # (\de_reg|ea [2] & ((!\de_reg|ea [3]) # ((\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~46_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [2] & 
// (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout ))) # (\de_reg|ea [2] & ((!\de_reg|ea [3]) # ((\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~46_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [2] & (((\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout )) # (\de_reg|ea [3]))) # (\de_reg|ea [2] & (\de_reg|ea [3] & ((\exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~46_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [2] & (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout ))) # (\de_reg|ea [2] & (\de_reg|ea [3] & 
// ((\exe_stage|alu_b|y[31]~15_combout )))) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~45_combout ),
	.datad(!\exe_stage|alu_b|y[31]~15_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~46_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~47 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~47 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[21]~125 (
// Equation(s):
// \exe_stage|call_sub|y[21]~125_combout  = ( \exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|call_sub|y[17]~98_combout  & \exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ) ) ) # ( !\exe_stage|call_sub|y[17]~99_combout  & ( 
// (!\exe_stage|call_sub|y[17]~98_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~14_combout )) # (\exe_stage|call_sub|y[17]~98_combout  & ((\exe_stage|alu_b|y[31]~15_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~14_combout ),
	.datab(!\exe_stage|alu_b|y[31]~15_combout ),
	.datac(!\exe_stage|call_sub|y[17]~98_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[21]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[21]~125 .extended_lut = "off";
defparam \exe_stage|call_sub|y[21]~125 .lut_mask = 64'h5353535300F000F0;
defparam \exe_stage|call_sub|y[21]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~54 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout  & ( (!\de_reg|ealuimm~q  & (((\de_reg|ea [0]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout )))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout  & ( (!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout  & !\de_reg|ea [0])))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~53_combout ),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~54 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~54 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~55 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  & ( (!\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  
// & ( (\de_reg|ea [3] & \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~55 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~55 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[21]~126 (
// Equation(s):
// \exe_stage|call_sub|y[21]~126_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout  & (\exe_stage|call_sub|y[17]~101_combout ))) # 
// (\exe_stage|call_sub|y[17]~102_combout  & (((!\exe_stage|call_sub|y[17]~101_combout ) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout  & ( (\exe_stage|call_sub|y[17]~101_combout  & 
// ((!\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout )) # (\exe_stage|call_sub|y[17]~102_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout ))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout ),
	.datab(!\exe_stage|call_sub|y[17]~102_combout ),
	.datac(!\exe_stage|call_sub|y[17]~101_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[21]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[21]~126 .extended_lut = "off";
defparam \exe_stage|call_sub|y[21]~126 .lut_mask = 64'h0407040734373437;
defparam \exe_stage|call_sub|y[21]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N51
cyclonev_lcell_comb \exe_stage|call_sub|y[21]~127 (
// Equation(s):
// \exe_stage|call_sub|y[21]~127_combout  = ( \exe_stage|call_sub|y[21]~125_combout  & ( \exe_stage|call_sub|y[21]~126_combout  & ( ((!\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|agorithm_logic_unit|s~4_combout ))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[5]~1_combout ))) # (\de_reg|ealuc [0]) ) ) ) # ( !\exe_stage|call_sub|y[21]~125_combout  & ( \exe_stage|call_sub|y[21]~126_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & 
// (((\exe_stage|agorithm_logic_unit|s~4_combout  & !\de_reg|ealuc [0])))) # (\exe_stage|call_sub|y[17]~105_combout  & (((\de_reg|ealuc [0])) # (\exe_stage|alu_b|y[5]~1_combout ))) ) ) ) # ( \exe_stage|call_sub|y[21]~125_combout  & ( 
// !\exe_stage|call_sub|y[21]~126_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (((\de_reg|ealuc [0]) # (\exe_stage|agorithm_logic_unit|s~4_combout )))) # (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[5]~1_combout  & 
// ((!\de_reg|ealuc [0])))) ) ) ) # ( !\exe_stage|call_sub|y[21]~125_combout  & ( !\exe_stage|call_sub|y[21]~126_combout  & ( (!\de_reg|ealuc [0] & ((!\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|agorithm_logic_unit|s~4_combout ))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[5]~1_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[5]~1_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|s~4_combout ),
	.datac(!\exe_stage|call_sub|y[17]~105_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|call_sub|y[21]~125_combout ),
	.dataf(!\exe_stage|call_sub|y[21]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[21]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[21]~127 .extended_lut = "off";
defparam \exe_stage|call_sub|y[21]~127 .lut_mask = 64'h350035F0350F35FF;
defparam \exe_stage|call_sub|y[21]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[21]~129 (
// Equation(s):
// \exe_stage|call_sub|y[21]~129_combout  = ( \exe_stage|call_sub|y[21]~127_combout  & ( (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~95_sumout )) # (\exe_stage|call_sub|y[21]~128_combout )) # 
// (\exe_stage|call_sub|y[17]~30_combout ) ) ) # ( !\exe_stage|call_sub|y[21]~127_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~95_sumout )) # (\exe_stage|call_sub|y[21]~128_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~30_combout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\exe_stage|call_sub|y[21]~128_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~95_sumout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[21]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[21]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[21]~129 .extended_lut = "off";
defparam \exe_stage|call_sub|y[21]~129 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \exe_stage|call_sub|y[21]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_db|Mux10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [21] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~10 .lut_mask = 64'h0000000088888888;
defparam \id_stage|forwarding_db|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~7_combout  = ( \id_stage|rf|register[8][21]~q  & ( \id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][21]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][21]~q )))) ) ) ) # ( !\id_stage|rf|register[8][21]~q  & ( \id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[10][21]~q  & ((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((!\inst_reg|inst 
// [17]) # (\id_stage|rf|register[11][21]~q )))) ) ) ) # ( \id_stage|rf|register[8][21]~q  & ( !\id_stage|rf|register[9][21]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[10][21]~q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[11][21]~q  & \inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[8][21]~q  & ( !\id_stage|rf|register[9][21]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][21]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][21]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[10][21]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[11][21]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[8][21]~q ),
	.dataf(!\id_stage|rf|register[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~7 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_db|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~8_combout  = ( \id_stage|rf|register[13][21]~q  & ( \id_stage|rf|register[12][21]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][21]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][21]~q ))) ) ) ) # ( !\id_stage|rf|register[13][21]~q  & ( \id_stage|rf|register[12][21]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[14][21]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][21]~q  & ((\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[13][21]~q  & ( !\id_stage|rf|register[12][21]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[14][21]~q  & \inst_reg|inst [17])))) # (\inst_reg|inst [16] 
// & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[15][21]~q ))) ) ) ) # ( !\id_stage|rf|register[13][21]~q  & ( !\id_stage|rf|register[12][21]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][21]~q ))) # 
// (\inst_reg|inst [16] & (\id_stage|rf|register[15][21]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[15][21]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[14][21]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[13][21]~q ),
	.dataf(!\id_stage|rf|register[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~8 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_db|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \id_stage|rf|register[6][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~5_combout  = ( \id_stage|rf|register[4][21]~q  & ( \id_stage|rf|register[7][21]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[6][21]~DUPLICATE_q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[5][21]~q ) # (\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[4][21]~q  & ( \id_stage|rf|register[7][21]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[6][21]~DUPLICATE_q  & (\inst_reg|inst [17]))) # 
// (\inst_reg|inst [16] & (((\id_stage|rf|register[5][21]~q ) # (\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[4][21]~q  & ( !\id_stage|rf|register[7][21]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # 
// (\id_stage|rf|register[6][21]~DUPLICATE_q ))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17] & \id_stage|rf|register[5][21]~q )))) ) ) ) # ( !\id_stage|rf|register[4][21]~q  & ( !\id_stage|rf|register[7][21]~q  & ( (!\inst_reg|inst [16] & 
// (\id_stage|rf|register[6][21]~DUPLICATE_q  & (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17] & \id_stage|rf|register[5][21]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[6][21]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[5][21]~q ),
	.datae(!\id_stage|rf|register[4][21]~q ),
	.dataf(!\id_stage|rf|register[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~5 .lut_mask = 64'h0252A2F20757A7F7;
defparam \id_stage|forwarding_db|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~6_combout  = ( \id_stage|rf|register[2][21]~q  & ( \id_stage|forwarding_db|Mux10~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][21]~q ))) 
// # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][21]~q ))) ) ) ) # ( !\id_stage|rf|register[2][21]~q  & ( \id_stage|forwarding_db|Mux10~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][21]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][21]~q 
// )))) ) ) ) # ( \id_stage|rf|register[2][21]~q  & ( !\id_stage|forwarding_db|Mux10~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][21]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][21]~q )))) ) ) ) # ( !\id_stage|rf|register[2][21]~q  & ( !\id_stage|forwarding_db|Mux10~5_combout  
// & ( (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][21]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][21]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][21]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[1][21]~q ),
	.datae(!\id_stage|rf|register[2][21]~q ),
	.dataf(!\id_stage|forwarding_db|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~6 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_db|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~1_combout  = ( \id_stage|rf|register[21][21]~q  & ( \id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[17][21]~q ))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[29][21]~q )))) ) ) ) # ( !\id_stage|rf|register[21][21]~q  & ( \id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[17][21]~q ))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19] & \id_stage|rf|register[29][21]~q )))) ) ) ) # ( \id_stage|rf|register[21][21]~q  & ( !\id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[17][21]~q  & (!\inst_reg|inst [19]))) # (\inst_reg|inst [18] 
// & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[29][21]~q )))) ) ) ) # ( !\id_stage|rf|register[21][21]~q  & ( !\id_stage|rf|register[25][21]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[17][21]~q  & (!\inst_reg|inst [19]))) # (\inst_reg|inst 
// [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[29][21]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[17][21]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[29][21]~q ),
	.datae(!\id_stage|rf|register[21][21]~q ),
	.dataf(!\id_stage|rf|register[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \id_stage|forwarding_db|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N40
dffeas \id_stage|rf|register[30][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~2_combout  = ( \id_stage|rf|register[18][21]~q  & ( \id_stage|rf|register[30][21]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][21]~q )))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[26][21]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[18][21]~q  & ( \id_stage|rf|register[30][21]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & (\id_stage|rf|register[22][21]~q ))) # (\inst_reg|inst [19] 
// & (((\id_stage|rf|register[26][21]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[18][21]~q  & ( !\id_stage|rf|register[30][21]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][21]~q )))) # 
// (\inst_reg|inst [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[26][21]~q )))) ) ) ) # ( !\id_stage|rf|register[18][21]~q  & ( !\id_stage|rf|register[30][21]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & (\id_stage|rf|register[22][21]~q ))) 
// # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[26][21]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[22][21]~q ),
	.datad(!\id_stage|rf|register[26][21]~q ),
	.datae(!\id_stage|rf|register[18][21]~q ),
	.dataf(!\id_stage|rf|register[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N47
dffeas \id_stage|rf|register[16][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N38
dffeas \id_stage|rf|register[20][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~0_combout  = ( \id_stage|rf|register[28][21]~q  & ( \id_stage|rf|register[24][21]~q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][21]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][21]~DUPLICATE_q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[28][21]~q  & ( \id_stage|rf|register[24][21]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[16][21]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[20][21]~DUPLICATE_q  & !\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[28][21]~q  & ( !\id_stage|rf|register[24][21]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[16][21]~q  & ((!\inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[20][21]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[28][21]~q  & ( !\id_stage|rf|register[24][21]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[16][21]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][21]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[16][21]~q ),
	.datac(!\id_stage|rf|register[20][21]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[28][21]~q ),
	.dataf(!\id_stage|rf|register[24][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~0 .lut_mask = 64'h2700275527AA27FF;
defparam \id_stage|forwarding_db|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N32
dffeas \id_stage|rf|register[19][21] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[21]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][21] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N46
dffeas \id_stage|rf|register[31][21]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][21]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~3_combout  = ( \id_stage|rf|register[23][21]~q  & ( \id_stage|rf|register[31][21]~DUPLICATE_q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[19][21]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[27][21]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[23][21]~q  & ( \id_stage|rf|register[31][21]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[19][21]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[27][21]~q ))))) # (\inst_reg|inst [18] & (\inst_reg|inst [19])) ) ) ) # ( \id_stage|rf|register[23][21]~q  & ( !\id_stage|rf|register[31][21]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[19][21]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[27][21]~q ))))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19])) ) ) ) # ( !\id_stage|rf|register[23][21]~q  & ( !\id_stage|rf|register[31][21]~DUPLICATE_q  & ( 
// (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[19][21]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[27][21]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[19][21]~q ),
	.datad(!\id_stage|rf|register[27][21]~q ),
	.datae(!\id_stage|rf|register[23][21]~q ),
	.dataf(!\id_stage|rf|register[31][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \id_stage|forwarding_db|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~4_combout  = ( \id_stage|forwarding_db|Mux10~0_combout  & ( \id_stage|forwarding_db|Mux10~3_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux10~1_combout ))) # (\inst_reg|inst [17] 
// & (((\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux10~2_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux10~0_combout  & ( \id_stage|forwarding_db|Mux10~3_combout  & ( (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux10~1_combout  & 
// ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux10~2_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux10~0_combout  & ( !\id_stage|forwarding_db|Mux10~3_combout  & ( (!\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux10~1_combout ))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux10~2_combout  & !\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|forwarding_db|Mux10~0_combout  & ( 
// !\id_stage|forwarding_db|Mux10~3_combout  & ( (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux10~1_combout  & ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux10~2_combout  & !\inst_reg|inst [16])))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux10~1_combout ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux10~2_combout ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|forwarding_db|Mux10~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~4 .lut_mask = 64'h0344CF440377CF77;
defparam \id_stage|forwarding_db|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~9_combout  = ( \id_stage|forwarding_db|Mux10~6_combout  & ( \id_stage|forwarding_db|Mux10~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux10~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux10~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux10~6_combout  & ( \id_stage|forwarding_db|Mux10~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (!\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux10~7_combout )) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux10~8_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux10~6_combout  & ( !\id_stage|forwarding_db|Mux10~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux10~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux10~8_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux10~6_combout  & ( !\id_stage|forwarding_db|Mux10~4_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux10~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux10~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux10~7_combout ),
	.datad(!\id_stage|forwarding_db|Mux10~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux10~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~9 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux10~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux10~12_combout  = ( \id_stage|forwarding_db|Mux10~10_combout  & ( \id_stage|forwarding_db|Mux10~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux10~10_combout  & ( \id_stage|forwarding_db|Mux10~9_combout  & ( 
// (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[21]~129_combout )) # (\id_stage|forwarding_db|Mux10~11_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux10~10_combout  & ( 
// !\id_stage|forwarding_db|Mux10~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux10~10_combout  & ( !\id_stage|forwarding_db|Mux10~9_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[21]~129_combout )) # 
// (\id_stage|forwarding_db|Mux10~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[21]~129_combout ),
	.datad(!\id_stage|forwarding_db|Mux10~11_combout ),
	.datae(!\id_stage|forwarding_db|Mux10~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux10~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux10~12 .lut_mask = 64'h03FFFFFF57FFFFFF;
defparam \id_stage|forwarding_db|Mux10~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N38
dffeas \de_reg|eb[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux10~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[21] .is_wysiwyg = "true";
defparam \de_reg|eb[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~11 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  = ( \de_reg|eb [23] & ( \de_reg|eb [24] & ( ((!\de_reg|ea [0] & (\de_reg|eb [21])) # (\de_reg|ea [0] & ((\de_reg|eb [22])))) # (\de_reg|ea [1]) ) ) ) # ( !\de_reg|eb [23] & ( \de_reg|eb [24] & ( 
// (!\de_reg|ea [0] & (!\de_reg|ea [1] & (\de_reg|eb [21]))) # (\de_reg|ea [0] & (((\de_reg|eb [22])) # (\de_reg|ea [1]))) ) ) ) # ( \de_reg|eb [23] & ( !\de_reg|eb [24] & ( (!\de_reg|ea [0] & (((\de_reg|eb [21])) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & 
// (!\de_reg|ea [1] & ((\de_reg|eb [22])))) ) ) ) # ( !\de_reg|eb [23] & ( !\de_reg|eb [24] & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & (\de_reg|eb [21])) # (\de_reg|ea [0] & ((\de_reg|eb [22]))))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [21]),
	.datad(!\de_reg|eb [22]),
	.datae(!\de_reg|eb [23]),
	.dataf(!\de_reg|eb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~11 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~11 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~13 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~13_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\de_reg|ealuimm~q  & (\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\de_reg|ealuimm~q  & (!\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(gnd),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~13 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~13 .lut_mask = 64'h003388BB4477CCFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~58 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~58_combout  = (!\de_reg|ea [0] & (\de_reg|eb [29])) # (\de_reg|ea [0] & ((\de_reg|eb [30])))

	.dataa(!\de_reg|eb [29]),
	.datab(gnd),
	.datac(!\de_reg|eb [30]),
	.datad(!\de_reg|ea [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~58 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~58 .lut_mask = 64'h550F550F550F550F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~59 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  = ( \de_reg|eimm [16] & ( \de_reg|ealuimm~q  ) ) # ( \de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (((\de_reg|eb [31])))) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\de_reg|ea [1] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~58_combout ))) # (\de_reg|ea [1] & (\de_reg|eb [31])))) ) ) ) # ( !\de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( 
// (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (((\de_reg|eb [31])))) # (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\de_reg|ea [1] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~58_combout ))) # (\de_reg|ea [1] & (\de_reg|eb 
// [31])))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [31]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~58_combout ),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~59 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~59 .lut_mask = 64'h0B4F0B4F0000FFFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[13]~90 (
// Equation(s):
// \exe_stage|call_sub|y[13]~90_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ))) # (\de_reg|ealuc [3] & (((\exe_stage|alu_b|y[31]~15_combout ) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & ( (\de_reg|ealuc [3] & ((\exe_stage|alu_b|y[31]~15_combout ) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ))) # (\de_reg|ealuc [3] & 
// (((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \exe_stage|alu_b|y[31]~15_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & ( (\de_reg|ealuc [3] & 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \exe_stage|alu_b|y[31]~15_combout )) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datad(!\exe_stage|alu_b|y[31]~15_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[13]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[13]~90 .extended_lut = "off";
defparam \exe_stage|call_sub|y[13]~90 .lut_mask = 64'h0050025205550757;
defparam \exe_stage|call_sub|y[13]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~8 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  = ( \exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[16]~12_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0]) # ((\exe_stage|alu_b|y[14]~4_combout )))) # (\de_reg|ea [1] & 
// (((\exe_stage|alu_b|y[15]~6_combout )) # (\de_reg|ea [0]))) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[16]~12_combout  & ( (!\de_reg|ea [1] & (\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout )))) # (\de_reg|ea [1] & 
// (((\exe_stage|alu_b|y[15]~6_combout )) # (\de_reg|ea [0]))) ) ) ) # ( \exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[16]~12_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0]) # ((\exe_stage|alu_b|y[14]~4_combout )))) # (\de_reg|ea [1] & 
// (!\de_reg|ea [0] & (\exe_stage|alu_b|y[15]~6_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[16]~12_combout  & ( (!\de_reg|ea [1] & (\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout )))) # (\de_reg|ea [1] & (!\de_reg|ea 
// [0] & (\exe_stage|alu_b|y[15]~6_combout ))) ) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[15]~6_combout ),
	.datad(!\exe_stage|alu_b|y[14]~4_combout ),
	.datae(!\exe_stage|alu_b|y[13]~7_combout ),
	.dataf(!\exe_stage|alu_b|y[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~8 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~15 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  = ( \de_reg|eimm [16] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & ( ((!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout )) # (\de_reg|ealuimm~q ) ) ) ) # ( 
// !\de_reg|eimm [16] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & ( (!\de_reg|ea [2]) # ((!\de_reg|ealuimm~q  & \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout )) ) ) ) # ( \de_reg|eimm [16] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & ( (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ) # (\de_reg|ealuimm~q ))) ) ) ) # ( !\de_reg|eimm [16] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & ( 
// (!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout  & \de_reg|ea [2])) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ),
	.datac(!\de_reg|ea [2]),
	.datad(gnd),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~15 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~15 .lut_mask = 64'h02020707F2F2F7F7;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[13]~91 (
// Equation(s):
// \exe_stage|call_sub|y[13]~91_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|call_sub|y[8]~57_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout ))) # 
// (\exe_stage|call_sub|y[8]~58_combout  & ((!\exe_stage|call_sub|y[8]~57_combout ) # ((\exe_stage|call_sub|y[13]~90_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (\exe_stage|call_sub|y[8]~57_combout  & 
// ((!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout )) # (\exe_stage|call_sub|y[8]~58_combout  & ((\exe_stage|call_sub|y[13]~90_combout ))))) ) )

	.dataa(!\exe_stage|call_sub|y[8]~58_combout ),
	.datab(!\exe_stage|call_sub|y[8]~57_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~13_combout ),
	.datad(!\exe_stage|call_sub|y[13]~90_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[13]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[13]~91 .extended_lut = "off";
defparam \exe_stage|call_sub|y[13]~91 .lut_mask = 64'h0213021346574657;
defparam \exe_stage|call_sub|y[13]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~11_combout  = ( \exe_stage|agorithm_logic_unit|Add0~53_sumout  & ( \exe_stage|call_sub|y[13]~93_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & (((\exe_stage|call_sub|y[8]~61_combout  & 
// \exe_stage|call_sub|y[13]~91_combout )) # (\exe_stage|call_sub|y[4]~39_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~53_sumout  & ( \exe_stage|call_sub|y[13]~93_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & 
// (\exe_stage|call_sub|y[8]~61_combout  & \exe_stage|call_sub|y[13]~91_combout )) ) ) ) # ( \exe_stage|agorithm_logic_unit|Add0~53_sumout  & ( !\exe_stage|call_sub|y[13]~93_combout  & ( \id_stage|forwarding_da|Mux26~0_combout  ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|Add0~53_sumout  & ( !\exe_stage|call_sub|y[13]~93_combout  & ( \id_stage|forwarding_da|Mux26~0_combout  ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\exe_stage|call_sub|y[8]~61_combout ),
	.datad(!\exe_stage|call_sub|y[13]~91_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~53_sumout ),
	.dataf(!\exe_stage|call_sub|y[13]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~11 .lut_mask = 64'h5555555500051115;
defparam \id_stage|forwarding_da|Mux18~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[13]~94 (
// Equation(s):
// \exe_stage|call_sub|y[13]~94_combout  = ( \exe_stage|call_sub|y[13]~93_combout  & ( (!\exe_stage|call_sub|y[8]~61_combout  & (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~53_sumout )))) # 
// (\exe_stage|call_sub|y[8]~61_combout  & (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~53_sumout )) # (\exe_stage|call_sub|y[13]~91_combout ))) ) ) # ( !\exe_stage|call_sub|y[13]~93_combout  )

	.dataa(!\exe_stage|call_sub|y[8]~61_combout ),
	.datab(!\exe_stage|call_sub|y[13]~91_combout ),
	.datac(!\exe_stage|call_sub|y[4]~39_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[13]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[13]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[13]~94 .extended_lut = "off";
defparam \exe_stage|call_sub|y[13]~94 .lut_mask = 64'hFFFFFFFF111F111F;
defparam \exe_stage|call_sub|y[13]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N53
dffeas \em_reg|malu[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[13]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[13] .is_wysiwyg = "true";
defparam \em_reg|malu[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[13]~25 (
// Equation(s):
// \mem_stage|mem_out_mux|y[13]~25_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [13] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[13]~25 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[13]~25 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N53
dffeas \mw_reg|wmo[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[13]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[13] .is_wysiwyg = "true";
defparam \mw_reg|wmo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \mw_reg|walu[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[13] .is_wysiwyg = "true";
defparam \mw_reg|walu[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \wb_stage|y[13]~27 (
// Equation(s):
// \wb_stage|y[13]~27_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [13] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [13]),
	.datad(!\mw_reg|walu [13]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[13]~27 .extended_lut = "off";
defparam \wb_stage|y[13]~27 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \wb_stage|y[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N26
dffeas \id_stage|rf|register[13][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N32
dffeas \id_stage|rf|register[14][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N8
dffeas \id_stage|rf|register[12][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N53
dffeas \id_stage|rf|register[15][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~8_combout  = ( \id_stage|rf|register[12][13]~q  & ( \id_stage|rf|register[15][13]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[13][13]~q )))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[14][13]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[12][13]~q  & ( \id_stage|rf|register[15][13]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|rf|register[13][13]~q ))) # (\inst_reg|inst [22] 
// & (((\id_stage|rf|register[14][13]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( \id_stage|rf|register[12][13]~q  & ( !\id_stage|rf|register[15][13]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[13][13]~q )))) # 
// (\inst_reg|inst [22] & (!\inst_reg|inst [21] & ((\id_stage|rf|register[14][13]~q )))) ) ) ) # ( !\id_stage|rf|register[12][13]~q  & ( !\id_stage|rf|register[15][13]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|rf|register[13][13]~q ))) 
// # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & ((\id_stage|rf|register[14][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[13][13]~q ),
	.datad(!\id_stage|rf|register[14][13]~q ),
	.datae(!\id_stage|rf|register[12][13]~q ),
	.dataf(!\id_stage|rf|register[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_da|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N26
dffeas \id_stage|rf|register[11][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N32
dffeas \id_stage|rf|register[9][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \id_stage|rf|register[10][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N2
dffeas \id_stage|rf|register[8][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~7_combout  = ( \id_stage|rf|register[10][13]~q  & ( \id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][13]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][13]~q ))) ) ) ) # ( !\id_stage|rf|register[10][13]~q  & ( \id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][13]~q 
// ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][13]~q )))) ) ) ) # ( \id_stage|rf|register[10][13]~q  & ( !\id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][13]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][13]~q )))) ) ) ) # ( !\id_stage|rf|register[10][13]~q  & ( !\id_stage|rf|register[8][13]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][13]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][13]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][13]~q ),
	.datab(!\id_stage|rf|register[9][13]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[10][13]~q ),
	.dataf(!\id_stage|rf|register[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~7 .lut_mask = 64'h030503F5F305F3F5;
defparam \id_stage|forwarding_da|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \id_stage|rf|register[2][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N57
cyclonev_lcell_comb \id_stage|rf|register[1][13]~feeder (
// Equation(s):
// \id_stage|rf|register[1][13]~feeder_combout  = ( \wb_stage|y[13]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[13]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][13]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N58
dffeas \id_stage|rf|register[1][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \id_stage|rf|register[3][13]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][13]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N56
dffeas \id_stage|rf|register[7][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N26
dffeas \id_stage|rf|register[5][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N44
dffeas \id_stage|rf|register[6][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \id_stage|rf|register[4][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~5_combout  = ( \id_stage|rf|register[6][13]~q  & ( \id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][13]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][13]~q ))) ) ) ) # ( !\id_stage|rf|register[6][13]~q  & ( \id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][13]~q 
// ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][13]~q )))) ) ) ) # ( \id_stage|rf|register[6][13]~q  & ( !\id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][13]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][13]~q )))) ) ) ) # ( !\id_stage|rf|register[6][13]~q  & ( !\id_stage|rf|register[4][13]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][13]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][13]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[7][13]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[5][13]~q ),
	.datae(!\id_stage|rf|register[6][13]~q ),
	.dataf(!\id_stage|rf|register[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~5 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_da|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~6_combout  = ( \id_stage|rf|register[3][13]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux18~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )) # 
// (\id_stage|rf|register[2][13]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[1][13]~q ) # (\id_stage|forwarding_da|Mux27~2_combout )))) ) ) ) # ( !\id_stage|rf|register[3][13]~DUPLICATE_q  & ( 
// \id_stage|forwarding_da|Mux18~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[2][13]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout  & \id_stage|rf|register[1][13]~q )))) ) ) ) # ( \id_stage|rf|register[3][13]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux18~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][13]~q  & (\id_stage|forwarding_da|Mux27~2_combout ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[1][13]~q ) # (\id_stage|forwarding_da|Mux27~2_combout )))) ) ) ) # ( 
// !\id_stage|rf|register[3][13]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux18~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][13]~q  & (\id_stage|forwarding_da|Mux27~2_combout ))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout  & \id_stage|rf|register[1][13]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[2][13]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|rf|register[1][13]~q ),
	.datae(!\id_stage|rf|register[3][13]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_da|Mux18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~6 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_da|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N4
dffeas \id_stage|rf|register[19][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N20
dffeas \id_stage|rf|register[31][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \id_stage|rf|register[27][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N32
dffeas \id_stage|rf|register[23][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~3_combout  = ( \id_stage|rf|register[27][13]~q  & ( \id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][13]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23]) 
// # ((\id_stage|rf|register[31][13]~q )))) ) ) ) # ( !\id_stage|rf|register[27][13]~q  & ( \id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][13]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (\inst_reg|inst 
// [23] & ((\id_stage|rf|register[31][13]~q )))) ) ) ) # ( \id_stage|rf|register[27][13]~q  & ( !\id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[19][13]~q ))) # (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[31][13]~q )))) ) ) ) # ( !\id_stage|rf|register[27][13]~q  & ( !\id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[19][13]~q ))) # (\inst_reg|inst 
// [24] & (\inst_reg|inst [23] & ((\id_stage|rf|register[31][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[19][13]~q ),
	.datad(!\id_stage|rf|register[31][13]~q ),
	.datae(!\id_stage|rf|register[27][13]~q ),
	.dataf(!\id_stage|rf|register[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_da|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N14
dffeas \id_stage|rf|register[22][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N37
dffeas \id_stage|rf|register[18][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \id_stage|rf|register[26][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N35
dffeas \id_stage|rf|register[30][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~2_combout  = ( \id_stage|rf|register[26][13]~q  & ( \id_stage|rf|register[30][13]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][13]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[26][13]~q  & ( \id_stage|rf|register[30][13]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][13]~q 
// )))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[26][13]~q  & ( !\id_stage|rf|register[30][13]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[18][13]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[22][13]~q )))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[26][13]~q  & ( !\id_stage|rf|register[30][13]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[18][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[22][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[22][13]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[18][13]~q ),
	.datae(!\id_stage|rf|register[26][13]~q ),
	.dataf(!\id_stage|rf|register[30][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~2 .lut_mask = 64'h02A252F207A757F7;
defparam \id_stage|forwarding_da|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N17
dffeas \id_stage|rf|register[29][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N11
dffeas \id_stage|rf|register[25][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N59
dffeas \id_stage|rf|register[17][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N10
dffeas \id_stage|rf|register[21][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~1_combout  = ( \id_stage|rf|register[17][13]~q  & ( \id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][13]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][13]~q ))) ) ) ) # ( !\id_stage|rf|register[17][13]~q  & ( \id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][13]~q )))) ) ) ) # ( \id_stage|rf|register[17][13]~q  & ( !\id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][13]~q )))) ) ) ) # ( !\id_stage|rf|register[17][13]~q  & ( !\id_stage|rf|register[21][13]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][13]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[29][13]~q ),
	.datac(!\id_stage|rf|register[25][13]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[17][13]~q ),
	.dataf(!\id_stage|rf|register[21][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N20
dffeas \id_stage|rf|register[20][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N8
dffeas \id_stage|rf|register[24][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N2
dffeas \id_stage|rf|register[16][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \id_stage|rf|register[28][13]~feeder (
// Equation(s):
// \id_stage|rf|register[28][13]~feeder_combout  = ( \wb_stage|y[13]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[13]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][13]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \id_stage|rf|register[28][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~0_combout  = ( \id_stage|rf|register[16][13]~q  & ( \id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[24][13]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst 
// [24])) # (\id_stage|rf|register[20][13]~q ))) ) ) ) # ( !\id_stage|rf|register[16][13]~q  & ( \id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[24][13]~q  & \inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (((\inst_reg|inst [24])) # (\id_stage|rf|register[20][13]~q ))) ) ) ) # ( \id_stage|rf|register[16][13]~q  & ( !\id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[24][13]~q )))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[20][13]~q  & ((!\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[16][13]~q  & ( !\id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[24][13]~q  & \inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[20][13]~q  & ((!\inst_reg|inst [24])))) ) ) )

	.dataa(!\id_stage|rf|register[20][13]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[24][13]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[16][13]~q ),
	.dataf(!\id_stage|rf|register[28][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \id_stage|forwarding_da|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~4_combout  = ( \id_stage|forwarding_da|Mux18~1_combout  & ( \id_stage|forwarding_da|Mux18~0_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux18~2_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux18~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux18~1_combout  & ( \id_stage|forwarding_da|Mux18~0_combout  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux18~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux18~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux18~1_combout  & ( !\id_stage|forwarding_da|Mux18~0_combout  & ( (!\inst_reg|inst [22] & 
// (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux18~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux18~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux18~1_combout  & ( 
// !\id_stage|forwarding_da|Mux18~0_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux18~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux18~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux18~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux18~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux18~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~4 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~9_combout  = ( \id_stage|forwarding_da|Mux18~6_combout  & ( \id_stage|forwarding_da|Mux18~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux18~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux18~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux18~6_combout  & ( \id_stage|forwarding_da|Mux18~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # (\id_stage|forwarding_da|Mux18~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux18~8_combout  & 
// (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux18~6_combout  & ( !\id_stage|forwarding_da|Mux18~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux27~4_combout  & 
// \id_stage|forwarding_da|Mux18~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux18~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux18~6_combout  & ( 
// !\id_stage|forwarding_da|Mux18~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux18~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux18~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux18~8_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux18~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux18~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~9 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~12_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux18~9_combout  & ( ((!\id_stage|forwarding_da|Mux12~2_combout  & (\em_reg|malu [13] & !\id_stage|forwarding_da|Mux12~1_combout ))) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux18~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( \id_stage|forwarding_da|Mux12~0_combout  & ( 
// !\id_stage|forwarding_da|Mux18~9_combout  & ( (!\id_stage|forwarding_da|Mux12~2_combout  & (\em_reg|malu [13] & !\id_stage|forwarding_da|Mux12~1_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\em_reg|malu [13]),
	.datad(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~12 .lut_mask = 64'h00000A0033333B33;
defparam \id_stage|forwarding_da|Mux18~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux18~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux18~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [13] & ( \id_stage|forwarding_da|Mux18~12_combout  ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [13] & ( 
// \id_stage|forwarding_da|Mux18~12_combout  ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [13] & ( !\id_stage|forwarding_da|Mux18~12_combout  & ( ((!\em_reg|malu [7] & \id_stage|forwarding_da|Mux26~2_combout )) # 
// (\id_stage|forwarding_da|Mux18~11_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [13] & ( !\id_stage|forwarding_da|Mux18~12_combout  & ( \id_stage|forwarding_da|Mux18~11_combout  ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux18~11_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\id_stage|forwarding_da|Mux18~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux18~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux18~10 .lut_mask = 64'h0F0F0FAFFFFFFFFF;
defparam \id_stage|forwarding_da|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N8
dffeas \de_reg|ea[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux18~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [13]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[13] .is_wysiwyg = "true";
defparam \de_reg|ea[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[13]~92 (
// Equation(s):
// \exe_stage|call_sub|y[13]~92_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( \exe_stage|call_sub|y[8]~66_combout  & ( (\de_reg|ea [13]) # (\exe_stage|alu_b|y[13]~7_combout ) ) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( 
// \exe_stage|call_sub|y[8]~66_combout  & ( (\de_reg|ea [13]) # (\exe_stage|alu_b|y[13]~7_combout ) ) ) ) # ( \exe_stage|call_sub|y[4]~38_combout  & ( !\exe_stage|call_sub|y[8]~66_combout  & ( (\exe_stage|alu_b|y[13]~7_combout  & \de_reg|ea [13]) ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[13]~7_combout ),
	.datac(gnd),
	.datad(!\de_reg|ea [13]),
	.datae(!\exe_stage|call_sub|y[4]~38_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[13]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[13]~92 .extended_lut = "off";
defparam \exe_stage|call_sub|y[13]~92 .lut_mask = 64'h0000003333FF33FF;
defparam \exe_stage|call_sub|y[13]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~37 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [2]) # ((!\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ))) # (\de_reg|ea [3] & ((!\de_reg|ea [2]) # ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) 
// ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # ((\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout )))) # (\de_reg|ea [3] & 
// (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (\de_reg|ea [2] & ((!\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ))))) ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~36_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~37 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~37 .lut_mask = 64'h02138A9B4657CEDF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[13]~93 (
// Equation(s):
// \exe_stage|call_sub|y[13]~93_combout  = ( \exe_stage|call_sub|y[8]~63_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( (!\exe_stage|call_sub|y[8]~64_combout  & (!\exe_stage|call_sub|y[13]~92_combout  & 
// (!\exe_stage|alu_b|y[13]~7_combout  $ (\de_reg|ea [13])))) ) ) ) # ( !\exe_stage|call_sub|y[8]~63_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( (!\exe_stage|call_sub|y[8]~64_combout  & !\exe_stage|call_sub|y[13]~92_combout ) ) ) ) 
// # ( \exe_stage|call_sub|y[8]~63_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( (!\exe_stage|call_sub|y[13]~92_combout  & (!\exe_stage|alu_b|y[13]~7_combout  $ (\de_reg|ea [13]))) ) ) ) # ( !\exe_stage|call_sub|y[8]~63_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( !\exe_stage|call_sub|y[13]~92_combout  ) ) )

	.dataa(!\exe_stage|alu_b|y[13]~7_combout ),
	.datab(!\de_reg|ea [13]),
	.datac(!\exe_stage|call_sub|y[8]~64_combout ),
	.datad(!\exe_stage|call_sub|y[13]~92_combout ),
	.datae(!\exe_stage|call_sub|y[8]~63_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[13]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[13]~93 .extended_lut = "off";
defparam \exe_stage|call_sub|y[13]~93 .lut_mask = 64'hFF009900F0009000;
defparam \exe_stage|call_sub|y[13]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~11_combout  = ( \id_stage|forwarding_db|Mux31~1_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~53_sumout )) # (\em_reg|malu [13]) ) ) ) # 
// ( !\id_stage|forwarding_db|Mux31~1_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [13] ) ) ) # ( \id_stage|forwarding_db|Mux31~1_combout  & ( !\id_stage|forwarding_db|Mux31~0_combout  & ( (\exe_stage|call_sub|y[4]~39_combout  & 
// \exe_stage|agorithm_logic_unit|Add0~53_sumout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\em_reg|malu [13]),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~53_sumout ),
	.datad(gnd),
	.datae(!\id_stage|forwarding_db|Mux31~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~11 .lut_mask = 64'h0000050533333737;
defparam \id_stage|forwarding_db|Mux18~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~8_combout  = ( \id_stage|rf|register[12][13]~q  & ( \id_stage|rf|register[13][13]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][13]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[15][13]~q )))) ) ) ) # ( !\id_stage|rf|register[12][13]~q  & ( \id_stage|rf|register[13][13]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[14][13]~q ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst 
// [17]) # ((\id_stage|rf|register[15][13]~q )))) ) ) ) # ( \id_stage|rf|register[12][13]~q  & ( !\id_stage|rf|register[13][13]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][13]~q )))) # (\inst_reg|inst [16] & 
// (\inst_reg|inst [17] & ((\id_stage|rf|register[15][13]~q )))) ) ) ) # ( !\id_stage|rf|register[12][13]~q  & ( !\id_stage|rf|register[13][13]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][13]~q )) # (\inst_reg|inst [16] 
// & ((\id_stage|rf|register[15][13]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[14][13]~q ),
	.datad(!\id_stage|rf|register[15][13]~q ),
	.datae(!\id_stage|rf|register[12][13]~q ),
	.dataf(!\id_stage|rf|register[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~8 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_db|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N26
dffeas \id_stage|rf|register[3][13] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[13]~27_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][13] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~5_combout  = ( \id_stage|rf|register[7][13]~q  & ( \id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[5][13]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[6][13]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[7][13]~q  & ( \id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[5][13]~q )))) # (\inst_reg|inst 
// [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[6][13]~q )))) ) ) ) # ( \id_stage|rf|register[7][13]~q  & ( !\id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|rf|register[5][13]~q ))) # (\inst_reg|inst 
// [17] & (((\id_stage|rf|register[6][13]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[7][13]~q  & ( !\id_stage|rf|register[4][13]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|rf|register[5][13]~q ))) # (\inst_reg|inst 
// [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[6][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[5][13]~q ),
	.datad(!\id_stage|rf|register[6][13]~q ),
	.datae(!\id_stage|rf|register[7][13]~q ),
	.dataf(!\id_stage|rf|register[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~6_combout  = ( \id_stage|forwarding_db|Mux18~5_combout  & ( \id_stage|rf|register[1][13]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][13]~q ))) 
// # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][13]~q ))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~5_combout  & ( \id_stage|rf|register[1][13]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][13]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][13]~q )))) 
// ) ) ) # ( \id_stage|forwarding_db|Mux18~5_combout  & ( !\id_stage|rf|register[1][13]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][13]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][13]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~5_combout  & ( !\id_stage|rf|register[1][13]~q  
// & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][13]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][13]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[3][13]~q ),
	.datad(!\id_stage|rf|register[2][13]~q ),
	.datae(!\id_stage|forwarding_db|Mux18~5_combout ),
	.dataf(!\id_stage|rf|register[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_db|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~7_combout  = ( \id_stage|rf|register[10][13]~q  & ( \id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][13]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][13]~q )))) ) ) ) # ( !\id_stage|rf|register[10][13]~q  & ( \id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|rf|register[9][13]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][13]~q ))))) ) ) ) # ( \id_stage|rf|register[10][13]~q  & ( !\id_stage|rf|register[8][13]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][13]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][13]~q ))))) ) ) ) # ( !\id_stage|rf|register[10][13]~q  & ( !\id_stage|rf|register[8][13]~q  & ( (\inst_reg|inst [16] & 
// ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][13]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][13]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[9][13]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[11][13]~q ),
	.datae(!\id_stage|rf|register[10][13]~q ),
	.dataf(!\id_stage|rf|register[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~7 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_db|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~3_combout  = ( \id_stage|rf|register[27][13]~q  & ( \id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[19][13]~q ))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[31][13]~q )))) ) ) ) # ( !\id_stage|rf|register[27][13]~q  & ( \id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[19][13]~q  & (!\inst_reg|inst [19]))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19]) # (\id_stage|rf|register[31][13]~q )))) ) ) ) # ( \id_stage|rf|register[27][13]~q  & ( !\id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[19][13]~q ))) # (\inst_reg|inst 
// [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[31][13]~q )))) ) ) ) # ( !\id_stage|rf|register[27][13]~q  & ( !\id_stage|rf|register[23][13]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[19][13]~q  & (!\inst_reg|inst [19]))) # 
// (\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[31][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[19][13]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[31][13]~q ),
	.datae(!\id_stage|rf|register[27][13]~q ),
	.dataf(!\id_stage|rf|register[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~3 .lut_mask = 64'h20252A2F70757A7F;
defparam \id_stage|forwarding_db|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~2_combout  = ( \id_stage|rf|register[26][13]~q  & ( \id_stage|rf|register[18][13]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][13]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[30][13]~q ))) ) ) ) # ( !\id_stage|rf|register[26][13]~q  & ( \id_stage|rf|register[18][13]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][13]~q )))) # (\inst_reg|inst [19] & (\inst_reg|inst 
// [18] & (\id_stage|rf|register[30][13]~q ))) ) ) ) # ( \id_stage|rf|register[26][13]~q  & ( !\id_stage|rf|register[18][13]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[22][13]~q )))) # (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[30][13]~q )))) ) ) ) # ( !\id_stage|rf|register[26][13]~q  & ( !\id_stage|rf|register[18][13]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][13]~q ))) # (\inst_reg|inst 
// [19] & (\id_stage|rf|register[30][13]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[30][13]~q ),
	.datad(!\id_stage|rf|register[22][13]~q ),
	.datae(!\id_stage|rf|register[26][13]~q ),
	.dataf(!\id_stage|rf|register[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~1_combout  = ( \id_stage|rf|register[17][13]~q  & ( \id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][13]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[29][13]~q )))) ) ) ) # ( !\id_stage|rf|register[17][13]~q  & ( \id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[25][13]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[29][13]~q )))) ) ) ) # ( \id_stage|rf|register[17][13]~q  & ( !\id_stage|rf|register[21][13]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[25][13]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[29][13]~q  & \inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[17][13]~q  & ( !\id_stage|rf|register[21][13]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][13]~q )) # (\inst_reg|inst [18] 
// & ((\id_stage|rf|register[29][13]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[25][13]~q ),
	.datac(!\id_stage|rf|register[29][13]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[17][13]~q ),
	.dataf(!\id_stage|rf|register[21][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~1 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_db|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~0_combout  = ( \id_stage|rf|register[16][13]~q  & ( \id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[24][13]~q )))) # (\inst_reg|inst [18] & (((\inst_reg|inst 
// [19])) # (\id_stage|rf|register[20][13]~q ))) ) ) ) # ( !\id_stage|rf|register[16][13]~q  & ( \id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[24][13]~q  & \inst_reg|inst [19])))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19])) # (\id_stage|rf|register[20][13]~q ))) ) ) ) # ( \id_stage|rf|register[16][13]~q  & ( !\id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[24][13]~q )))) # (\inst_reg|inst 
// [18] & (\id_stage|rf|register[20][13]~q  & ((!\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[16][13]~q  & ( !\id_stage|rf|register[28][13]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[24][13]~q  & \inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & (\id_stage|rf|register[20][13]~q  & ((!\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[20][13]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[24][13]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[16][13]~q ),
	.dataf(!\id_stage|rf|register[28][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \id_stage|forwarding_db|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~4_combout  = ( \id_stage|forwarding_db|Mux18~1_combout  & ( \id_stage|forwarding_db|Mux18~0_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux18~2_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux18~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~1_combout  & ( \id_stage|forwarding_db|Mux18~0_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux18~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux18~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux18~1_combout  & ( !\id_stage|forwarding_db|Mux18~0_combout  & ( (!\inst_reg|inst [17] & 
// (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux18~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux18~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~1_combout  & ( 
// !\id_stage|forwarding_db|Mux18~0_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux18~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux18~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|forwarding_db|Mux18~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux18~2_combout ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|forwarding_db|Mux18~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \id_stage|forwarding_db|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~9_combout  = ( \id_stage|forwarding_db|Mux18~7_combout  & ( \id_stage|forwarding_db|Mux18~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux18~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux18~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~7_combout  & ( \id_stage|forwarding_db|Mux18~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (((!\id_stage|forwarding_db|Mux17~5_combout ) # (\id_stage|forwarding_db|Mux18~6_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux18~8_combout  & 
// (\id_stage|forwarding_db|Mux17~5_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux18~7_combout  & ( !\id_stage|forwarding_db|Mux18~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux17~5_combout  & 
// \id_stage|forwarding_db|Mux18~6_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (((!\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux18~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux18~7_combout  & ( 
// !\id_stage|forwarding_db|Mux18~4_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux18~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux18~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux18~8_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datad(!\id_stage|forwarding_db|Mux18~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux18~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~9 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_db|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~12_combout  = ( \id_stage|forwarding_db|Mux18~9_combout  & ( ((\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[13]~91_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) # ( !\id_stage|forwarding_db|Mux18~9_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[13]~91_combout  & \id_stage|forwarding_db|Mux31~1_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[8]~61_combout ),
	.datab(!\exe_stage|call_sub|y[13]~91_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~12 .lut_mask = 64'h001100110F1F0F1F;
defparam \id_stage|forwarding_db|Mux18~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux18~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux18~10_combout  = ( \id_stage|forwarding_db|Mux18~12_combout  & ( \mem_stage|mem_out_mux|y[13]~25_combout  ) ) # ( !\id_stage|forwarding_db|Mux18~12_combout  & ( \mem_stage|mem_out_mux|y[13]~25_combout  & ( 
// (!\id_stage|forwarding_db|Mux31~2_combout ) # (((\id_stage|forwarding_db|Mux31~1_combout  & !\exe_stage|call_sub|y[13]~93_combout )) # (\id_stage|forwarding_db|Mux18~11_combout )) ) ) ) # ( \id_stage|forwarding_db|Mux18~12_combout  & ( 
// !\mem_stage|mem_out_mux|y[13]~25_combout  ) ) # ( !\id_stage|forwarding_db|Mux18~12_combout  & ( !\mem_stage|mem_out_mux|y[13]~25_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & !\exe_stage|call_sub|y[13]~93_combout )) # 
// (\id_stage|forwarding_db|Mux18~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\exe_stage|call_sub|y[13]~93_combout ),
	.datad(!\id_stage|forwarding_db|Mux18~11_combout ),
	.datae(!\id_stage|forwarding_db|Mux18~12_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[13]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux18~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux18~10 .lut_mask = 64'h50FFFFFFDCFFFFFF;
defparam \id_stage|forwarding_db|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \de_reg|eb[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux18~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[13] .is_wysiwyg = "true";
defparam \de_reg|eb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \em_reg|mb[13]~feeder (
// Equation(s):
// \em_reg|mb[13]~feeder_combout  = ( \de_reg|eb [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em_reg|mb[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em_reg|mb[13]~feeder .extended_lut = "off";
defparam \em_reg|mb[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \em_reg|mb[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N52
dffeas \em_reg|mb[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\em_reg|mb[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[13] .is_wysiwyg = "true";
defparam \em_reg|mb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \mem_stage|datain[13]~29 (
// Equation(s):
// \mem_stage|datain[13]~29_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [13] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|wmo [13] & ( \em_reg|mb [13] ) ) ) # ( !\mw_reg|wm2reg~q  & ( !\mw_reg|wmo [13] & ( \em_reg|mb [13] ) ) )

	.dataa(!\em_reg|mb [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|wmo [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[13]~29 .extended_lut = "off";
defparam \mem_stage|datain[13]~29 .lut_mask = 64'h555500005555FFFF;
defparam \mem_stage|datain[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[12]~24 (
// Equation(s):
// \mem_stage|mem_out_mux|y[12]~24_combout  = ( !\em_reg|malu [7] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[12]~24 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[12]~24 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_stage|mem_out_mux|y[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N14
dffeas \mw_reg|wmo[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[12] .is_wysiwyg = "true";
defparam \mw_reg|wmo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N41
dffeas \em_reg|mb[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[12] .is_wysiwyg = "true";
defparam \em_reg|mb[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \mem_stage|datain[12]~28 (
// Equation(s):
// \mem_stage|datain[12]~28_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [12] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [12]),
	.datad(!\em_reg|mb [12]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[12]~28 .extended_lut = "off";
defparam \mem_stage|datain[12]~28 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[11]~23 (
// Equation(s):
// \mem_stage|mem_out_mux|y[11]~23_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [11] & ( !\em_reg|malu [7] ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[11]~23 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[11]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mem_stage|mem_out_mux|y[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N38
dffeas \mw_reg|wmo[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[11]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[11] .is_wysiwyg = "true";
defparam \mw_reg|wmo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \em_reg|mb[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[11] .is_wysiwyg = "true";
defparam \em_reg|mb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \mem_stage|datain[11]~27 (
// Equation(s):
// \mem_stage|datain[11]~27_combout  = ( \em_reg|mb [11] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [11]) ) ) # ( !\em_reg|mb [11] & ( (\mw_reg|wm2reg~q  & \mw_reg|wmo [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(!\mw_reg|wmo [11]),
	.datae(gnd),
	.dataf(!\em_reg|mb [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[11]~27 .extended_lut = "off";
defparam \mem_stage|datain[11]~27 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem_stage|datain[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N39
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[10]~27 (
// Equation(s):
// \mem_stage|mem_out_mux|y[10]~27_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [10] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[10]~27 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[10]~27 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \mw_reg|wmo[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[10]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[10] .is_wysiwyg = "true";
defparam \mw_reg|wmo[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \mem_stage|datain[10]~30 (
// Equation(s):
// \mem_stage|datain[10]~30_combout  = ( \em_reg|mb [10] & ( \mw_reg|wmo [10] ) ) # ( !\em_reg|mb [10] & ( \mw_reg|wmo [10] & ( \mw_reg|wm2reg~q  ) ) ) # ( \em_reg|mb [10] & ( !\mw_reg|wmo [10] & ( !\mw_reg|wm2reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(!\em_reg|mb [10]),
	.dataf(!\mw_reg|wmo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[10]~30 .extended_lut = "off";
defparam \mem_stage|datain[10]~30 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \mem_stage|datain[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[9]~31 (
// Equation(s):
// \mem_stage|mem_out_mux|y[9]~31_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[9]~31 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[9]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \mem_stage|mem_out_mux|y[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N35
dffeas \mw_reg|wmo[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[9]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[9] .is_wysiwyg = "true";
defparam \mw_reg|wmo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \em_reg|mb[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[9] .is_wysiwyg = "true";
defparam \em_reg|mb[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \mem_stage|datain[9]~26 (
// Equation(s):
// \mem_stage|datain[9]~26_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [9] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [9] ) )

	.dataa(!\mw_reg|wmo [9]),
	.datab(gnd),
	.datac(!\em_reg|mb [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[9]~26 .extended_lut = "off";
defparam \mem_stage|datain[9]~26 .lut_mask = 64'h0F0F0F0F55555555;
defparam \mem_stage|datain[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N9
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[8]~29 (
// Equation(s):
// \mem_stage|mem_out_mux|y[8]~29_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [8] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[8]~29 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[8]~29 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N0
cyclonev_lcell_comb \mw_reg|wmo[8]~feeder (
// Equation(s):
// \mw_reg|wmo[8]~feeder_combout  = ( \mem_stage|mem_out_mux|y[8]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|mem_out_mux|y[8]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|wmo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|wmo[8]~feeder .extended_lut = "off";
defparam \mw_reg|wmo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|wmo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N2
dffeas \mw_reg|wmo[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|wmo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[8] .is_wysiwyg = "true";
defparam \mw_reg|wmo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \em_reg|mb[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[8] .is_wysiwyg = "true";
defparam \em_reg|mb[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N3
cyclonev_lcell_comb \mem_stage|datain[8]~31 (
// Equation(s):
// \mem_stage|datain[8]~31_combout  = ( \em_reg|mb [8] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [8] ) ) ) # ( !\em_reg|mb [8] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [8] ) ) ) # ( \em_reg|mb [8] & ( !\mw_reg|wm2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mw_reg|wmo [8]),
	.datae(!\em_reg|mb [8]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[8]~31 .extended_lut = "off";
defparam \mem_stage|datain[8]~31 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mem_stage|datain[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[6]~17 (
// Equation(s):
// \mem_stage|mem_out_mux|y[6]~17_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [6] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[6]~17 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[6]~17 .lut_mask = 64'h0000F0F00000F0F0;
defparam \mem_stage|mem_out_mux|y[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N59
dffeas \mw_reg|wmo[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[6] .is_wysiwyg = "true";
defparam \mw_reg|wmo[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \mem_stage|datain[6]~6 (
// Equation(s):
// \mem_stage|datain[6]~6_combout  = ( \mw_reg|wmo [6] & ( (\mw_reg|wm2reg~q ) # (\em_reg|mb [6]) ) ) # ( !\mw_reg|wmo [6] & ( (\em_reg|mb [6] & !\mw_reg|wm2reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [6]),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[6]~6 .extended_lut = "off";
defparam \mem_stage|datain[6]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mem_stage|datain[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[5]~16 (
// Equation(s):
// \mem_stage|mem_out_mux|y[5]~16_combout  = ( !\em_reg|malu [7] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\em_reg|malu [7]),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[5]~16 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[5]~16 .lut_mask = 64'h00000000FFFF0000;
defparam \mem_stage|mem_out_mux|y[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N32
dffeas \mw_reg|wmo[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[5] .is_wysiwyg = "true";
defparam \mw_reg|wmo[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \em_reg|mb[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[5] .is_wysiwyg = "true";
defparam \em_reg|mb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \mem_stage|datain[5]~5 (
// Equation(s):
// \mem_stage|datain[5]~5_combout  = (!\mw_reg|wm2reg~q  & ((\em_reg|mb [5]))) # (\mw_reg|wm2reg~q  & (\mw_reg|wmo [5]))

	.dataa(gnd),
	.datab(!\mw_reg|wmo [5]),
	.datac(!\em_reg|mb [5]),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[5]~5 .extended_lut = "off";
defparam \mem_stage|datain[5]~5 .lut_mask = 64'h0F330F330F330F33;
defparam \mem_stage|datain[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[4]~15 (
// Equation(s):
// \mem_stage|mem_out_mux|y[4]~15_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4] ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4] & ( \em_reg|malu [7] ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4] & ( !\em_reg|malu [7] ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[4]~15 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[4]~15 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_stage|mem_out_mux|y[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \mw_reg|wmo[4]~feeder (
// Equation(s):
// \mw_reg|wmo[4]~feeder_combout  = \mem_stage|mem_out_mux|y[4]~15_combout 

	.dataa(!\mem_stage|mem_out_mux|y[4]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|wmo[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|wmo[4]~feeder .extended_lut = "off";
defparam \mw_reg|wmo[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \mw_reg|wmo[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \mw_reg|wmo[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|wmo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[4] .is_wysiwyg = "true";
defparam \mw_reg|wmo[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N39
cyclonev_lcell_comb \mem_stage|datain[4]~4 (
// Equation(s):
// \mem_stage|datain[4]~4_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [4] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [4]),
	.datad(!\mw_reg|wmo [4]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[4]~4 .extended_lut = "off";
defparam \mem_stage|datain[4]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[3]~26 (
// Equation(s):
// \mem_stage|mem_out_mux|y[3]~26_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [3] & ( (!\em_reg|malu [7]) # (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]) ) ) # ( 
// !\mem_stage|dram|altsyncram_component|auto_generated|q_a [3] & ( (\em_reg|malu [7] & \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[3]~26 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[3]~26 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mem_stage|mem_out_mux|y[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \mw_reg|wmo[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[3]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[3] .is_wysiwyg = "true";
defparam \mw_reg|wmo[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \em_reg|mb[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[3] .is_wysiwyg = "true";
defparam \em_reg|mb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \mem_stage|datain[3]~3 (
// Equation(s):
// \mem_stage|datain[3]~3_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [3] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [3] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [3]),
	.datac(!\em_reg|mb [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[3]~3 .extended_lut = "off";
defparam \mem_stage|datain[3]~3 .lut_mask = 64'h0F0F0F0F33333333;
defparam \mem_stage|datain[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N39
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[19]~12 (
// Equation(s):
// \mem_stage|mem_out_mux|y[19]~12_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [19] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[19]~12 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[19]~12 .lut_mask = 64'h00000000FF00FF00;
defparam \mem_stage|mem_out_mux|y[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N41
dffeas \mw_reg|wmo[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[19] .is_wysiwyg = "true";
defparam \mw_reg|wmo[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \wb_stage|y[19]~12 (
// Equation(s):
// \wb_stage|y[19]~12_combout  = ( \mw_reg|wmo [19] & ( (\mw_reg|walu [19]) # (\mw_reg|wm2reg~q ) ) ) # ( !\mw_reg|wmo [19] & ( (!\mw_reg|wm2reg~q  & \mw_reg|walu [19]) ) )

	.dataa(gnd),
	.datab(!\mw_reg|wm2reg~q ),
	.datac(!\mw_reg|walu [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[19]~12 .extended_lut = "off";
defparam \wb_stage|y[19]~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \wb_stage|y[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N35
dffeas \id_stage|rf|register[9][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N44
dffeas \id_stage|rf|register[11][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N8
dffeas \id_stage|rf|register[10][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N47
dffeas \id_stage|rf|register[8][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~11_combout  = ( \inst_reg|inst [21] & ( \id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][19]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][19]~q ))) ) ) ) # ( !\inst_reg|inst 
// [21] & ( \id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [22]) # (\id_stage|rf|register[10][19]~q ) ) ) ) # ( \inst_reg|inst [21] & ( !\id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][19]~q )) # (\inst_reg|inst 
// [22] & ((\id_stage|rf|register[11][19]~q ))) ) ) ) # ( !\inst_reg|inst [21] & ( !\id_stage|rf|register[8][19]~q  & ( (\id_stage|rf|register[10][19]~q  & \inst_reg|inst [22]) ) ) )

	.dataa(!\id_stage|rf|register[9][19]~q ),
	.datab(!\id_stage|rf|register[11][19]~q ),
	.datac(!\id_stage|rf|register[10][19]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\inst_reg|inst [21]),
	.dataf(!\id_stage|rf|register[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~11 .lut_mask = 64'h000F5533FF0F5533;
defparam \id_stage|forwarding_da|Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N32
dffeas \id_stage|rf|register[3][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N50
dffeas \id_stage|rf|register[2][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N47
dffeas \id_stage|rf|register[1][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N14
dffeas \id_stage|rf|register[5][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N4
dffeas \id_stage|rf|register[4][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N2
dffeas \id_stage|rf|register[7][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N28
dffeas \id_stage|rf|register[6][19]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][19]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~9_combout  = ( \id_stage|rf|register[7][19]~q  & ( \id_stage|rf|register[6][19]~DUPLICATE_q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][19]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][19]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[7][19]~q  & ( \id_stage|rf|register[6][19]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|rf|register[4][19]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[5][19]~q  & ((!\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[7][19]~q  & ( !\id_stage|rf|register[6][19]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][19]~q  & !\inst_reg|inst [22])))) # 
// (\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[5][19]~q ))) ) ) ) # ( !\id_stage|rf|register[7][19]~q  & ( !\id_stage|rf|register[6][19]~DUPLICATE_q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[4][19]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][19]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[5][19]~q ),
	.datac(!\id_stage|rf|register[4][19]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[7][19]~q ),
	.dataf(!\id_stage|rf|register[6][19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \id_stage|forwarding_da|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~10_combout  = ( \id_stage|rf|register[1][19]~q  & ( \id_stage|forwarding_da|Mux12~9_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][19]~q ))) 
// # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][19]~q ))) ) ) ) # ( !\id_stage|rf|register[1][19]~q  & ( \id_stage|forwarding_da|Mux12~9_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][19]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][19]~q 
// )))) ) ) ) # ( \id_stage|rf|register[1][19]~q  & ( !\id_stage|forwarding_da|Mux12~9_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][19]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][19]~q )))) ) ) ) # ( !\id_stage|rf|register[1][19]~q  & ( !\id_stage|forwarding_da|Mux12~9_combout  
// & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][19]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][19]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[3][19]~q ),
	.datad(!\id_stage|rf|register[2][19]~q ),
	.datae(!\id_stage|rf|register[1][19]~q ),
	.dataf(!\id_stage|forwarding_da|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~10 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N14
dffeas \id_stage|rf|register[14][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N20
dffeas \id_stage|rf|register[13][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N5
dffeas \id_stage|rf|register[15][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N58
dffeas \id_stage|rf|register[12][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~12_combout  = ( \id_stage|rf|register[15][19]~q  & ( \id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[13][19]~q )))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[14][19]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[15][19]~q  & ( \id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[13][19]~q )))) # (\inst_reg|inst 
// [22] & (!\inst_reg|inst [21] & (\id_stage|rf|register[14][19]~q ))) ) ) ) # ( \id_stage|rf|register[15][19]~q  & ( !\id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|rf|register[13][19]~q )))) # 
// (\inst_reg|inst [22] & (((\id_stage|rf|register[14][19]~q )) # (\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[15][19]~q  & ( !\id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|rf|register[13][19]~q 
// )))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21] & (\id_stage|rf|register[14][19]~q ))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[14][19]~q ),
	.datad(!\id_stage|rf|register[13][19]~q ),
	.datae(!\id_stage|rf|register[15][19]~q ),
	.dataf(!\id_stage|rf|register[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~12 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux12~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N44
dffeas \id_stage|rf|register[22][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N2
dffeas \id_stage|rf|register[26][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N38
dffeas \id_stage|rf|register[30][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N0
cyclonev_lcell_comb \id_stage|rf|register[18][19]~feeder (
// Equation(s):
// \id_stage|rf|register[18][19]~feeder_combout  = ( \wb_stage|y[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][19]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \id_stage|rf|register[18][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~6_combout  = ( \id_stage|rf|register[30][19]~q  & ( \id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[26][19]~q )))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[22][19]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[30][19]~q  & ( \id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[26][19]~q )))) # (\inst_reg|inst 
// [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[22][19]~q ))) ) ) ) # ( \id_stage|rf|register[30][19]~q  & ( !\id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[26][19]~q )))) # 
// (\inst_reg|inst [23] & (((\id_stage|rf|register[22][19]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[30][19]~q  & ( !\id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[26][19]~q 
// )))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[22][19]~q ))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[22][19]~q ),
	.datad(!\id_stage|rf|register[26][19]~q ),
	.datae(!\id_stage|rf|register[30][19]~q ),
	.dataf(!\id_stage|rf|register[18][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N44
dffeas \id_stage|rf|register[29][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N53
dffeas \id_stage|rf|register[21][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N10
dffeas \id_stage|rf|register[17][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N43
dffeas \id_stage|rf|register[25][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~5_combout  = ( \id_stage|rf|register[17][19]~q  & ( \id_stage|rf|register[25][19]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][19]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][19]~q ))) ) ) ) # ( !\id_stage|rf|register[17][19]~q  & ( \id_stage|rf|register[25][19]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[21][19]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][19]~q )))) ) ) ) # ( \id_stage|rf|register[17][19]~q  & ( !\id_stage|rf|register[25][19]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][19]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][19]~q )))) ) ) ) # ( !\id_stage|rf|register[17][19]~q  & ( !\id_stage|rf|register[25][19]~q  & ( (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][19]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][19]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[29][19]~q ),
	.datac(!\id_stage|rf|register[21][19]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[17][19]~q ),
	.dataf(!\id_stage|rf|register[25][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~5 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \id_stage|rf|register[27][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N38
dffeas \id_stage|rf|register[31][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \id_stage|rf|register[19][19]~feeder (
// Equation(s):
// \id_stage|rf|register[19][19]~feeder_combout  = ( \wb_stage|y[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][19]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \id_stage|rf|register[19][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N44
dffeas \id_stage|rf|register[23][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~7_combout  = ( \id_stage|rf|register[19][19]~q  & ( \id_stage|rf|register[23][19]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[27][19]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[31][19]~q )))) ) ) ) # ( !\id_stage|rf|register[19][19]~q  & ( \id_stage|rf|register[23][19]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[27][19]~q ))) # (\inst_reg|inst [23] & ((!\inst_reg|inst 
// [24]) # ((\id_stage|rf|register[31][19]~q )))) ) ) ) # ( \id_stage|rf|register[19][19]~q  & ( !\id_stage|rf|register[23][19]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[27][19]~q )))) # (\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & ((\id_stage|rf|register[31][19]~q )))) ) ) ) # ( !\id_stage|rf|register[19][19]~q  & ( !\id_stage|rf|register[23][19]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[27][19]~q )) # (\inst_reg|inst [23] 
// & ((\id_stage|rf|register[31][19]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[27][19]~q ),
	.datad(!\id_stage|rf|register[31][19]~q ),
	.datae(!\id_stage|rf|register[19][19]~q ),
	.dataf(!\id_stage|rf|register[23][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N2
dffeas \id_stage|rf|register[28][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N47
dffeas \id_stage|rf|register[24][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \id_stage|rf|register[16][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \id_stage|rf|register[20][19]~feeder (
// Equation(s):
// \id_stage|rf|register[20][19]~feeder_combout  = ( \wb_stage|y[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][19]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N40
dffeas \id_stage|rf|register[20][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~4_combout  = ( \id_stage|rf|register[16][19]~q  & ( \id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][19]~q ))) ) ) ) # ( !\id_stage|rf|register[16][19]~q  & ( \id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[28][19]~q )))) ) ) ) # ( \id_stage|rf|register[16][19]~q  & ( !\id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[28][19]~q )))) ) ) ) # ( !\id_stage|rf|register[16][19]~q  & ( !\id_stage|rf|register[20][19]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[28][19]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][19]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[24][19]~q ),
	.datae(!\id_stage|rf|register[16][19]~q ),
	.dataf(!\id_stage|rf|register[20][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~4 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_da|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~8_combout  = ( \id_stage|forwarding_da|Mux12~7_combout  & ( \id_stage|forwarding_da|Mux12~4_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux12~6_combout )))) # (\inst_reg|inst [21] 
// & (((\id_stage|forwarding_da|Mux12~5_combout )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|forwarding_da|Mux12~7_combout  & ( \id_stage|forwarding_da|Mux12~4_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|forwarding_da|Mux12~6_combout )))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux12~5_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux12~7_combout  & ( !\id_stage|forwarding_da|Mux12~4_combout  & ( 
// (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux12~6_combout ))) # (\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux12~5_combout )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|forwarding_da|Mux12~7_combout  & ( 
// !\id_stage|forwarding_da|Mux12~4_combout  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux12~6_combout ))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux12~5_combout )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux12~6_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~5_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~8 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_da|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~13_combout  = ( \id_stage|forwarding_da|Mux12~12_combout  & ( \id_stage|forwarding_da|Mux12~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # 
// (\id_stage|forwarding_da|Mux12~11_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux12~10_combout ) # (\id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux12~12_combout  & ( 
// \id_stage|forwarding_da|Mux12~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux12~11_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (((!\id_stage|forwarding_da|Mux27~4_combout  & \id_stage|forwarding_da|Mux12~10_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux12~12_combout  & ( !\id_stage|forwarding_da|Mux12~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux12~11_combout  & (\id_stage|forwarding_da|Mux27~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux12~10_combout ) # (\id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux12~12_combout  & ( !\id_stage|forwarding_da|Mux12~8_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux12~11_combout  & (\id_stage|forwarding_da|Mux27~4_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout  & \id_stage|forwarding_da|Mux12~10_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~11_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~10_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~13 .lut_mask = 64'h02520757A2F2A7F7;
defparam \id_stage|forwarding_da|Mux12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~14_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [19] & ( (!\em_reg|malu [7] & \id_stage|forwarding_da|Mux26~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~14 .lut_mask = 64'h0000000000F000F0;
defparam \id_stage|forwarding_da|Mux12~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~16 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~16_combout  = ( \id_stage|forwarding_da|Mux12~13_combout  & ( \id_stage|forwarding_da|Mux12~14_combout  ) ) # ( !\id_stage|forwarding_da|Mux12~13_combout  & ( \id_stage|forwarding_da|Mux12~14_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux12~13_combout  & ( !\id_stage|forwarding_da|Mux12~14_combout  & ( (((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[19]~119_combout )) # (\id_stage|forwarding_da|Mux12~3_combout )) # 
// (\id_stage|forwarding_da|Mux12~15_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~13_combout  & ( !\id_stage|forwarding_da|Mux12~14_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[19]~119_combout )) # 
// (\id_stage|forwarding_da|Mux12~15_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~15_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datad(!\exe_stage|call_sub|y[19]~119_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~13_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~16 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~16 .lut_mask = 64'h33773F7FFFFFFFFF;
defparam \id_stage|forwarding_da|Mux12~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \de_reg|ea[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux12~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [19]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[19] .is_wysiwyg = "true";
defparam \de_reg|ea[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~118 (
// Equation(s):
// \exe_stage|call_sub|y[19]~118_combout  = ( \de_reg|eb [19] & ( \exe_stage|call_sub|y[8]~66_combout  & ( ((!\de_reg|ealuimm~q ) # (\de_reg|ea [19])) # (\de_reg|eimm [16]) ) ) ) # ( !\de_reg|eb [19] & ( \exe_stage|call_sub|y[8]~66_combout  & ( 
// ((\de_reg|eimm [16] & \de_reg|ealuimm~q )) # (\de_reg|ea [19]) ) ) ) # ( \de_reg|eb [19] & ( !\exe_stage|call_sub|y[8]~66_combout  & ( (\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|ea [19] & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16])))) ) ) ) # ( 
// !\de_reg|eb [19] & ( !\exe_stage|call_sub|y[8]~66_combout  & ( (\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|eimm [16] & (\de_reg|ealuimm~q  & \de_reg|ea [19]))) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [19]),
	.datae(!\de_reg|eb [19]),
	.dataf(!\exe_stage|call_sub|y[8]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~118 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~118 .lut_mask = 64'h0001005103FFF3FF;
defparam \exe_stage|call_sub|y[19]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~115 (
// Equation(s):
// \exe_stage|call_sub|y[19]~115_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ) # (\de_reg|ea [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea 
// [3] & \exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~115 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~115 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \exe_stage|call_sub|y[19]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~48 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout  = ( \de_reg|eb [19] & ( \de_reg|eb [16] & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\de_reg|eb [17])))) # (\de_reg|ea [0] & (((\de_reg|eb [18])) # (\de_reg|ea [1]))) ) ) ) # ( !\de_reg|eb [19] & ( 
// \de_reg|eb [16] & ( (!\de_reg|ea [0] & (\de_reg|ea [1] & ((\de_reg|eb [17])))) # (\de_reg|ea [0] & (((\de_reg|eb [18])) # (\de_reg|ea [1]))) ) ) ) # ( \de_reg|eb [19] & ( !\de_reg|eb [16] & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1]) # ((\de_reg|eb [17])))) # 
// (\de_reg|ea [0] & (!\de_reg|ea [1] & (\de_reg|eb [18]))) ) ) ) # ( !\de_reg|eb [19] & ( !\de_reg|eb [16] & ( (!\de_reg|ea [0] & (\de_reg|ea [1] & ((\de_reg|eb [17])))) # (\de_reg|ea [0] & (!\de_reg|ea [1] & (\de_reg|eb [18]))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [18]),
	.datad(!\de_reg|eb [17]),
	.datae(!\de_reg|eb [19]),
	.dataf(!\de_reg|eb [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~48 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~48 .lut_mask = 64'h04268CAE15379DBF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~49 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q ) # ((\de_reg|eimm [16])))) # (\de_reg|ea [3] & 
// (((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout  & ( (!\de_reg|ea [3] & (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))) # (\de_reg|ea [3] & 
// (((\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout )))) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~32_combout ),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~49 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~49 .lut_mask = 64'h052705278DAF8DAF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~116 (
// Equation(s):
// \exe_stage|call_sub|y[19]~116_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( (\exe_stage|call_sub|y[17]~102_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout )) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  & ( !\exe_stage|call_sub|y[17]~101_combout  & ( 
// (\exe_stage|call_sub|y[17]~102_combout  & \exe_stage|call_sub|y[19]~115_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  & ( !\exe_stage|call_sub|y[17]~101_combout  & ( (\exe_stage|call_sub|y[17]~102_combout  & 
// \exe_stage|call_sub|y[19]~115_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~102_combout ),
	.datab(!\exe_stage|call_sub|y[19]~115_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~116 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~116 .lut_mask = 64'h111111110005AAAF;
defparam \exe_stage|call_sub|y[19]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~2_combout  = ( \de_reg|ea [19] & ( (!\de_reg|ealuimm~q  & (!\de_reg|eb [19])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [16]))) ) ) # ( !\de_reg|ea [19] & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [19])) # (\de_reg|ealuimm~q  & 
// ((\de_reg|eimm [16]))) ) )

	.dataa(!\de_reg|eb [19]),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\de_reg|ea [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~2 .lut_mask = 64'h550F550FAAF0AAF0;
defparam \exe_stage|agorithm_logic_unit|s~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~114 (
// Equation(s):
// \exe_stage|call_sub|y[19]~114_combout  = ( !\exe_stage|call_sub|y[17]~98_combout  & ( \exe_stage|call_sub|y[17]~99_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~39_combout  ) ) ) # ( \exe_stage|call_sub|y[17]~98_combout  & ( 
// !\exe_stage|call_sub|y[17]~99_combout  & ( \exe_stage|alu_b|y[31]~15_combout  ) ) ) # ( !\exe_stage|call_sub|y[17]~98_combout  & ( !\exe_stage|call_sub|y[17]~99_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~11_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~11_combout ),
	.datab(gnd),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~39_combout ),
	.datae(!\exe_stage|call_sub|y[17]~98_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~114 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~114 .lut_mask = 64'h55550F0F00FF0000;
defparam \exe_stage|call_sub|y[19]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~117 (
// Equation(s):
// \exe_stage|call_sub|y[19]~117_combout  = ( \exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[19]~114_combout  & ( (!\de_reg|ealuc [0] & ((\exe_stage|alu_b|y[3]~17_combout ))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[19]~116_combout )) 
// ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[19]~114_combout  & ( (\exe_stage|agorithm_logic_unit|s~2_combout ) # (\de_reg|ealuc [0]) ) ) ) # ( \exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[19]~114_combout  & ( (!\de_reg|ealuc [0] & ((\exe_stage|alu_b|y[3]~17_combout ))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[19]~116_combout )) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[19]~114_combout  & ( (!\de_reg|ealuc [0] & \exe_stage|agorithm_logic_unit|s~2_combout ) ) ) )

	.dataa(!\de_reg|ealuc [0]),
	.datab(!\exe_stage|call_sub|y[19]~116_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|s~2_combout ),
	.datad(!\exe_stage|alu_b|y[3]~17_combout ),
	.datae(!\exe_stage|call_sub|y[17]~105_combout ),
	.dataf(!\exe_stage|call_sub|y[19]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~117 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~117 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \exe_stage|call_sub|y[19]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[19]~119 (
// Equation(s):
// \exe_stage|call_sub|y[19]~119_combout  = ( \exe_stage|call_sub|y[19]~117_combout  & ( (((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~87_sumout )) # (\exe_stage|call_sub|y[17]~30_combout )) # 
// (\exe_stage|call_sub|y[19]~118_combout ) ) ) # ( !\exe_stage|call_sub|y[19]~117_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout  & \exe_stage|agorithm_logic_unit|Add0~87_sumout )) # (\exe_stage|call_sub|y[19]~118_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[19]~118_combout ),
	.datac(!\exe_stage|call_sub|y[17]~30_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Add0~87_sumout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[19]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[19]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[19]~119 .extended_lut = "off";
defparam \exe_stage|call_sub|y[19]~119 .lut_mask = 64'h337733773F7F3F7F;
defparam \exe_stage|call_sub|y[19]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \em_reg|malu[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[19]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[19] .is_wysiwyg = "true";
defparam \em_reg|malu[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~11_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \em_reg|malu [19] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~11 .lut_mask = 64'h0000000033333333;
defparam \id_stage|forwarding_db|Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [19] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~10 .lut_mask = 64'h0000000088888888;
defparam \id_stage|forwarding_db|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \id_stage|rf|register[6][19] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][19] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \id_stage|rf|register[7][19]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][19]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~5_combout  = ( \id_stage|rf|register[7][19]~DUPLICATE_q  & ( \id_stage|rf|register[4][19]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[6][19]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[5][19]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[7][19]~DUPLICATE_q  & ( \id_stage|rf|register[4][19]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[6][19]~q )))) # 
// (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[5][19]~q )))) ) ) ) # ( \id_stage|rf|register[7][19]~DUPLICATE_q  & ( !\id_stage|rf|register[4][19]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// (\id_stage|rf|register[6][19]~q ))) # (\inst_reg|inst [16] & (((\id_stage|rf|register[5][19]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[7][19]~DUPLICATE_q  & ( !\id_stage|rf|register[4][19]~q  & ( (!\inst_reg|inst [16] & 
// (\inst_reg|inst [17] & (\id_stage|rf|register[6][19]~q ))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[5][19]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[6][19]~q ),
	.datad(!\id_stage|rf|register[5][19]~q ),
	.datae(!\id_stage|rf|register[7][19]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~6_combout  = ( \id_stage|rf|register[3][19]~q  & ( \id_stage|forwarding_db|Mux12~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][19]~q )))) 
// # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[1][19]~q ))) ) ) ) # ( !\id_stage|rf|register[3][19]~q  & ( \id_stage|forwarding_db|Mux12~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[2][19]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][19]~q  & ((!\id_stage|forwarding_db|Mux17~4_combout 
// )))) ) ) ) # ( \id_stage|rf|register[3][19]~q  & ( !\id_stage|forwarding_db|Mux12~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][19]~q  & \id_stage|forwarding_db|Mux17~4_combout )))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[1][19]~q ))) ) ) ) # ( !\id_stage|rf|register[3][19]~q  & ( !\id_stage|forwarding_db|Mux12~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[2][19]~q  & \id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[1][19]~q  & ((!\id_stage|forwarding_db|Mux17~4_combout )))) 
// ) ) )

	.dataa(!\id_stage|rf|register[1][19]~q ),
	.datab(!\id_stage|rf|register[2][19]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[3][19]~q ),
	.dataf(!\id_stage|forwarding_db|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~6 .lut_mask = 64'h0530053FF530F53F;
defparam \id_stage|forwarding_db|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~7_combout  = ( \inst_reg|inst [17] & ( \id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[10][19]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][19]~q ))) ) ) ) # ( !\inst_reg|inst 
// [17] & ( \id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [16]) # (\id_stage|rf|register[9][19]~q ) ) ) ) # ( \inst_reg|inst [17] & ( !\id_stage|rf|register[8][19]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[10][19]~q )) # (\inst_reg|inst 
// [16] & ((\id_stage|rf|register[11][19]~q ))) ) ) ) # ( !\inst_reg|inst [17] & ( !\id_stage|rf|register[8][19]~q  & ( (\id_stage|rf|register[9][19]~q  & \inst_reg|inst [16]) ) ) )

	.dataa(!\id_stage|rf|register[9][19]~q ),
	.datab(!\id_stage|rf|register[10][19]~q ),
	.datac(!\id_stage|rf|register[11][19]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\inst_reg|inst [17]),
	.dataf(!\id_stage|rf|register[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~7 .lut_mask = 64'h0055330FFF55330F;
defparam \id_stage|forwarding_db|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~1_combout  = ( \id_stage|rf|register[17][19]~q  & ( \id_stage|rf|register[21][19]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][19]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[29][19]~q )))) ) ) ) # ( !\id_stage|rf|register[17][19]~q  & ( \id_stage|rf|register[21][19]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[25][19]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19]) # (\id_stage|rf|register[29][19]~q )))) ) ) ) # ( \id_stage|rf|register[17][19]~q  & ( !\id_stage|rf|register[21][19]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[25][19]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[29][19]~q  & \inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[17][19]~q  & ( !\id_stage|rf|register[21][19]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][19]~q )) # (\inst_reg|inst [18] 
// & ((\id_stage|rf|register[29][19]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[25][19]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[29][19]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[17][19]~q ),
	.dataf(!\id_stage|rf|register[21][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~1 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_db|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~2_combout  = ( \id_stage|rf|register[30][19]~q  & ( \id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[26][19]~q )))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[22][19]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[30][19]~q  & ( \id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[26][19]~q )))) # (\inst_reg|inst 
// [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[22][19]~q ))) ) ) ) # ( \id_stage|rf|register[30][19]~q  & ( !\id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[26][19]~q )))) # 
// (\inst_reg|inst [18] & (((\id_stage|rf|register[22][19]~q )) # (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[30][19]~q  & ( !\id_stage|rf|register[18][19]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[26][19]~q 
// )))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[22][19]~q ))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[22][19]~q ),
	.datad(!\id_stage|rf|register[26][19]~q ),
	.datae(!\id_stage|rf|register[30][19]~q ),
	.dataf(!\id_stage|rf|register[18][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_db|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~0_combout  = ( \id_stage|rf|register[16][19]~q  & ( \id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][19]~q ))) ) ) ) # ( !\id_stage|rf|register[16][19]~q  & ( \id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][19]~q )))) ) ) ) # ( \id_stage|rf|register[16][19]~q  & ( !\id_stage|rf|register[20][19]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][19]~q )))) ) ) ) # ( !\id_stage|rf|register[16][19]~q  & ( !\id_stage|rf|register[20][19]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][19]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][19]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][19]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[24][19]~q ),
	.datae(!\id_stage|rf|register[16][19]~q ),
	.dataf(!\id_stage|rf|register[20][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_db|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~3_combout  = ( \id_stage|rf|register[31][19]~q  & ( \id_stage|rf|register[19][19]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[23][19]~q ))) # (\inst_reg|inst [19] & (((\inst_reg|inst 
// [18]) # (\id_stage|rf|register[27][19]~q )))) ) ) ) # ( !\id_stage|rf|register[31][19]~q  & ( \id_stage|rf|register[19][19]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[23][19]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[27][19]~q  & !\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[31][19]~q  & ( !\id_stage|rf|register[19][19]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[23][19]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & (((\inst_reg|inst [18]) # (\id_stage|rf|register[27][19]~q )))) ) ) ) # ( !\id_stage|rf|register[31][19]~q  & ( !\id_stage|rf|register[19][19]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[23][19]~q  & ((\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & (((\id_stage|rf|register[27][19]~q  & !\inst_reg|inst [18])))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[23][19]~q ),
	.datac(!\id_stage|rf|register[27][19]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[31][19]~q ),
	.dataf(!\id_stage|rf|register[19][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~3 .lut_mask = 64'h05220577AF22AF77;
defparam \id_stage|forwarding_db|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~4_combout  = ( \id_stage|forwarding_db|Mux12~0_combout  & ( \id_stage|forwarding_db|Mux12~3_combout  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux12~1_combout ))) # (\inst_reg|inst [17] 
// & (((\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux12~2_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux12~0_combout  & ( \id_stage|forwarding_db|Mux12~3_combout  & ( (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux12~1_combout  & 
// ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|forwarding_db|Mux12~2_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux12~0_combout  & ( !\id_stage|forwarding_db|Mux12~3_combout  & ( (!\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|forwarding_db|Mux12~1_combout ))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux12~2_combout  & !\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|forwarding_db|Mux12~0_combout  & ( 
// !\id_stage|forwarding_db|Mux12~3_combout  & ( (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux12~1_combout  & ((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux12~2_combout  & !\inst_reg|inst [16])))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux12~1_combout ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux12~2_combout ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|forwarding_db|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~4 .lut_mask = 64'h0344CF440377CF77;
defparam \id_stage|forwarding_db|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~8_combout  = ( \id_stage|rf|register[15][19]~q  & ( \id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][19]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][19]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[15][19]~q  & ( \id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][19]~q )))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[13][19]~q )))) ) ) ) # ( \id_stage|rf|register[15][19]~q  & ( !\id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[14][19]~q ))) # 
// (\inst_reg|inst [16] & (((\id_stage|rf|register[13][19]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[15][19]~q  & ( !\id_stage|rf|register[12][19]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[14][19]~q 
// ))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[13][19]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[14][19]~q ),
	.datad(!\id_stage|rf|register[13][19]~q ),
	.datae(!\id_stage|rf|register[15][19]~q ),
	.dataf(!\id_stage|rf|register[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~8 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~9_combout  = ( \id_stage|forwarding_db|Mux12~4_combout  & ( \id_stage|forwarding_db|Mux12~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # 
// ((\id_stage|forwarding_db|Mux12~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux12~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux12~4_combout  & ( 
// \id_stage|forwarding_db|Mux12~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux12~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux12~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux12~4_combout  & ( !\id_stage|forwarding_db|Mux12~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux12~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux12~6_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux12~4_combout  & ( !\id_stage|forwarding_db|Mux12~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux12~7_combout )))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux12~6_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux12~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux12~7_combout ),
	.datae(!\id_stage|forwarding_db|Mux12~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~9 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_db|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux12~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux12~12_combout  = ( \id_stage|forwarding_db|Mux12~10_combout  & ( \id_stage|forwarding_db|Mux12~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux12~10_combout  & ( \id_stage|forwarding_db|Mux12~9_combout  & ( 
// (((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[19]~119_combout )) # (\id_stage|forwarding_db|Mux17~2_combout )) # (\id_stage|forwarding_db|Mux12~11_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux12~10_combout  & ( 
// !\id_stage|forwarding_db|Mux12~9_combout  ) ) # ( !\id_stage|forwarding_db|Mux12~10_combout  & ( !\id_stage|forwarding_db|Mux12~9_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[19]~119_combout )) # 
// (\id_stage|forwarding_db|Mux12~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux12~11_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\exe_stage|call_sub|y[19]~119_combout ),
	.datae(!\id_stage|forwarding_db|Mux12~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux12~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux12~12 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \id_stage|forwarding_db|Mux12~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N50
dffeas \de_reg|eb[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux12~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[19] .is_wysiwyg = "true";
defparam \de_reg|eb[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~23 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  = ( \de_reg|eb [20] & ( \de_reg|eb [21] & ( ((!\de_reg|ea [0] & ((\de_reg|eb [18]))) # (\de_reg|ea [0] & (\de_reg|eb [19]))) # (\de_reg|ea [1]) ) ) ) # ( !\de_reg|eb [20] & ( \de_reg|eb [21] & ( 
// (!\de_reg|ea [0] & (!\de_reg|ea [1] & ((\de_reg|eb [18])))) # (\de_reg|ea [0] & (((\de_reg|eb [19])) # (\de_reg|ea [1]))) ) ) ) # ( \de_reg|eb [20] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [0] & (((\de_reg|eb [18])) # (\de_reg|ea [1]))) # (\de_reg|ea [0] & 
// (!\de_reg|ea [1] & (\de_reg|eb [19]))) ) ) ) # ( !\de_reg|eb [20] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\de_reg|eb [18]))) # (\de_reg|ea [0] & (\de_reg|eb [19])))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|eb [19]),
	.datad(!\de_reg|eb [18]),
	.datae(!\de_reg|eb [20]),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~23 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~23 .lut_mask = 64'h048C26AE159D37BF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~19 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~19_combout  = ( \exe_stage|alu_b|y[16]~12_combout  & ( \exe_stage|alu_b|y[17]~18_combout  & ( ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[15]~6_combout ))) # 
// (\de_reg|ea [1]) ) ) ) # ( !\exe_stage|alu_b|y[16]~12_combout  & ( \exe_stage|alu_b|y[17]~18_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout ))) # (\de_reg|ea [0] & (\exe_stage|alu_b|y[15]~6_combout )))) # 
// (\de_reg|ea [1] & (\de_reg|ea [0])) ) ) ) # ( \exe_stage|alu_b|y[16]~12_combout  & ( !\exe_stage|alu_b|y[17]~18_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[15]~6_combout )))) # (\de_reg|ea [1] & (!\de_reg|ea [0])) ) ) ) # ( !\exe_stage|alu_b|y[16]~12_combout  & ( !\exe_stage|alu_b|y[17]~18_combout  & ( (!\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[14]~4_combout ))) # 
// (\de_reg|ea [0] & (\exe_stage|alu_b|y[15]~6_combout )))) ) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[15]~6_combout ),
	.datad(!\exe_stage|alu_b|y[14]~4_combout ),
	.datae(!\exe_stage|alu_b|y[16]~12_combout ),
	.dataf(!\exe_stage|alu_b|y[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~19 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~19 .lut_mask = 64'h028A46CE139B57DF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~18 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~18_combout  = ( \de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~19_combout  & ( (!\de_reg|ealuimm~q  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) ) ) # ( !\de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~19_combout  ) ) # ( \de_reg|ea [2] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~19_combout  & ( (!\de_reg|ealuimm~q  & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ),
	.datad(gnd),
	.datae(!\de_reg|ea [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~18 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~18 .lut_mask = 64'h00001B1BFFFF1B1B;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~28 (
// Equation(s):
// \exe_stage|call_sub|y[6]~28_combout  = ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\de_reg|ea [3] ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~28 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~28 .lut_mask = 64'h00000000CCCCCCCC;
defparam \exe_stage|call_sub|y[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~27 (
// Equation(s):
// \exe_stage|call_sub|y[6]~27_combout  = ( \exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  ) )

	.dataa(gnd),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~27 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~27 .lut_mask = 64'h00000000CCCCCCCC;
defparam \exe_stage|call_sub|y[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~47 (
// Equation(s):
// \exe_stage|call_sub|y[6]~47_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~50_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (((\de_reg|ealuc [3] & \exe_stage|alu_b|y[31]~15_combout )))) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (((\de_reg|ealuc [3])) # (\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~50_combout  & ( 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (((\de_reg|ealuc [3] & \exe_stage|alu_b|y[31]~15_combout )))) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout  & (!\de_reg|ealuc 
// [3]))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~17_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\exe_stage|alu_b|y[31]~15_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~47 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~47 .lut_mask = 64'h101C101C131F131F;
defparam \exe_stage|call_sub|y[6]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~48 (
// Equation(s):
// \exe_stage|call_sub|y[6]~48_combout  = ( \exe_stage|call_sub|y[6]~27_combout  & ( \exe_stage|call_sub|y[6]~47_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ))) # 
// (\exe_stage|call_sub|y[6]~28_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout )) ) ) ) # ( !\exe_stage|call_sub|y[6]~27_combout  & ( \exe_stage|call_sub|y[6]~47_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout ) ) ) ) # ( \exe_stage|call_sub|y[6]~27_combout  & ( !\exe_stage|call_sub|y[6]~47_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ))) # 
// (\exe_stage|call_sub|y[6]~28_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout )) ) ) ) # ( !\exe_stage|call_sub|y[6]~27_combout  & ( !\exe_stage|call_sub|y[6]~47_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  & 
// \exe_stage|call_sub|y[6]~28_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~18_combout ),
	.datad(!\exe_stage|call_sub|y[6]~28_combout ),
	.datae(!\exe_stage|call_sub|y[6]~27_combout ),
	.dataf(!\exe_stage|call_sub|y[6]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~48 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~48 .lut_mask = 64'h00550F33FF550F33;
defparam \exe_stage|call_sub|y[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N53
dffeas \mw_reg|walu[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[6] .is_wysiwyg = "true";
defparam \mw_reg|walu[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \wb_stage|y[6]~17 (
// Equation(s):
// \wb_stage|y[6]~17_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [6] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|walu [6]),
	.datad(!\mw_reg|wmo [6]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[6]~17 .extended_lut = "off";
defparam \wb_stage|y[6]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \wb_stage|y[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \id_stage|rf|register[15][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N8
dffeas \id_stage|rf|register[13][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N2
dffeas \id_stage|rf|register[12][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \id_stage|rf|register[14][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~8_combout  = ( \id_stage|rf|register[12][6]~q  & ( \id_stage|rf|register[14][6]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][6]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[15][6]~q ))) ) ) ) # ( !\id_stage|rf|register[12][6]~q  & ( \id_stage|rf|register[14][6]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][6]~q 
// ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][6]~q )))) ) ) ) # ( \id_stage|rf|register[12][6]~q  & ( !\id_stage|rf|register[14][6]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[13][6]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][6]~q )))) ) ) ) # ( !\id_stage|rf|register[12][6]~q  & ( !\id_stage|rf|register[14][6]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[13][6]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][6]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[15][6]~q ),
	.datac(!\id_stage|rf|register[13][6]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[12][6]~q ),
	.dataf(!\id_stage|rf|register[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~8 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \id_stage|rf|register[3][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N38
dffeas \id_stage|rf|register[1][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N2
dffeas \id_stage|rf|register[2][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \id_stage|rf|register[4][6]~feeder (
// Equation(s):
// \id_stage|rf|register[4][6]~feeder_combout  = ( \wb_stage|y[6]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][6]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N56
dffeas \id_stage|rf|register[4][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \id_stage|rf|register[5][6]~feeder (
// Equation(s):
// \id_stage|rf|register[5][6]~feeder_combout  = ( \wb_stage|y[6]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][6]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N14
dffeas \id_stage|rf|register[5][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \id_stage|rf|register[6][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N58
dffeas \id_stage|rf|register[7][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~5_combout  = ( \id_stage|rf|register[6][6]~q  & ( \id_stage|rf|register[7][6]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][6]~q )))) # (\inst_reg|inst 
// [22]) ) ) ) # ( !\id_stage|rf|register[6][6]~q  & ( \id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][6]~q ))))) # (\inst_reg|inst [22] 
// & (((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[6][6]~q  & ( !\id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][6]~q ))))) 
// # (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[6][6]~q  & ( !\id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[5][6]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[4][6]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[5][6]~q ),
	.datae(!\id_stage|rf|register[6][6]~q ),
	.dataf(!\id_stage|rf|register[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~5 .lut_mask = 64'h404C707C434F737F;
defparam \id_stage|forwarding_da|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~6_combout  = ( \id_stage|rf|register[2][6]~q  & ( \id_stage|forwarding_da|Mux25~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][6]~q ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][6]~q ))) ) ) ) # ( !\id_stage|rf|register[2][6]~q  & ( \id_stage|forwarding_da|Mux25~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout ) # ((\id_stage|rf|register[1][6]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][6]~q ))) ) ) ) # ( \id_stage|rf|register[2][6]~q  & ( 
// !\id_stage|forwarding_da|Mux25~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[1][6]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout ) # ((\id_stage|rf|register[3][6]~q )))) ) ) ) # ( !\id_stage|rf|register[2][6]~q  & ( !\id_stage|forwarding_da|Mux25~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][6]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][6]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[3][6]~q ),
	.datad(!\id_stage|rf|register[1][6]~q ),
	.datae(!\id_stage|rf|register[2][6]~q ),
	.dataf(!\id_stage|forwarding_da|Mux25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N44
dffeas \id_stage|rf|register[16][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N23
dffeas \id_stage|rf|register[20][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N56
dffeas \id_stage|rf|register[24][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N52
dffeas \id_stage|rf|register[28][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~0_combout  = ( \id_stage|rf|register[24][6]~q  & ( \id_stage|rf|register[28][6]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[16][6]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[20][6]~q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[24][6]~q  & ( \id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[16][6]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[20][6]~q ))))) # 
// (\inst_reg|inst [24] & (((\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[24][6]~q  & ( !\id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[16][6]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[20][6]~q ))))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[24][6]~q  & ( !\id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[16][6]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[20][6]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[16][6]~q ),
	.datac(!\id_stage|rf|register[20][6]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[24][6]~q ),
	.dataf(!\id_stage|rf|register[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~0 .lut_mask = 64'h220A770A225F775F;
defparam \id_stage|forwarding_da|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N14
dffeas \id_stage|rf|register[17][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N26
dffeas \id_stage|rf|register[25][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N46
dffeas \id_stage|rf|register[29][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N59
dffeas \id_stage|rf|register[21][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~1_combout  = ( \id_stage|rf|register[29][6]~q  & ( \id_stage|rf|register[21][6]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][6]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[25][6]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[29][6]~q  & ( \id_stage|rf|register[21][6]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[17][6]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][6]~q )))) ) ) ) # ( \id_stage|rf|register[29][6]~q  & ( !\id_stage|rf|register[21][6]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[17][6]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[25][6]~q )) # (\inst_reg|inst [23]))) ) ) ) # ( !\id_stage|rf|register[29][6]~q  & ( !\id_stage|rf|register[21][6]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][6]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[25][6]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[17][6]~q ),
	.datad(!\id_stage|rf|register[25][6]~q ),
	.datae(!\id_stage|rf|register[29][6]~q ),
	.dataf(!\id_stage|rf|register[21][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_da|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N53
dffeas \id_stage|rf|register[30][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N14
dffeas \id_stage|rf|register[18][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N26
dffeas \id_stage|rf|register[26][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N5
dffeas \id_stage|rf|register[22][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~2_combout  = ( \inst_reg|inst [23] & ( \id_stage|rf|register[22][6]~q  & ( (!\inst_reg|inst [24]) # (\id_stage|rf|register[30][6]~q ) ) ) ) # ( !\inst_reg|inst [23] & ( \id_stage|rf|register[22][6]~q  & ( (!\inst_reg|inst 
// [24] & (\id_stage|rf|register[18][6]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[26][6]~q ))) ) ) ) # ( \inst_reg|inst [23] & ( !\id_stage|rf|register[22][6]~q  & ( (\id_stage|rf|register[30][6]~q  & \inst_reg|inst [24]) ) ) ) # ( 
// !\inst_reg|inst [23] & ( !\id_stage|rf|register[22][6]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[18][6]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[26][6]~q ))) ) ) )

	.dataa(!\id_stage|rf|register[30][6]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[18][6]~q ),
	.datad(!\id_stage|rf|register[26][6]~q ),
	.datae(!\inst_reg|inst [23]),
	.dataf(!\id_stage|rf|register[22][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~2 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \id_stage|forwarding_da|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N59
dffeas \id_stage|rf|register[23][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N9
cyclonev_lcell_comb \id_stage|rf|register[19][6]~feeder (
// Equation(s):
// \id_stage|rf|register[19][6]~feeder_combout  = ( \wb_stage|y[6]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][6]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N10
dffeas \id_stage|rf|register[19][6]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][6]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N38
dffeas \id_stage|rf|register[27][6]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][6]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N3
cyclonev_lcell_comb \id_stage|rf|register[31][6]~feeder (
// Equation(s):
// \id_stage|rf|register[31][6]~feeder_combout  = ( \wb_stage|y[6]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][6]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \id_stage|rf|register[31][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~3_combout  = ( \id_stage|rf|register[27][6]~DUPLICATE_q  & ( \id_stage|rf|register[31][6]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][6]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][6]~q 
// ))) # (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[27][6]~DUPLICATE_q  & ( \id_stage|rf|register[31][6]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][6]~DUPLICATE_q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[23][6]~q )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23])) ) ) ) # ( \id_stage|rf|register[27][6]~DUPLICATE_q  & ( !\id_stage|rf|register[31][6]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[19][6]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][6]~q )))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23])) ) ) ) # ( !\id_stage|rf|register[27][6]~DUPLICATE_q  & ( !\id_stage|rf|register[31][6]~q  & ( 
// (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][6]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][6]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[23][6]~q ),
	.datad(!\id_stage|rf|register[19][6]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[27][6]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[31][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~3 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~4_combout  = ( \id_stage|forwarding_da|Mux25~2_combout  & ( \id_stage|forwarding_da|Mux25~3_combout  & ( ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux25~0_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux25~1_combout )))) # (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|forwarding_da|Mux25~2_combout  & ( \id_stage|forwarding_da|Mux25~3_combout  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux25~0_combout ))) # (\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux25~1_combout )) # (\inst_reg|inst [22]))) ) ) ) # ( \id_stage|forwarding_da|Mux25~2_combout  & ( !\id_stage|forwarding_da|Mux25~3_combout  & ( 
// (!\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux25~0_combout )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux25~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux25~2_combout  & ( 
// !\id_stage|forwarding_da|Mux25~3_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux25~0_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux25~1_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux25~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux25~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux25~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_da|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N35
dffeas \id_stage|rf|register[8][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \id_stage|rf|register[11][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N56
dffeas \id_stage|rf|register[9][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N2
dffeas \id_stage|rf|register[10][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~7_combout  = ( \id_stage|rf|register[9][6]~q  & ( \id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[8][6]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( !\id_stage|rf|register[9][6]~q  & ( \id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[8][6]~q )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( \id_stage|rf|register[9][6]~q  & ( !\id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[8][6]~q ))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( !\id_stage|rf|register[9][6]~q  & ( !\id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[8][6]~q ))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][6]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[8][6]~q ),
	.datad(!\id_stage|rf|register[11][6]~q ),
	.datae(!\id_stage|rf|register[9][6]~q ),
	.dataf(!\id_stage|rf|register[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~7 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_da|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~9_combout  = ( \id_stage|forwarding_da|Mux25~4_combout  & ( \id_stage|forwarding_da|Mux25~7_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux25~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux25~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux25~4_combout  & ( \id_stage|forwarding_da|Mux25~7_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux25~6_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// ((\id_stage|forwarding_da|Mux25~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux25~4_combout  & ( !\id_stage|forwarding_da|Mux25~7_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// ((\id_stage|forwarding_da|Mux25~6_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux25~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux25~4_combout  & ( 
// !\id_stage|forwarding_da|Mux25~7_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux25~6_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux25~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux25~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux25~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux25~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux25~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~9 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~11_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \id_stage|forwarding_da|Mux25~9_combout  & ( (!\em_reg|malu [6] & (!\id_stage|forwarding_da|Mux12~3_combout  & ((!\exe_stage|call_sub|y[6]~50_combout ) # 
// (!\id_stage|forwarding_da|Mux26~0_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~1_combout  & ( \id_stage|forwarding_da|Mux25~9_combout  & ( (!\id_stage|forwarding_da|Mux12~3_combout  & ((!\exe_stage|call_sub|y[6]~50_combout ) # 
// (!\id_stage|forwarding_da|Mux26~0_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux26~1_combout  & ( !\id_stage|forwarding_da|Mux25~9_combout  & ( (!\em_reg|malu [6] & ((!\exe_stage|call_sub|y[6]~50_combout ) # (!\id_stage|forwarding_da|Mux26~0_combout 
// ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~1_combout  & ( !\id_stage|forwarding_da|Mux25~9_combout  & ( (!\exe_stage|call_sub|y[6]~50_combout ) # (!\id_stage|forwarding_da|Mux26~0_combout ) ) ) )

	.dataa(!\em_reg|malu [6]),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\exe_stage|call_sub|y[6]~50_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux26~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~11 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \id_stage|forwarding_da|Mux25~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~12_combout  = ( \exe_stage|call_sub|y[6]~48_combout  & ( \id_stage|forwarding_da|Mux25~11_combout  & ( (!\exe_stage|call_sub|y[4]~31_combout ) # (!\id_stage|forwarding_da|Mux26~0_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[6]~48_combout  & ( \id_stage|forwarding_da|Mux25~11_combout  ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[4]~31_combout ),
	.datac(gnd),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\exe_stage|call_sub|y[6]~48_combout ),
	.dataf(!\id_stage|forwarding_da|Mux25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~12 .lut_mask = 64'h00000000FFFFFFCC;
defparam \id_stage|forwarding_da|Mux25~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux25~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux25~10_combout  = ( \mem_stage|mem_out_mux|y[6]~17_combout  & ( \id_stage|forwarding_da|Mux25~12_combout  & ( ((\exe_stage|call_sub|y[29]~34_combout  & (\id_stage|forwarding_da|Mux26~0_combout  & 
// !\exe_stage|call_sub|y[6]~49_combout ))) # (\id_stage|forwarding_da|Mux26~2_combout ) ) ) ) # ( !\mem_stage|mem_out_mux|y[6]~17_combout  & ( \id_stage|forwarding_da|Mux25~12_combout  & ( (\exe_stage|call_sub|y[29]~34_combout  & 
// (\id_stage|forwarding_da|Mux26~0_combout  & !\exe_stage|call_sub|y[6]~49_combout )) ) ) ) # ( \mem_stage|mem_out_mux|y[6]~17_combout  & ( !\id_stage|forwarding_da|Mux25~12_combout  ) ) # ( !\mem_stage|mem_out_mux|y[6]~17_combout  & ( 
// !\id_stage|forwarding_da|Mux25~12_combout  ) )

	.dataa(!\exe_stage|call_sub|y[29]~34_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\exe_stage|call_sub|y[6]~49_combout ),
	.datae(!\mem_stage|mem_out_mux|y[6]~17_combout ),
	.dataf(!\id_stage|forwarding_da|Mux25~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux25~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux25~10 .lut_mask = 64'hFFFFFFFF11001F0F;
defparam \id_stage|forwarding_da|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N20
dffeas \de_reg|ea[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux25~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [6]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[6] .is_wysiwyg = "true";
defparam \de_reg|ea[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N41
dffeas \de_reg|eimm[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_reg|inst [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eimm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eimm[5] .is_wysiwyg = "true";
defparam \de_reg|eimm[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~17 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~17_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [4])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [4]))))) ) + ( \de_reg|ea [4] ) + ( \exe_stage|agorithm_logic_unit|Add0~14  ))
// \exe_stage|agorithm_logic_unit|Add0~18  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [4])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [4]))))) ) + ( \de_reg|ea [4] ) + ( \exe_stage|agorithm_logic_unit|Add0~14  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [4]),
	.datad(!\de_reg|eimm [4]),
	.datae(gnd),
	.dataf(!\de_reg|ea [4]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~17_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~17 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~17 .lut_mask = 64'h0000FF000000596A;
defparam \exe_stage|agorithm_logic_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~21 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~21_sumout  = SUM(( \de_reg|ea [5] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [5])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [5]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~18  ))
// \exe_stage|agorithm_logic_unit|Add0~22  = CARRY(( \de_reg|ea [5] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [5])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [5]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~18  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [5]),
	.datad(!\de_reg|ea [5]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [5]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~21_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~21 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~21 .lut_mask = 64'h0000A695000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~25 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~25_sumout  = SUM(( \de_reg|ea [6] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [6])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [6]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~22  ))
// \exe_stage|agorithm_logic_unit|Add0~26  = CARRY(( \de_reg|ea [6] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [6])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [6]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~22  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [6]),
	.datad(!\de_reg|ea [6]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [6]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~25_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~25 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~25 .lut_mask = 64'h0000A695000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~50 (
// Equation(s):
// \exe_stage|call_sub|y[6]~50_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( (!\exe_stage|alu_b|y[6]~13_combout  & (((\exe_stage|agorithm_logic_unit|Add0~25_sumout  & \exe_stage|call_sub|y[4]~39_combout )))) # (\exe_stage|alu_b|y[6]~13_combout  & 
// (((\exe_stage|agorithm_logic_unit|Add0~25_sumout  & \exe_stage|call_sub|y[4]~39_combout )) # (\de_reg|ea [6]))) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( (\exe_stage|agorithm_logic_unit|Add0~25_sumout  & \exe_stage|call_sub|y[4]~39_combout ) ) )

	.dataa(!\exe_stage|alu_b|y[6]~13_combout ),
	.datab(!\de_reg|ea [6]),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~25_sumout ),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(!\exe_stage|call_sub|y[4]~38_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~50 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~50 .lut_mask = 64'h000F111F000F111F;
defparam \exe_stage|call_sub|y[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~0_combout  = ( \id_stage|rf|register[24][6]~q  & ( \id_stage|rf|register[28][6]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[16][6]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[20][6]~q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[24][6]~q  & ( \id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[16][6]~q  & !\inst_reg|inst [19])))) # (\inst_reg|inst [18] & (((\inst_reg|inst [19])) # 
// (\id_stage|rf|register[20][6]~q ))) ) ) ) # ( \id_stage|rf|register[24][6]~q  & ( !\id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[16][6]~q )))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[20][6]~q  & ((!\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[24][6]~q  & ( !\id_stage|rf|register[28][6]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[16][6]~q ))) # (\inst_reg|inst [18] 
// & (\id_stage|rf|register[20][6]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[20][6]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[16][6]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[24][6]~q ),
	.dataf(!\id_stage|rf|register[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \id_stage|forwarding_db|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~1_combout  = ( \id_stage|rf|register[29][6]~q  & ( \id_stage|rf|register[17][6]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[25][6]~q ))) # (\inst_reg|inst [18] & (((\inst_reg|inst [19]) # 
// (\id_stage|rf|register[21][6]~q )))) ) ) ) # ( !\id_stage|rf|register[29][6]~q  & ( \id_stage|rf|register[17][6]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[25][6]~q ))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[21][6]~q  & !\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[29][6]~q  & ( !\id_stage|rf|register[17][6]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[25][6]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19]) # (\id_stage|rf|register[21][6]~q )))) ) ) ) # ( !\id_stage|rf|register[29][6]~q  & ( !\id_stage|rf|register[17][6]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[25][6]~q  & ((\inst_reg|inst [19])))) # (\inst_reg|inst [18] 
// & (((\id_stage|rf|register[21][6]~q  & !\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[25][6]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[21][6]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[29][6]~q ),
	.dataf(!\id_stage|rf|register[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~1 .lut_mask = 64'h03440377CF44CF77;
defparam \id_stage|forwarding_db|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \id_stage|rf|register[19][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N37
dffeas \id_stage|rf|register[27][6] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][6] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~3_combout  = ( \id_stage|rf|register[23][6]~q  & ( \id_stage|rf|register[27][6]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[19][6]~q )))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19])) 
// # (\id_stage|rf|register[31][6]~q ))) ) ) ) # ( !\id_stage|rf|register[23][6]~q  & ( \id_stage|rf|register[27][6]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19]) # (\id_stage|rf|register[19][6]~q )))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[31][6]~q  & ((\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[23][6]~q  & ( !\id_stage|rf|register[27][6]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[19][6]~q  & !\inst_reg|inst [19])))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19])) # (\id_stage|rf|register[31][6]~q ))) ) ) ) # ( !\id_stage|rf|register[23][6]~q  & ( !\id_stage|rf|register[27][6]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[19][6]~q  & !\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & (\id_stage|rf|register[31][6]~q  & ((\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[31][6]~q ),
	.datab(!\id_stage|rf|register[19][6]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[23][6]~q ),
	.dataf(!\id_stage|rf|register[27][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~3 .lut_mask = 64'h30053F0530F53FF5;
defparam \id_stage|forwarding_db|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~2_combout  = ( \inst_reg|inst [19] & ( \id_stage|rf|register[22][6]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][6]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[30][6]~q ))) ) ) ) # ( !\inst_reg|inst 
// [19] & ( \id_stage|rf|register[22][6]~q  & ( (\inst_reg|inst [18]) # (\id_stage|rf|register[18][6]~q ) ) ) ) # ( \inst_reg|inst [19] & ( !\id_stage|rf|register[22][6]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[26][6]~q )) # (\inst_reg|inst [18] 
// & ((\id_stage|rf|register[30][6]~q ))) ) ) ) # ( !\inst_reg|inst [19] & ( !\id_stage|rf|register[22][6]~q  & ( (\id_stage|rf|register[18][6]~q  & !\inst_reg|inst [18]) ) ) )

	.dataa(!\id_stage|rf|register[26][6]~q ),
	.datab(!\id_stage|rf|register[18][6]~q ),
	.datac(!\id_stage|rf|register[30][6]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\inst_reg|inst [19]),
	.dataf(!\id_stage|rf|register[22][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~2 .lut_mask = 64'h3300550F33FF550F;
defparam \id_stage|forwarding_db|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~4_combout  = ( \id_stage|forwarding_db|Mux25~3_combout  & ( \id_stage|forwarding_db|Mux25~2_combout  & ( ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux25~0_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux25~1_combout )))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux25~3_combout  & ( \id_stage|forwarding_db|Mux25~2_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # 
// (\id_stage|forwarding_db|Mux25~0_combout ))) # (\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux25~1_combout  & !\inst_reg|inst [17])))) ) ) ) # ( \id_stage|forwarding_db|Mux25~3_combout  & ( !\id_stage|forwarding_db|Mux25~2_combout  & ( 
// (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux25~0_combout  & ((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|forwarding_db|Mux25~1_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux25~3_combout  & ( 
// !\id_stage|forwarding_db|Mux25~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux25~0_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux25~1_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux25~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux25~1_combout ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|forwarding_db|Mux25~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~4 .lut_mask = 64'h5300530F53F053FF;
defparam \id_stage|forwarding_db|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~8_combout  = ( \id_stage|rf|register[12][6]~q  & ( \id_stage|rf|register[13][6]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][6]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[15][6]~q )))) ) ) ) # ( !\id_stage|rf|register[12][6]~q  & ( \id_stage|rf|register[13][6]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[14][6]~q )) # 
// (\inst_reg|inst [16] & ((\id_stage|rf|register[15][6]~q ))))) ) ) ) # ( \id_stage|rf|register[12][6]~q  & ( !\id_stage|rf|register[13][6]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[14][6]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[15][6]~q ))))) ) ) ) # ( !\id_stage|rf|register[12][6]~q  & ( !\id_stage|rf|register[13][6]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[14][6]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[15][6]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[14][6]~q ),
	.datad(!\id_stage|rf|register[15][6]~q ),
	.datae(!\id_stage|rf|register[12][6]~q ),
	.dataf(!\id_stage|rf|register[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~8 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N10
dffeas \id_stage|rf|register[3][6]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[6]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][6]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~5_combout  = ( \id_stage|rf|register[6][6]~q  & ( \id_stage|rf|register[7][6]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[5][6]~q )))) # (\inst_reg|inst 
// [17]) ) ) ) # ( !\id_stage|rf|register[6][6]~q  & ( \id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[4][6]~q  & (!\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((\id_stage|rf|register[5][6]~q ) # (\inst_reg|inst 
// [17])))) ) ) ) # ( \id_stage|rf|register[6][6]~q  & ( !\id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[4][6]~q ))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17] & 
// \id_stage|rf|register[5][6]~q )))) ) ) ) # ( !\id_stage|rf|register[6][6]~q  & ( !\id_stage|rf|register[7][6]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[4][6]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[5][6]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[4][6]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[5][6]~q ),
	.datae(!\id_stage|rf|register[6][6]~q ),
	.dataf(!\id_stage|rf|register[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~5 .lut_mask = 64'h40704C7C43734F7F;
defparam \id_stage|forwarding_db|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~6_combout  = ( \id_stage|rf|register[1][6]~q  & ( \id_stage|forwarding_db|Mux25~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][6]~q )) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][6]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][6]~q  & ( \id_stage|forwarding_db|Mux25~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][6]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout  & \id_stage|rf|register[3][6]~DUPLICATE_q )))) ) ) ) # ( 
// \id_stage|rf|register[1][6]~q  & ( !\id_stage|forwarding_db|Mux25~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][6]~q  & (\id_stage|forwarding_db|Mux17~4_combout ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[3][6]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][6]~q  & ( !\id_stage|forwarding_db|Mux25~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][6]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][6]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[3][6]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[1][6]~q ),
	.dataf(!\id_stage|forwarding_db|Mux25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~6 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~7_combout  = ( \id_stage|rf|register[9][6]~q  & ( \id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][6]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( !\id_stage|rf|register[9][6]~q  & ( \id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][6]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( \id_stage|rf|register[9][6]~q  & ( !\id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[8][6]~q ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # 
// ((\id_stage|rf|register[11][6]~q )))) ) ) ) # ( !\id_stage|rf|register[9][6]~q  & ( !\id_stage|rf|register[10][6]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[8][6]~q ))) # (\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][6]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[8][6]~q ),
	.datad(!\id_stage|rf|register[11][6]~q ),
	.datae(!\id_stage|rf|register[9][6]~q ),
	.dataf(!\id_stage|rf|register[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~7 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~9_combout  = ( \id_stage|forwarding_db|Mux25~6_combout  & ( \id_stage|forwarding_db|Mux25~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux25~4_combout )) # 
// (\id_stage|forwarding_db|Mux17~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux25~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux25~6_combout  & ( 
// \id_stage|forwarding_db|Mux25~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux25~4_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux25~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux25~6_combout  & ( !\id_stage|forwarding_db|Mux25~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (((\id_stage|forwarding_db|Mux25~4_combout )) # (\id_stage|forwarding_db|Mux17~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux25~8_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux25~6_combout  & ( !\id_stage|forwarding_db|Mux25~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux25~4_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux25~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux25~4_combout ),
	.datad(!\id_stage|forwarding_db|Mux25~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux25~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux25~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_db|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~11_combout  = ( \exe_stage|call_sub|y[6]~50_combout  & ( \id_stage|forwarding_db|Mux25~9_combout  & ( (!\id_stage|forwarding_db|Mux31~1_combout  & (!\id_stage|forwarding_db|Mux17~2_combout  & 
// ((!\id_stage|forwarding_db|Mux31~0_combout ) # (!\em_reg|malu [6])))) ) ) ) # ( !\exe_stage|call_sub|y[6]~50_combout  & ( \id_stage|forwarding_db|Mux25~9_combout  & ( (!\id_stage|forwarding_db|Mux17~2_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout 
// ) # (!\em_reg|malu [6]))) ) ) ) # ( \exe_stage|call_sub|y[6]~50_combout  & ( !\id_stage|forwarding_db|Mux25~9_combout  & ( (!\id_stage|forwarding_db|Mux31~1_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # (!\em_reg|malu [6]))) ) ) ) # ( 
// !\exe_stage|call_sub|y[6]~50_combout  & ( !\id_stage|forwarding_db|Mux25~9_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout ) # (!\em_reg|malu [6]) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\em_reg|malu [6]),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(!\exe_stage|call_sub|y[6]~50_combout ),
	.dataf(!\id_stage|forwarding_db|Mux25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~11 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \id_stage|forwarding_db|Mux25~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~12_combout  = ( \exe_stage|call_sub|y[6]~48_combout  & ( \id_stage|forwarding_db|Mux25~11_combout  & ( (!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[4]~31_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[6]~48_combout  & ( \id_stage|forwarding_db|Mux25~11_combout  ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[4]~31_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[6]~48_combout ),
	.dataf(!\id_stage|forwarding_db|Mux25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~12 .lut_mask = 64'h00000000FFFFFCFC;
defparam \id_stage|forwarding_db|Mux25~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux25~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux25~10_combout  = ( \id_stage|forwarding_db|Mux25~12_combout  & ( \mem_stage|mem_out_mux|y[6]~17_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # ((\id_stage|forwarding_db|Mux31~1_combout  & 
// (\exe_stage|call_sub|y[29]~34_combout  & !\exe_stage|call_sub|y[6]~49_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux25~12_combout  & ( \mem_stage|mem_out_mux|y[6]~17_combout  ) ) # ( \id_stage|forwarding_db|Mux25~12_combout  & ( 
// !\mem_stage|mem_out_mux|y[6]~17_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & (\exe_stage|call_sub|y[29]~34_combout  & !\exe_stage|call_sub|y[6]~49_combout )) ) ) ) # ( !\id_stage|forwarding_db|Mux25~12_combout  & ( 
// !\mem_stage|mem_out_mux|y[6]~17_combout  ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[29]~34_combout ),
	.datad(!\exe_stage|call_sub|y[6]~49_combout ),
	.datae(!\id_stage|forwarding_db|Mux25~12_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux25~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux25~10 .lut_mask = 64'hFFFF0300FFFFABAA;
defparam \id_stage|forwarding_db|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N44
dffeas \de_reg|eb[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux25~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[6] .is_wysiwyg = "true";
defparam \de_reg|eb[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~29 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~29_sumout  = SUM(( \de_reg|ea [7] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [7])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [7]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~26  ))
// \exe_stage|agorithm_logic_unit|Add0~30  = CARRY(( \de_reg|ea [7] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & (!\de_reg|eb [7])) # (\de_reg|ealuimm~q  & ((!\de_reg|eimm [7]))))) ) + ( \exe_stage|agorithm_logic_unit|Add0~26  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [7]),
	.datad(!\de_reg|ea [7]),
	.datae(gnd),
	.dataf(!\de_reg|eimm [7]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~29_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~29 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~29 .lut_mask = 64'h0000A695000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[7]~55 (
// Equation(s):
// \exe_stage|call_sub|y[7]~55_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|Add0~29_sumout  & ( ((\exe_stage|call_sub|y[4]~38_combout  & \de_reg|ea [7])) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( 
// !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|Add0~29_sumout  & ( \exe_stage|call_sub|y[4]~39_combout  ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~29_sumout  & ( 
// (\exe_stage|call_sub|y[4]~38_combout  & \de_reg|ea [7]) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[4]~38_combout ),
	.datac(!\de_reg|ea [7]),
	.datad(gnd),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[7]~55 .extended_lut = "off";
defparam \exe_stage|call_sub|y[7]~55 .lut_mask = 64'h0000030355555757;
defparam \exe_stage|call_sub|y[7]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~21 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~21_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~30_combout  & ( (\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout  
// & ( (!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~21 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~21 .lut_mask = 64'hBBBBBBBB11111111;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~20 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~20_combout  = ( !\de_reg|ea [2] & ( (\de_reg|ea [3] & \exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ea [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~20 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~20 .lut_mask = 64'h000F000F00000000;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~19 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~19_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (!\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( (\de_reg|ealuimm~q  & (\de_reg|eimm [16] & !\de_reg|ea [3])) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~19 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~19 .lut_mask = 64'h05008D002700AF00;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~51 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  = ( \de_reg|eimm [16] & ( ((\de_reg|ea [3] & \de_reg|eb [31])) # (\de_reg|ealuimm~q ) ) ) # ( !\de_reg|eimm [16] & ( (\de_reg|ea [3] & (\de_reg|eb [31] & !\de_reg|ealuimm~q )) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|eb [31]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~51 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~51 .lut_mask = 64'h0300030003FF03FF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~52 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & ((\de_reg|ea [3]) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((!\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~35_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~52 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~52 .lut_mask = 64'hFF00F7007F007700;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[7]~52 (
// Equation(s):
// \exe_stage|call_sub|y[7]~52_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~19_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & ( (!\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ))) # (\de_reg|ealuc 
// [3] & (\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & ( (!\de_reg|ealuc [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) # (\de_reg|ealuc [3] & (((\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~19_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & ( ((\de_reg|ealuc [3] & \exe_stage|alu_b|y[31]~15_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout 
// )))) # (\de_reg|ealuc [3] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\exe_stage|alu_b|y[31]~15_combout )))) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[7]~52 .extended_lut = "off";
defparam \exe_stage|call_sub|y[7]~52 .lut_mask = 64'h057705FF052205AA;
defparam \exe_stage|call_sub|y[7]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[7]~53 (
// Equation(s):
// \exe_stage|call_sub|y[7]~53_combout  = ( \exe_stage|call_sub|y[6]~28_combout  & ( \exe_stage|call_sub|y[7]~52_combout  & ( (!\exe_stage|call_sub|y[6]~27_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout )) # 
// (\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[6]~28_combout  & ( \exe_stage|call_sub|y[7]~52_combout  & ( (!\exe_stage|call_sub|y[6]~27_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~21_combout ) ) ) ) # ( \exe_stage|call_sub|y[6]~28_combout  & ( !\exe_stage|call_sub|y[7]~52_combout  & ( (!\exe_stage|call_sub|y[6]~27_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout )) # 
// (\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[6]~28_combout  & ( !\exe_stage|call_sub|y[7]~52_combout  & ( (\exe_stage|call_sub|y[6]~27_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~21_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~32_combout ),
	.datab(!\exe_stage|call_sub|y[6]~27_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~21_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~31_combout ),
	.datae(!\exe_stage|call_sub|y[6]~28_combout ),
	.dataf(!\exe_stage|call_sub|y[7]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[7]~53 .extended_lut = "off";
defparam \exe_stage|call_sub|y[7]~53 .lut_mask = 64'h03034477CFCF4477;
defparam \exe_stage|call_sub|y[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~11_combout  = ( \exe_stage|call_sub|y[7]~53_combout  & ( (!\em_reg|malu [7] & (\exe_stage|call_sub|y[4]~31_combout  & ((\id_stage|forwarding_db|Mux31~1_combout )))) # (\em_reg|malu [7] & (((\exe_stage|call_sub|y[4]~31_combout 
//  & \id_stage|forwarding_db|Mux31~1_combout )) # (\id_stage|forwarding_db|Mux31~0_combout ))) ) ) # ( !\exe_stage|call_sub|y[7]~53_combout  & ( (\em_reg|malu [7] & \id_stage|forwarding_db|Mux31~0_combout ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\exe_stage|call_sub|y[4]~31_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[7]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~11 .lut_mask = 64'h0505050505370537;
defparam \id_stage|forwarding_db|Mux24~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \mw_reg|walu[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[7] .is_wysiwyg = "true";
defparam \mw_reg|walu[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N15
cyclonev_lcell_comb \wb_stage|y[7]~23 (
// Equation(s):
// \wb_stage|y[7]~23_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|walu [7] & ( \mw_reg|wmo [7] ) ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [7] ) ) # ( \mw_reg|wm2reg~q  & ( !\mw_reg|walu [7] & ( \mw_reg|wmo [7] ) ) )

	.dataa(!\mw_reg|wmo [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|walu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[7]~23 .extended_lut = "off";
defparam \wb_stage|y[7]~23 .lut_mask = 64'h00005555FFFF5555;
defparam \wb_stage|y[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \id_stage|rf|register[15][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N32
dffeas \id_stage|rf|register[13][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N38
dffeas \id_stage|rf|register[14][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \id_stage|rf|register[12][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~8_combout  = ( \id_stage|rf|register[14][7]~q  & ( \id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][7]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][7]~q ))) ) ) ) # ( !\id_stage|rf|register[14][7]~q  & ( \id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[13][7]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][7]~q  & ((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[14][7]~q  & ( !\id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[13][7]~q  & \inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|rf|register[15][7]~q ))) ) ) ) # ( !\id_stage|rf|register[14][7]~q  & ( !\id_stage|rf|register[12][7]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][7]~q ))) # (\inst_reg|inst [17] 
// & (\id_stage|rf|register[15][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[15][7]~q ),
	.datac(!\id_stage|rf|register[13][7]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[14][7]~q ),
	.dataf(!\id_stage|rf|register[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~8 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \id_stage|forwarding_db|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N4
dffeas \id_stage|rf|register[1][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \id_stage|rf|register[2][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N14
dffeas \id_stage|rf|register[6][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N2
dffeas \id_stage|rf|register[7][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \id_stage|rf|register[5][7]~feeder (
// Equation(s):
// \id_stage|rf|register[5][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N56
dffeas \id_stage|rf|register[5][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N27
cyclonev_lcell_comb \id_stage|rf|register[4][7]~feeder (
// Equation(s):
// \id_stage|rf|register[4][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \id_stage|rf|register[4][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~5_combout  = ( \id_stage|rf|register[5][7]~q  & ( \id_stage|rf|register[4][7]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][7]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][7]~q 
// )))) ) ) ) # ( !\id_stage|rf|register[5][7]~q  & ( \id_stage|rf|register[4][7]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[6][7]~q )))) # (\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[7][7]~q 
// )))) ) ) ) # ( \id_stage|rf|register[5][7]~q  & ( !\id_stage|rf|register[4][7]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[6][7]~q ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[7][7]~q )))) 
// ) ) ) # ( !\id_stage|rf|register[5][7]~q  & ( !\id_stage|rf|register[4][7]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][7]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][7]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[6][7]~q ),
	.datad(!\id_stage|rf|register[7][7]~q ),
	.datae(!\id_stage|rf|register[5][7]~q ),
	.dataf(!\id_stage|rf|register[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N26
dffeas \id_stage|rf|register[3][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~6_combout  = ( \id_stage|forwarding_db|Mux24~5_combout  & ( \id_stage|rf|register[3][7]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|rf|register[1][7]~q ))) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|rf|register[2][7]~q ) # (\id_stage|forwarding_db|Mux17~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~5_combout  & ( \id_stage|rf|register[3][7]~q  & ( 
// (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][7]~q  & (\id_stage|forwarding_db|Mux17~3_combout ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|rf|register[2][7]~q ) # (\id_stage|forwarding_db|Mux17~3_combout )))) ) 
// ) ) # ( \id_stage|forwarding_db|Mux24~5_combout  & ( !\id_stage|rf|register[3][7]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|rf|register[1][7]~q ))) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout  & \id_stage|rf|register[2][7]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~5_combout  & ( !\id_stage|rf|register[3][7]~q  & ( 
// (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][7]~q  & (\id_stage|forwarding_db|Mux17~3_combout ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (((!\id_stage|forwarding_db|Mux17~3_combout  & \id_stage|rf|register[2][7]~q )))) ) ) 
// )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|rf|register[1][7]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|rf|register[2][7]~q ),
	.datae(!\id_stage|forwarding_db|Mux24~5_combout ),
	.dataf(!\id_stage|rf|register[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~6 .lut_mask = 64'h0252A2F20757A7F7;
defparam \id_stage|forwarding_db|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N38
dffeas \id_stage|rf|register[10][7]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][7]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \id_stage|rf|register[9][7]~feeder (
// Equation(s):
// \id_stage|rf|register[9][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[9][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N56
dffeas \id_stage|rf|register[9][7]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][7]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N21
cyclonev_lcell_comb \id_stage|rf|register[8][7]~feeder (
// Equation(s):
// \id_stage|rf|register[8][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N22
dffeas \id_stage|rf|register[8][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N50
dffeas \id_stage|rf|register[11][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~7_combout  = ( \id_stage|rf|register[8][7]~q  & ( \id_stage|rf|register[11][7]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[9][7]~DUPLICATE_q )))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16])) # (\id_stage|rf|register[10][7]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[8][7]~q  & ( \id_stage|rf|register[11][7]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & \id_stage|rf|register[9][7]~DUPLICATE_q )))) # (\inst_reg|inst [17] & 
// (((\inst_reg|inst [16])) # (\id_stage|rf|register[10][7]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[8][7]~q  & ( !\id_stage|rf|register[11][7]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[9][7]~DUPLICATE_q )))) # 
// (\inst_reg|inst [17] & (\id_stage|rf|register[10][7]~DUPLICATE_q  & (!\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[8][7]~q  & ( !\id_stage|rf|register[11][7]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16] & 
// \id_stage|rf|register[9][7]~DUPLICATE_q )))) # (\inst_reg|inst [17] & (\id_stage|rf|register[10][7]~DUPLICATE_q  & (!\inst_reg|inst [16]))) ) ) )

	.dataa(!\id_stage|rf|register[10][7]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[9][7]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[8][7]~q ),
	.dataf(!\id_stage|rf|register[11][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~7 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \id_stage|forwarding_db|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N35
dffeas \id_stage|rf|register[21][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N37
dffeas \id_stage|rf|register[25][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N14
dffeas \id_stage|rf|register[29][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N14
dffeas \id_stage|rf|register[17][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~1_combout  = ( \id_stage|rf|register[29][7]~q  & ( \id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[25][7]~q )))) # (\inst_reg|inst [18] & (((\inst_reg|inst [19])) 
// # (\id_stage|rf|register[21][7]~q ))) ) ) ) # ( !\id_stage|rf|register[29][7]~q  & ( \id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[25][7]~q )))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[21][7]~q  & ((!\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[29][7]~q  & ( !\id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[25][7]~q  & \inst_reg|inst [19])))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19])) # (\id_stage|rf|register[21][7]~q ))) ) ) ) # ( !\id_stage|rf|register[29][7]~q  & ( !\id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[25][7]~q  & \inst_reg|inst [19])))) # (\inst_reg|inst [18] 
// & (\id_stage|rf|register[21][7]~q  & ((!\inst_reg|inst [19])))) ) ) )

	.dataa(!\id_stage|rf|register[21][7]~q ),
	.datab(!\id_stage|rf|register[25][7]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[29][7]~q ),
	.dataf(!\id_stage|rf|register[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~1 .lut_mask = 64'h0530053FF530F53F;
defparam \id_stage|forwarding_db|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N47
dffeas \id_stage|rf|register[30][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \id_stage|rf|register[22][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \id_stage|rf|register[26][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N6
cyclonev_lcell_comb \id_stage|rf|register[18][7]~feeder (
// Equation(s):
// \id_stage|rf|register[18][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \id_stage|rf|register[18][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~2_combout  = ( \id_stage|rf|register[26][7]~q  & ( \id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][7]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[30][7]~q ))) ) ) ) # ( !\id_stage|rf|register[26][7]~q  & ( \id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[22][7]~q ))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[30][7]~q )))) ) ) ) # ( \id_stage|rf|register[26][7]~q  & ( !\id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[22][7]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[30][7]~q )))) ) ) ) # ( !\id_stage|rf|register[26][7]~q  & ( !\id_stage|rf|register[18][7]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[22][7]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[30][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[30][7]~q ),
	.datad(!\id_stage|rf|register[22][7]~q ),
	.datae(!\id_stage|rf|register[26][7]~q ),
	.dataf(!\id_stage|rf|register[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~2 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N37
dffeas \id_stage|rf|register[27][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N2
dffeas \id_stage|rf|register[31][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N56
dffeas \id_stage|rf|register[19][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N32
dffeas \id_stage|rf|register[23][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~3_combout  = ( \id_stage|rf|register[19][7]~q  & ( \id_stage|rf|register[23][7]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][7]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[31][7]~q )))) ) ) ) # ( !\id_stage|rf|register[19][7]~q  & ( \id_stage|rf|register[23][7]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][7]~q 
// )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][7]~q ))))) ) ) ) # ( \id_stage|rf|register[19][7]~q  & ( !\id_stage|rf|register[23][7]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[27][7]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][7]~q ))))) ) ) ) # ( !\id_stage|rf|register[19][7]~q  & ( !\id_stage|rf|register[23][7]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[27][7]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[31][7]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[27][7]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[31][7]~q ),
	.datae(!\id_stage|rf|register[19][7]~q ),
	.dataf(!\id_stage|rf|register[23][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \id_stage|forwarding_db|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N41
dffeas \id_stage|rf|register[28][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N20
dffeas \id_stage|rf|register[24][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N2
dffeas \id_stage|rf|register[16][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \id_stage|rf|register[20][7]~feeder (
// Equation(s):
// \id_stage|rf|register[20][7]~feeder_combout  = ( \wb_stage|y[7]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][7]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N20
dffeas \id_stage|rf|register[20][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~0_combout  = ( \id_stage|rf|register[16][7]~q  & ( \id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][7]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][7]~q ))) ) ) ) # ( !\id_stage|rf|register[16][7]~q  & ( \id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[24][7]~q )))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19])) 
// # (\id_stage|rf|register[28][7]~q ))) ) ) ) # ( \id_stage|rf|register[16][7]~q  & ( !\id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[24][7]~q )))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][7]~q  & (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[16][7]~q  & ( !\id_stage|rf|register[20][7]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][7]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[28][7]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[24][7]~q ),
	.datae(!\id_stage|rf|register[16][7]~q ),
	.dataf(!\id_stage|rf|register[20][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \id_stage|forwarding_db|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~4_combout  = ( \id_stage|forwarding_db|Mux24~3_combout  & ( \id_stage|forwarding_db|Mux24~0_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux24~2_combout )))) # (\inst_reg|inst [16] 
// & (((\id_stage|forwarding_db|Mux24~1_combout )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~3_combout  & ( \id_stage|forwarding_db|Mux24~0_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # 
// ((\id_stage|forwarding_db|Mux24~2_combout )))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux24~1_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux24~3_combout  & ( !\id_stage|forwarding_db|Mux24~0_combout  & ( 
// (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux24~2_combout )))) # (\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux24~1_combout )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~3_combout  & ( 
// !\id_stage|forwarding_db|Mux24~0_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux24~2_combout )))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux24~1_combout ))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux24~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux24~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux24~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_db|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~9_combout  = ( \id_stage|forwarding_db|Mux24~7_combout  & ( \id_stage|forwarding_db|Mux24~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux24~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux24~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~7_combout  & ( \id_stage|forwarding_db|Mux24~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux24~6_combout ))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux24~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux24~7_combout  & ( !\id_stage|forwarding_db|Mux24~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux24~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux24~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux24~7_combout  & ( !\id_stage|forwarding_db|Mux24~4_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux24~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux24~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux24~8_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux24~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux24~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_db|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~12_combout  = ( \id_stage|forwarding_db|Mux24~9_combout  & ( (!\id_stage|forwarding_db|Mux17~2_combout  & (!\id_stage|forwarding_db|Mux24~11_combout  & ((!\id_stage|forwarding_db|Mux31~1_combout ) # 
// (!\exe_stage|call_sub|y[7]~55_combout )))) ) ) # ( !\id_stage|forwarding_db|Mux24~9_combout  & ( (!\id_stage|forwarding_db|Mux24~11_combout  & ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[7]~55_combout ))) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\exe_stage|call_sub|y[7]~55_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux24~11_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~12 .lut_mask = 64'hEE00EE00E000E000;
defparam \id_stage|forwarding_db|Mux24~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux24~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux24~10_combout  = ( \mem_stage|mem_out_mux|y[7]~30_combout  & ( \id_stage|forwarding_db|Mux24~12_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # ((\id_stage|forwarding_db|Mux31~1_combout  & 
// (!\exe_stage|call_sub|y[7]~54_combout  & \exe_stage|call_sub|y[29]~34_combout ))) ) ) ) # ( !\mem_stage|mem_out_mux|y[7]~30_combout  & ( \id_stage|forwarding_db|Mux24~12_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & 
// (!\exe_stage|call_sub|y[7]~54_combout  & \exe_stage|call_sub|y[29]~34_combout )) ) ) ) # ( \mem_stage|mem_out_mux|y[7]~30_combout  & ( !\id_stage|forwarding_db|Mux24~12_combout  ) ) # ( !\mem_stage|mem_out_mux|y[7]~30_combout  & ( 
// !\id_stage|forwarding_db|Mux24~12_combout  ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\exe_stage|call_sub|y[7]~54_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\exe_stage|call_sub|y[29]~34_combout ),
	.datae(!\mem_stage|mem_out_mux|y[7]~30_combout ),
	.dataf(!\id_stage|forwarding_db|Mux24~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux24~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux24~10 .lut_mask = 64'hFFFFFFFF0044F0F4;
defparam \id_stage|forwarding_db|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \de_reg|eb[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux24~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[7] .is_wysiwyg = "true";
defparam \de_reg|eb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~67 (
// Equation(s):
// \exe_stage|call_sub|y[8]~67_combout  = ( \exe_stage|alu_b|y[8]~9_combout  & ( \exe_stage|agorithm_logic_unit|Add0~33_sumout  & ( (!\exe_stage|call_sub|y[4]~39_combout  & (!\exe_stage|call_sub|y[8]~66_combout  & ((!\exe_stage|call_sub|y[4]~38_combout ) # 
// (!\de_reg|ea [8])))) ) ) ) # ( !\exe_stage|alu_b|y[8]~9_combout  & ( \exe_stage|agorithm_logic_unit|Add0~33_sumout  & ( (!\exe_stage|call_sub|y[4]~39_combout  & ((!\de_reg|ea [8]) # (!\exe_stage|call_sub|y[8]~66_combout ))) ) ) ) # ( 
// \exe_stage|alu_b|y[8]~9_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~33_sumout  & ( (!\exe_stage|call_sub|y[8]~66_combout  & ((!\exe_stage|call_sub|y[4]~38_combout ) # (!\de_reg|ea [8]))) ) ) ) # ( !\exe_stage|alu_b|y[8]~9_combout  & ( 
// !\exe_stage|agorithm_logic_unit|Add0~33_sumout  & ( (!\de_reg|ea [8]) # (!\exe_stage|call_sub|y[8]~66_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\de_reg|ea [8]),
	.datad(!\exe_stage|call_sub|y[8]~66_combout ),
	.datae(!\exe_stage|alu_b|y[8]~9_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~67 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~67 .lut_mask = 64'hFFF0FA00CCC0C800;
defparam \exe_stage|call_sub|y[8]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~18 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout  = ( !\de_reg|ea [1] & ( \de_reg|ealuimm~q  & ( (\de_reg|eimm [0] & !\de_reg|ea [0]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|ealuimm~q  & ( (!\de_reg|ea [0] & \de_reg|eb [0]) ) ) )

	.dataa(!\de_reg|eimm [0]),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|eb [0]),
	.datad(gnd),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~18 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~18 .lut_mask = 64'h0C0C000044440000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~27 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout )))) # (\de_reg|ea [3] & (!\de_reg|ea [2] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea [2] & ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout )))) # (\de_reg|ea [3] & (!\de_reg|ea 
// [2] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ))) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~27 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~27 .lut_mask = 64'h26042604AE8CAE8C;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~65 (
// Equation(s):
// \exe_stage|call_sub|y[8]~65_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout  & ( \exe_stage|call_sub|y[8]~64_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\exe_stage|call_sub|y[8]~64_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~65 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~65 .lut_mask = 64'h0000000000FF00FF;
defparam \exe_stage|call_sub|y[8]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~60 (
// Equation(s):
// \exe_stage|call_sub|y[8]~60_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ealuimm~q  & (((\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout )))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout  & !\de_reg|ea [2])))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~6_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~60 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~60 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \exe_stage|call_sub|y[8]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~7 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~7_combout  = ( \de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~1_combout  ) ) # ( !\de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~2_combout  ) )

	.dataa(gnd),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout ),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ),
	.datae(!\de_reg|ea [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~7 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~7 .lut_mask = 64'h333300FF333300FF;
defparam \exe_stage|agorithm_logic_unit|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N33
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~22 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~22_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (!\de_reg|ea [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (\de_reg|ealuimm~q  & (!\de_reg|ea [3] & \de_reg|eimm [16])) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ea [3]),
	.datad(!\de_reg|eimm [16]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~22 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~22 .lut_mask = 64'h005080D02070A0F0;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~53 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~53_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & ((\de_reg|ea [3]) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((!\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((\de_reg|ea [3]) # (\de_reg|ea [2])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [2]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~53 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~53 .lut_mask = 64'hF0F070F0D0F050F0;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~59 (
// Equation(s):
// \exe_stage|call_sub|y[8]~59_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~22_combout )) # (\de_reg|ealuc [3] & 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (\de_reg|ealuc [3] & \exe_stage|alu_b|y[31]~15_combout ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~22_combout ),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~59 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~59 .lut_mask = 64'h0505050577227722;
defparam \exe_stage|call_sub|y[8]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~62 (
// Equation(s):
// \exe_stage|call_sub|y[8]~62_combout  = ( \exe_stage|call_sub|y[8]~57_combout  & ( \exe_stage|call_sub|y[8]~59_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & ((\exe_stage|call_sub|y[8]~58_combout ) # (\exe_stage|call_sub|y[8]~60_combout ))) ) ) ) # ( 
// !\exe_stage|call_sub|y[8]~57_combout  & ( \exe_stage|call_sub|y[8]~59_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[8]~58_combout  & \exe_stage|agorithm_logic_unit|Mux31~7_combout )) ) ) ) # ( 
// \exe_stage|call_sub|y[8]~57_combout  & ( !\exe_stage|call_sub|y[8]~59_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[8]~60_combout  & !\exe_stage|call_sub|y[8]~58_combout )) ) ) ) # ( !\exe_stage|call_sub|y[8]~57_combout  & ( 
// !\exe_stage|call_sub|y[8]~59_combout  & ( (\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[8]~58_combout  & \exe_stage|agorithm_logic_unit|Mux31~7_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[8]~61_combout ),
	.datab(!\exe_stage|call_sub|y[8]~60_combout ),
	.datac(!\exe_stage|call_sub|y[8]~58_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux31~7_combout ),
	.datae(!\exe_stage|call_sub|y[8]~57_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~62 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~62 .lut_mask = 64'h0005101000051515;
defparam \exe_stage|call_sub|y[8]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~12_combout  = ( !\exe_stage|call_sub|y[8]~62_combout  & ( (\exe_stage|call_sub|y[8]~67_combout  & (!\exe_stage|call_sub|y[8]~65_combout  & ((!\exe_stage|agorithm_logic_unit|s~0_combout ) # 
// (!\exe_stage|call_sub|y[8]~63_combout )))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~0_combout ),
	.datab(!\exe_stage|call_sub|y[8]~63_combout ),
	.datac(!\exe_stage|call_sub|y[8]~67_combout ),
	.datad(!\exe_stage|call_sub|y[8]~65_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~12 .lut_mask = 64'h0E000E0000000000;
defparam \id_stage|forwarding_da|Mux23~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N53
dffeas \mw_reg|walu[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[8] .is_wysiwyg = "true";
defparam \mw_reg|walu[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N42
cyclonev_lcell_comb \wb_stage|y[8]~31 (
// Equation(s):
// \wb_stage|y[8]~31_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|walu [8] & ( \mw_reg|wmo [8] ) ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [8] ) ) # ( \mw_reg|wm2reg~q  & ( !\mw_reg|walu [8] & ( \mw_reg|wmo [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [8]),
	.datad(gnd),
	.datae(!\mw_reg|wm2reg~q ),
	.dataf(!\mw_reg|walu [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[8]~31 .extended_lut = "off";
defparam \wb_stage|y[8]~31 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \wb_stage|y[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N50
dffeas \id_stage|rf|register[13][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N54
cyclonev_lcell_comb \id_stage|rf|register[15][8]~feeder (
// Equation(s):
// \id_stage|rf|register[15][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[15][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[15][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[15][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[15][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N55
dffeas \id_stage|rf|register[15][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \id_stage|rf|register[14][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N43
dffeas \id_stage|rf|register[12][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~8_combout  = ( \id_stage|rf|register[14][8]~q  & ( \id_stage|rf|register[12][8]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][8]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[15][8]~q )))) ) ) ) # ( !\id_stage|rf|register[14][8]~q  & ( \id_stage|rf|register[12][8]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][8]~q )) # 
// (\inst_reg|inst [22] & ((\id_stage|rf|register[15][8]~q ))))) ) ) ) # ( \id_stage|rf|register[14][8]~q  & ( !\id_stage|rf|register[12][8]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[13][8]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][8]~q ))))) ) ) ) # ( !\id_stage|rf|register[14][8]~q  & ( !\id_stage|rf|register[12][8]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[13][8]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][8]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[13][8]~q ),
	.datad(!\id_stage|rf|register[15][8]~q ),
	.datae(!\id_stage|rf|register[14][8]~q ),
	.dataf(!\id_stage|rf|register[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N32
dffeas \id_stage|rf|register[11][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N50
dffeas \id_stage|rf|register[10][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \id_stage|rf|register[8][8]~feeder (
// Equation(s):
// \id_stage|rf|register[8][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N10
dffeas \id_stage|rf|register[8][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N26
dffeas \id_stage|rf|register[9][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~7_combout  = ( \id_stage|rf|register[8][8]~q  & ( \id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][8]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][8]~q ))) ) ) ) # ( !\id_stage|rf|register[8][8]~q  & ( \id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][8]~q ))) # 
// (\inst_reg|inst [21] & (\id_stage|rf|register[11][8]~q )))) ) ) ) # ( \id_stage|rf|register[8][8]~q  & ( !\id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][8]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][8]~q )))) ) ) ) # ( !\id_stage|rf|register[8][8]~q  & ( !\id_stage|rf|register[9][8]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][8]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][8]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[11][8]~q ),
	.datad(!\id_stage|rf|register[10][8]~q ),
	.datae(!\id_stage|rf|register[8][8]~q ),
	.dataf(!\id_stage|rf|register[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~7 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \id_stage|rf|register[2][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N20
dffeas \id_stage|rf|register[3][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N34
dffeas \id_stage|rf|register[1][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N37
dffeas \id_stage|rf|register[6][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N37
dffeas \id_stage|rf|register[5][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \id_stage|rf|register[4][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N14
dffeas \id_stage|rf|register[7][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~5_combout  = ( \id_stage|rf|register[4][8]~q  & ( \id_stage|rf|register[7][8]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[6][8]~q )))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[5][8]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[4][8]~q  & ( \id_stage|rf|register[7][8]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[6][8]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[5][8]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[4][8]~q  & ( !\id_stage|rf|register[7][8]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[6][8]~q )))) # (\inst_reg|inst [21] & 
// (!\inst_reg|inst [22] & ((\id_stage|rf|register[5][8]~q )))) ) ) ) # ( !\id_stage|rf|register[4][8]~q  & ( !\id_stage|rf|register[7][8]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[6][8]~q ))) # (\inst_reg|inst [21] & 
// (!\inst_reg|inst [22] & ((\id_stage|rf|register[5][8]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[6][8]~q ),
	.datad(!\id_stage|rf|register[5][8]~q ),
	.datae(!\id_stage|rf|register[4][8]~q ),
	.dataf(!\id_stage|rf|register[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_da|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~6_combout  = ( \id_stage|rf|register[1][8]~q  & ( \id_stage|forwarding_da|Mux23~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][8]~q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][8]~q )))) ) ) ) # ( !\id_stage|rf|register[1][8]~q  & ( \id_stage|forwarding_da|Mux23~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][8]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][8]~q ))))) 
// ) ) ) # ( \id_stage|rf|register[1][8]~q  & ( !\id_stage|forwarding_da|Mux23~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][8]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][8]~q ))))) ) ) ) # ( !\id_stage|rf|register[1][8]~q  & ( !\id_stage|forwarding_da|Mux23~5_combout  & ( 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][8]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][8]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[2][8]~q ),
	.datad(!\id_stage|rf|register[3][8]~q ),
	.datae(!\id_stage|rf|register[1][8]~q ),
	.dataf(!\id_stage|forwarding_da|Mux23~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \id_stage|rf|register[31][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \id_stage|rf|register[19][8]~feeder (
// Equation(s):
// \id_stage|rf|register[19][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N2
dffeas \id_stage|rf|register[19][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \id_stage|rf|register[23][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N10
dffeas \id_stage|rf|register[27][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~3_combout  = ( \id_stage|rf|register[23][8]~q  & ( \id_stage|rf|register[27][8]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[19][8]~q ) # (\inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24])) # (\id_stage|rf|register[31][8]~q ))) ) ) ) # ( !\id_stage|rf|register[23][8]~q  & ( \id_stage|rf|register[27][8]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[19][8]~q ) # (\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[31][8]~q  & (\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[23][8]~q  & ( !\id_stage|rf|register[27][8]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[19][8]~q 
// )))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[31][8]~q ))) ) ) ) # ( !\id_stage|rf|register[23][8]~q  & ( !\id_stage|rf|register[27][8]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24] & 
// \id_stage|rf|register[19][8]~q )))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][8]~q  & (\inst_reg|inst [24]))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[31][8]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[19][8]~q ),
	.datae(!\id_stage|rf|register[23][8]~q ),
	.dataf(!\id_stage|rf|register[27][8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \id_stage|forwarding_da|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \id_stage|rf|register[18][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \id_stage|rf|register[30][8]~feeder (
// Equation(s):
// \id_stage|rf|register[30][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[30][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[30][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[30][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[30][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N32
dffeas \id_stage|rf|register[30][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N49
dffeas \id_stage|rf|register[22][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \id_stage|rf|register[26][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~2_combout  = ( \id_stage|rf|register[22][8]~DUPLICATE_q  & ( \id_stage|rf|register[26][8]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][8]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[30][8]~q )))) ) ) ) # ( !\id_stage|rf|register[22][8]~DUPLICATE_q  & ( \id_stage|rf|register[26][8]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[18][8]~q ))) # 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[30][8]~q )))) ) ) ) # ( \id_stage|rf|register[22][8]~DUPLICATE_q  & ( !\id_stage|rf|register[26][8]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[18][8]~q )) # 
// (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] & ((\id_stage|rf|register[30][8]~q )))) ) ) ) # ( !\id_stage|rf|register[22][8]~DUPLICATE_q  & ( !\id_stage|rf|register[26][8]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & 
// (\id_stage|rf|register[18][8]~q ))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] & ((\id_stage|rf|register[30][8]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[18][8]~q ),
	.datad(!\id_stage|rf|register[30][8]~q ),
	.datae(!\id_stage|rf|register[22][8]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_da|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N26
dffeas \id_stage|rf|register[20][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N14
dffeas \id_stage|rf|register[16][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N56
dffeas \id_stage|rf|register[24][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N51
cyclonev_lcell_comb \id_stage|rf|register[28][8]~feeder (
// Equation(s):
// \id_stage|rf|register[28][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N53
dffeas \id_stage|rf|register[28][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~0_combout  = ( \id_stage|rf|register[24][8]~q  & ( \id_stage|rf|register[28][8]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][8]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][8]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[24][8]~q  & ( \id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][8]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][8]~q )))) # 
// (\inst_reg|inst [24] & (\inst_reg|inst [23])) ) ) ) # ( \id_stage|rf|register[24][8]~q  & ( !\id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][8]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[20][8]~q )))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23])) ) ) ) # ( !\id_stage|rf|register[24][8]~q  & ( !\id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][8]~q ))) 
// # (\inst_reg|inst [23] & (\id_stage|rf|register[20][8]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[20][8]~q ),
	.datad(!\id_stage|rf|register[16][8]~q ),
	.datae(!\id_stage|rf|register[24][8]~q ),
	.dataf(!\id_stage|rf|register[28][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N50
dffeas \id_stage|rf|register[29][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N44
dffeas \id_stage|rf|register[17][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\wb_stage|y[8]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N38
dffeas \id_stage|rf|register[25][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \id_stage|rf|register[21][8]~feeder (
// Equation(s):
// \id_stage|rf|register[21][8]~feeder_combout  = ( \wb_stage|y[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[21][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[21][8]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[21][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[21][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N14
dffeas \id_stage|rf|register[21][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~1_combout  = ( \id_stage|rf|register[25][8]~q  & ( \id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24]) # (\id_stage|rf|register[17][8]~q )))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24])) 
// # (\id_stage|rf|register[29][8]~q ))) ) ) ) # ( !\id_stage|rf|register[25][8]~q  & ( \id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[17][8]~q  & !\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((!\inst_reg|inst 
// [24])) # (\id_stage|rf|register[29][8]~q ))) ) ) ) # ( \id_stage|rf|register[25][8]~q  & ( !\id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24]) # (\id_stage|rf|register[17][8]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][8]~q  & ((\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[25][8]~q  & ( !\id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[17][8]~q  & !\inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][8]~q  & ((\inst_reg|inst [24])))) ) ) )

	.dataa(!\id_stage|rf|register[29][8]~q ),
	.datab(!\id_stage|rf|register[17][8]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[25][8]~q ),
	.dataf(!\id_stage|rf|register[21][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~1 .lut_mask = 64'h300530F53F053FF5;
defparam \id_stage|forwarding_da|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~4_combout  = ( \id_stage|forwarding_da|Mux23~0_combout  & ( \id_stage|forwarding_da|Mux23~1_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux23~2_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux23~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux23~0_combout  & ( \id_stage|forwarding_da|Mux23~1_combout  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux23~2_combout )))) # 
// (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux23~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux23~0_combout  & ( !\id_stage|forwarding_da|Mux23~1_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|forwarding_da|Mux23~2_combout )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux23~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux23~0_combout  & ( !\id_stage|forwarding_da|Mux23~1_combout  & ( 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux23~2_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux23~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux23~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux23~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux23~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~9_combout  = ( \id_stage|forwarding_da|Mux23~6_combout  & ( \id_stage|forwarding_da|Mux23~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux23~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux23~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux23~6_combout  & ( \id_stage|forwarding_da|Mux23~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # (\id_stage|forwarding_da|Mux23~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux23~8_combout  & 
// ((\id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux23~6_combout  & ( !\id_stage|forwarding_da|Mux23~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux23~7_combout  & 
// \id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux23~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux23~6_combout  & ( 
// !\id_stage|forwarding_da|Mux23~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux23~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux23~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux23~8_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux23~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux23~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~9 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_da|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~11_combout  = ( \id_stage|forwarding_da|Mux12~1_combout  & ( \id_stage|forwarding_da|Mux23~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( !\id_stage|forwarding_da|Mux12~1_combout  & ( 
// \id_stage|forwarding_da|Mux23~9_combout  & ( ((!\id_stage|forwarding_da|Mux12~2_combout  & (\id_stage|forwarding_da|Mux12~0_combout  & \em_reg|malu [8]))) # (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~1_combout  & ( 
// !\id_stage|forwarding_da|Mux23~9_combout  & ( (!\id_stage|forwarding_da|Mux12~2_combout  & (\id_stage|forwarding_da|Mux12~0_combout  & \em_reg|malu [8])) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\em_reg|malu [8]),
	.datad(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux23~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~11 .lut_mask = 64'h0202000002FF00FF;
defparam \id_stage|forwarding_da|Mux23~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux23~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux23~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [8] & ( \id_stage|forwarding_da|Mux23~11_combout  ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [8] & ( 
// \id_stage|forwarding_da|Mux23~11_combout  ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [8] & ( !\id_stage|forwarding_da|Mux23~11_combout  & ( (!\id_stage|forwarding_da|Mux26~0_combout  & (\id_stage|forwarding_da|Mux26~2_combout  & 
// ((!\em_reg|malu [7])))) # (\id_stage|forwarding_da|Mux26~0_combout  & ((!\id_stage|forwarding_da|Mux23~12_combout ) # ((\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7])))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [8] 
// & ( !\id_stage|forwarding_da|Mux23~11_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & !\id_stage|forwarding_da|Mux23~12_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datac(!\id_stage|forwarding_da|Mux23~12_combout ),
	.datad(!\em_reg|malu [7]),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\id_stage|forwarding_da|Mux23~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux23~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux23~10 .lut_mask = 64'h50507350FFFFFFFF;
defparam \id_stage|forwarding_da|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N38
dffeas \de_reg|ea[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux23~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [8]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[8] .is_wysiwyg = "true";
defparam \de_reg|ea[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~0_combout  = !\de_reg|ea [8] $ (!\exe_stage|alu_b|y[8]~9_combout )

	.dataa(!\de_reg|ea [8]),
	.datab(gnd),
	.datac(!\exe_stage|alu_b|y[8]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \exe_stage|agorithm_logic_unit|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[8]~68 (
// Equation(s):
// \exe_stage|call_sub|y[8]~68_combout  = ( \exe_stage|call_sub|y[8]~62_combout  ) # ( !\exe_stage|call_sub|y[8]~62_combout  & ( ((!\exe_stage|call_sub|y[8]~67_combout ) # ((\exe_stage|agorithm_logic_unit|s~0_combout  & \exe_stage|call_sub|y[8]~63_combout 
// ))) # (\exe_stage|call_sub|y[8]~65_combout ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~0_combout ),
	.datab(!\exe_stage|call_sub|y[8]~63_combout ),
	.datac(!\exe_stage|call_sub|y[8]~65_combout ),
	.datad(!\exe_stage|call_sub|y[8]~67_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[8]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[8]~68 .extended_lut = "off";
defparam \exe_stage|call_sub|y[8]~68 .lut_mask = 64'hFF1FFF1FFFFFFFFF;
defparam \exe_stage|call_sub|y[8]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \em_reg|malu[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[8]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[8] .is_wysiwyg = "true";
defparam \em_reg|malu[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~11_combout  = ( \id_stage|forwarding_db|Mux31~1_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( (!\em_reg|malu [8] & (!\exe_stage|call_sub|y[8]~65_combout  & \exe_stage|call_sub|y[8]~67_combout )) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux31~1_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( !\em_reg|malu [8] ) ) ) # ( \id_stage|forwarding_db|Mux31~1_combout  & ( !\id_stage|forwarding_db|Mux31~0_combout  & ( (!\exe_stage|call_sub|y[8]~65_combout  & 
// \exe_stage|call_sub|y[8]~67_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux31~1_combout  & ( !\id_stage|forwarding_db|Mux31~0_combout  ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [8]),
	.datac(!\exe_stage|call_sub|y[8]~65_combout ),
	.datad(!\exe_stage|call_sub|y[8]~67_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~11 .lut_mask = 64'hFFFF00F0CCCC00C0;
defparam \id_stage|forwarding_db|Mux23~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~7_combout  = ( \id_stage|rf|register[8][8]~q  & ( \id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][8]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][8]~q )))) ) ) ) # ( !\id_stage|rf|register[8][8]~q  & ( \id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[10][8]~q  & ((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # 
// (\id_stage|rf|register[11][8]~q )))) ) ) ) # ( \id_stage|rf|register[8][8]~q  & ( !\id_stage|rf|register[9][8]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[10][8]~q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[11][8]~q  & \inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[8][8]~q  & ( !\id_stage|rf|register[9][8]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][8]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][8]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[10][8]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[11][8]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[8][8]~q ),
	.dataf(!\id_stage|rf|register[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~7 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_db|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N35
dffeas \id_stage|rf|register[1][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N38
dffeas \id_stage|rf|register[5][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~5_combout  = ( \id_stage|rf|register[5][8]~DUPLICATE_q  & ( \id_stage|rf|register[6][8]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[4][8]~q ))) # (\inst_reg|inst [16] & (((!\inst_reg|inst 
// [17]) # (\id_stage|rf|register[7][8]~q )))) ) ) ) # ( !\id_stage|rf|register[5][8]~DUPLICATE_q  & ( \id_stage|rf|register[6][8]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[4][8]~q ))) # (\inst_reg|inst [16] & 
// (((\inst_reg|inst [17] & \id_stage|rf|register[7][8]~q )))) ) ) ) # ( \id_stage|rf|register[5][8]~DUPLICATE_q  & ( !\id_stage|rf|register[6][8]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[4][8]~q  & (!\inst_reg|inst [17]))) # (\inst_reg|inst 
// [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[7][8]~q )))) ) ) ) # ( !\id_stage|rf|register[5][8]~DUPLICATE_q  & ( !\id_stage|rf|register[6][8]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[4][8]~q  & (!\inst_reg|inst [17]))) # 
// (\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|rf|register[7][8]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[4][8]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[7][8]~q ),
	.datae(!\id_stage|rf|register[5][8]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~5 .lut_mask = 64'h404370734C4F7C7F;
defparam \id_stage|forwarding_db|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~6_combout  = ( \id_stage|rf|register[2][8]~q  & ( \id_stage|forwarding_db|Mux23~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[1][8]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][8]~q )))) ) ) ) # ( !\id_stage|rf|register[2][8]~q  & ( \id_stage|forwarding_db|Mux23~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][8]~DUPLICATE_q )) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][8]~q ))))) ) ) ) # ( \id_stage|rf|register[2][8]~q  & ( !\id_stage|forwarding_db|Mux23~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][8]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((\id_stage|rf|register[3][8]~q ))))) ) ) ) # ( !\id_stage|rf|register[2][8]~q  & ( !\id_stage|forwarding_db|Mux23~5_combout  & ( (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[1][8]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][8]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[1][8]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[3][8]~q ),
	.datae(!\id_stage|rf|register[2][8]~q ),
	.dataf(!\id_stage|forwarding_db|Mux23~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N14
dffeas \id_stage|rf|register[14][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~8_combout  = ( \id_stage|rf|register[12][8]~q  & ( \id_stage|rf|register[15][8]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[13][8]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[14][8]~DUPLICATE_q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[12][8]~q  & ( \id_stage|rf|register[15][8]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & (\id_stage|rf|register[13][8]~q ))) # 
// (\inst_reg|inst [17] & (((\id_stage|rf|register[14][8]~DUPLICATE_q )) # (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|rf|register[12][8]~q  & ( !\id_stage|rf|register[15][8]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[13][8]~q )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[14][8]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[12][8]~q  & ( !\id_stage|rf|register[15][8]~q  & ( (!\inst_reg|inst [17] & 
// (\inst_reg|inst [16] & (\id_stage|rf|register[13][8]~q ))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[14][8]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[13][8]~q ),
	.datad(!\id_stage|rf|register[14][8]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[12][8]~q ),
	.dataf(!\id_stage|rf|register[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N50
dffeas \id_stage|rf|register[22][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~2_combout  = ( \id_stage|rf|register[30][8]~q  & ( \id_stage|rf|register[18][8]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[22][8]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])) 
// # (\id_stage|rf|register[26][8]~q ))) ) ) ) # ( !\id_stage|rf|register[30][8]~q  & ( \id_stage|rf|register[18][8]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[22][8]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[26][8]~q  & (!\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[30][8]~q  & ( !\id_stage|rf|register[18][8]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[22][8]~q )))) # (\inst_reg|inst [19] & 
// (((\inst_reg|inst [18])) # (\id_stage|rf|register[26][8]~q ))) ) ) ) # ( !\id_stage|rf|register[30][8]~q  & ( !\id_stage|rf|register[18][8]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[22][8]~q )))) # (\inst_reg|inst [19] 
// & (\id_stage|rf|register[26][8]~q  & (!\inst_reg|inst [18]))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[26][8]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[22][8]~q ),
	.datae(!\id_stage|rf|register[30][8]~q ),
	.dataf(!\id_stage|rf|register[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_db|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \id_stage|rf|register[27][8] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][8] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N26
dffeas \id_stage|rf|register[23][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N43
dffeas \id_stage|rf|register[31][8]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[8]~31_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][8]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~3_combout  = ( \id_stage|rf|register[31][8]~DUPLICATE_q  & ( \id_stage|rf|register[19][8]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][8]~DUPLICATE_q )))) # (\inst_reg|inst [19] & 
// (((\inst_reg|inst [18])) # (\id_stage|rf|register[27][8]~q ))) ) ) ) # ( !\id_stage|rf|register[31][8]~DUPLICATE_q  & ( \id_stage|rf|register[19][8]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[23][8]~DUPLICATE_q )))) # 
// (\inst_reg|inst [19] & (\id_stage|rf|register[27][8]~q  & (!\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[31][8]~DUPLICATE_q  & ( !\id_stage|rf|register[19][8]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & 
// \id_stage|rf|register[23][8]~DUPLICATE_q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[27][8]~q ))) ) ) ) # ( !\id_stage|rf|register[31][8]~DUPLICATE_q  & ( !\id_stage|rf|register[19][8]~q  & ( (!\inst_reg|inst [19] & 
// (((\inst_reg|inst [18] & \id_stage|rf|register[23][8]~DUPLICATE_q )))) # (\inst_reg|inst [19] & (\id_stage|rf|register[27][8]~q  & (!\inst_reg|inst [18]))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[27][8]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[23][8]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[31][8]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~3 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_db|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~0_combout  = ( \id_stage|rf|register[24][8]~q  & ( \id_stage|rf|register[28][8]~q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][8]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][8]~q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[24][8]~q  & ( \id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][8]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][8]~q ))))) # 
// (\inst_reg|inst [19] & (((\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[24][8]~q  & ( !\id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][8]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[20][8]~q ))))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[24][8]~q  & ( !\id_stage|rf|register[28][8]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[16][8]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][8]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[16][8]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[20][8]~q ),
	.datae(!\id_stage|rf|register[24][8]~q ),
	.dataf(!\id_stage|rf|register[28][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~0 .lut_mask = 64'h202A707A252F757F;
defparam \id_stage|forwarding_db|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~1_combout  = ( \id_stage|rf|register[25][8]~q  & ( \id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[17][8]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[29][8]~q )))) ) ) ) # ( !\id_stage|rf|register[25][8]~q  & ( \id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[17][8]~q ))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[29][8]~q )))) ) ) ) # ( \id_stage|rf|register[25][8]~q  & ( !\id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[17][8]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[29][8]~q )))) ) ) ) # ( !\id_stage|rf|register[25][8]~q  & ( !\id_stage|rf|register[21][8]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[17][8]~q ))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[29][8]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[17][8]~q ),
	.datad(!\id_stage|rf|register[29][8]~q ),
	.datae(!\id_stage|rf|register[25][8]~q ),
	.dataf(!\id_stage|rf|register[21][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_db|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~4_combout  = ( \id_stage|forwarding_db|Mux23~0_combout  & ( \id_stage|forwarding_db|Mux23~1_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux23~2_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux23~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux23~0_combout  & ( \id_stage|forwarding_db|Mux23~1_combout  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux23~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux23~3_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux23~0_combout  & ( !\id_stage|forwarding_db|Mux23~1_combout  & ( (!\inst_reg|inst [17] & 
// (!\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux23~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux23~3_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux23~0_combout  & ( 
// !\id_stage|forwarding_db|Mux23~1_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux23~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux23~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux23~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux23~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux23~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~9_combout  = ( \id_stage|forwarding_db|Mux23~8_combout  & ( \id_stage|forwarding_db|Mux23~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # 
// (\id_stage|forwarding_db|Mux23~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux23~6_combout ) # (\id_stage|forwarding_db|Mux17~6_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux23~8_combout  & ( 
// \id_stage|forwarding_db|Mux23~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux23~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux23~6_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux23~8_combout  & ( !\id_stage|forwarding_db|Mux23~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux23~7_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux23~6_combout ) # (\id_stage|forwarding_db|Mux17~6_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux23~8_combout  & ( !\id_stage|forwarding_db|Mux23~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux23~7_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux23~6_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux23~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux23~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux23~8_combout ),
	.dataf(!\id_stage|forwarding_db|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~9 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_db|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~12_combout  = ( \id_stage|forwarding_db|Mux23~9_combout  & ( ((\exe_stage|agorithm_logic_unit|s~0_combout  & (\exe_stage|call_sub|y[8]~63_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) # ( !\id_stage|forwarding_db|Mux23~9_combout  & ( (\exe_stage|agorithm_logic_unit|s~0_combout  & (\exe_stage|call_sub|y[8]~63_combout  & \id_stage|forwarding_db|Mux31~1_combout )) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~0_combout ),
	.datab(!\exe_stage|call_sub|y[8]~63_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux23~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~12 .lut_mask = 64'h0101010101FF01FF;
defparam \id_stage|forwarding_db|Mux23~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux23~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux23~10_combout  = ( \id_stage|forwarding_db|Mux23~12_combout  & ( \mem_stage|mem_out_mux|y[8]~29_combout  ) ) # ( !\id_stage|forwarding_db|Mux23~12_combout  & ( \mem_stage|mem_out_mux|y[8]~29_combout  & ( 
// (!\id_stage|forwarding_db|Mux31~2_combout ) # ((!\id_stage|forwarding_db|Mux23~11_combout ) # ((\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[8]~62_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux23~12_combout  & ( 
// !\mem_stage|mem_out_mux|y[8]~29_combout  ) ) # ( !\id_stage|forwarding_db|Mux23~12_combout  & ( !\mem_stage|mem_out_mux|y[8]~29_combout  & ( (!\id_stage|forwarding_db|Mux23~11_combout ) # ((\id_stage|forwarding_db|Mux31~1_combout  & 
// \exe_stage|call_sub|y[8]~62_combout )) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux23~11_combout ),
	.datad(!\exe_stage|call_sub|y[8]~62_combout ),
	.datae(!\id_stage|forwarding_db|Mux23~12_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[8]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux23~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux23~10 .lut_mask = 64'hF0F3FFFFFAFBFFFF;
defparam \id_stage|forwarding_db|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \de_reg|eb[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_db|Mux23~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[8] .is_wysiwyg = "true";
defparam \de_reg|eb[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N18
cyclonev_lcell_comb \exe_stage|alu_b|y[8]~9 (
// Equation(s):
// \exe_stage|alu_b|y[8]~9_combout  = ( \de_reg|eimm [8] & ( \de_reg|eb [8] ) ) # ( !\de_reg|eimm [8] & ( \de_reg|eb [8] & ( !\de_reg|ealuimm~q  ) ) ) # ( \de_reg|eimm [8] & ( !\de_reg|eb [8] & ( \de_reg|ealuimm~q  ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|eimm [8]),
	.dataf(!\de_reg|eb [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[8]~9 .extended_lut = "off";
defparam \exe_stage|alu_b|y[8]~9 .lut_mask = 64'h00003333CCCCFFFF;
defparam \exe_stage|alu_b|y[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[24]~140 (
// Equation(s):
// \exe_stage|call_sub|y[24]~140_combout  = ( \de_reg|ealuc [3] & ( \de_reg|ealuc [2] & ( (!\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (\exe_stage|alu_b|y[31]~15_combout )) # (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ))) ) ) ) # ( !\de_reg|ealuc [3] & ( \de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight0~22_combout  ) ) ) # ( !\de_reg|ealuc [3] & ( !\de_reg|ealuc [2] & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~22_combout  ) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~53_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~22_combout ),
	.datae(!\de_reg|ealuc [3]),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[24]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[24]~140 .extended_lut = "off";
defparam \exe_stage|call_sub|y[24]~140 .lut_mask = 64'h00FF000000FF7474;
defparam \exe_stage|call_sub|y[24]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~62 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout  = ( \de_reg|eb [21] & ( \de_reg|eimm [16] & ( ((\de_reg|eb [23]) # (\de_reg|ealuimm~q )) # (\de_reg|ea [1]) ) ) ) # ( !\de_reg|eb [21] & ( \de_reg|eimm [16] & ( ((!\de_reg|ea [1] & \de_reg|eb [23])) # 
// (\de_reg|ealuimm~q ) ) ) ) # ( \de_reg|eb [21] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [23]) # (\de_reg|ea [1]))) ) ) ) # ( !\de_reg|eb [21] & ( !\de_reg|eimm [16] & ( (!\de_reg|ea [1] & (!\de_reg|ealuimm~q  & \de_reg|eb [23])) ) ) 
// )

	.dataa(gnd),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eb [23]),
	.datae(!\de_reg|eb [21]),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~62 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~62 .lut_mask = 64'h00C030F00FCF3FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~61 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout  = ( \de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [22]) # (\de_reg|ealuimm~q ) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [24]) # (\de_reg|ealuimm~q ) ) ) ) # ( \de_reg|ea 
// [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [22]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [24]) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(!\de_reg|eb [24]),
	.datad(!\de_reg|eb [22]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~61 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~61 .lut_mask = 64'h0A0A00AA5F5F55FF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~63 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( ((!\de_reg|ea [0] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ))) # 
// (\de_reg|ea [0] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout ))) # (\de_reg|ea [3]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( (!\de_reg|ea [0] & (!\de_reg|ea 
// [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout )))) # (\de_reg|ea [0] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout )) # (\de_reg|ea [3]))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( (!\de_reg|ea [0] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout )) # (\de_reg|ea [3]))) # (\de_reg|ea [0] & (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout ))) 
// ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [0] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~62_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~63 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~63 .lut_mask = 64'h048C26AE159D37BF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[24]~141 (
// Equation(s):
// \exe_stage|call_sub|y[24]~141_combout  = ( \exe_stage|call_sub|y[17]~101_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout )) # (\exe_stage|call_sub|y[17]~102_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout ))) ) ) # ( !\exe_stage|call_sub|y[17]~101_combout  & ( (\exe_stage|call_sub|y[17]~102_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~102_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~27_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~52_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[24]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[24]~141 .extended_lut = "off";
defparam \exe_stage|call_sub|y[24]~141 .lut_mask = 64'h0055005527272727;
defparam \exe_stage|call_sub|y[24]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[24]~142 (
// Equation(s):
// \exe_stage|call_sub|y[24]~142_combout  = ( \exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[24]~141_combout  & ( (\exe_stage|alu_b|y[8]~9_combout ) # (\de_reg|ealuc [0]) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( 
// \exe_stage|call_sub|y[24]~141_combout  & ( (!\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|s~7_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[24]~140_combout ))) ) ) ) # ( \exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[24]~141_combout  & ( (!\de_reg|ealuc [0] & \exe_stage|alu_b|y[8]~9_combout ) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( !\exe_stage|call_sub|y[24]~141_combout  & ( (!\de_reg|ealuc [0] & 
// (\exe_stage|agorithm_logic_unit|s~7_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[24]~140_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|s~7_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|alu_b|y[8]~9_combout ),
	.datad(!\exe_stage|call_sub|y[24]~140_combout ),
	.datae(!\exe_stage|call_sub|y[17]~105_combout ),
	.dataf(!\exe_stage|call_sub|y[24]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[24]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[24]~142 .extended_lut = "off";
defparam \exe_stage|call_sub|y[24]~142 .lut_mask = 64'h44770C0C44773F3F;
defparam \exe_stage|call_sub|y[24]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[24]~143 (
// Equation(s):
// \exe_stage|call_sub|y[24]~143_combout  = ( \de_reg|eb [24] & ( \de_reg|ea [24] & ( ((\exe_stage|call_sub|y[4]~38_combout  & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16])))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( !\de_reg|eb [24] & ( \de_reg|ea 
// [24] & ( ((\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|eimm [16] & \de_reg|ealuimm~q ))) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) ) # ( \de_reg|eb [24] & ( !\de_reg|ea [24] & ( (\exe_stage|call_sub|y[8]~66_combout  & ((!\de_reg|ealuimm~q ) # 
// (\de_reg|eimm [16]))) ) ) ) # ( !\de_reg|eb [24] & ( !\de_reg|ea [24] & ( (\exe_stage|call_sub|y[8]~66_combout  & (\de_reg|eimm [16] & \de_reg|ealuimm~q )) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\exe_stage|call_sub|y[8]~66_combout ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|eb [24]),
	.dataf(!\de_reg|ea [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[24]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[24]~143 .extended_lut = "off";
defparam \exe_stage|call_sub|y[24]~143 .lut_mask = 64'h0003330333377737;
defparam \exe_stage|call_sub|y[24]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~103 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~103_sumout  = SUM(( \de_reg|ea [23] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [23]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~100  ))
// \exe_stage|agorithm_logic_unit|Add0~104  = CARRY(( \de_reg|ea [23] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [23]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~100  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [23]),
	.datae(gnd),
	.dataf(!\de_reg|eb [23]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~100 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~103_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~104 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~103 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~103 .lut_mask = 64'h0000A965000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~107 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~107_sumout  = SUM(( \de_reg|ea [24] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [24]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~104  ))
// \exe_stage|agorithm_logic_unit|Add0~108  = CARRY(( \de_reg|ea [24] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [24]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~104  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [24]),
	.datae(gnd),
	.dataf(!\de_reg|eb [24]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~104 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~107_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~108 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~107 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~107 .lut_mask = 64'h0000A965000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[24]~144 (
// Equation(s):
// \exe_stage|call_sub|y[24]~144_combout  = ( \exe_stage|agorithm_logic_unit|Add0~107_sumout  & ( (((\exe_stage|call_sub|y[17]~30_combout  & \exe_stage|call_sub|y[24]~142_combout )) # (\exe_stage|call_sub|y[24]~143_combout )) # 
// (\exe_stage|call_sub|y[4]~39_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~107_sumout  & ( ((\exe_stage|call_sub|y[17]~30_combout  & \exe_stage|call_sub|y[24]~142_combout )) # (\exe_stage|call_sub|y[24]~143_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(!\exe_stage|call_sub|y[24]~142_combout ),
	.datad(!\exe_stage|call_sub|y[24]~143_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~107_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[24]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[24]~144 .extended_lut = "off";
defparam \exe_stage|call_sub|y[24]~144 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \exe_stage|call_sub|y[24]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~7_combout  = ( \inst_reg|inst [22] & ( \id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[10][24]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[11][24]~q ))) ) ) ) # ( !\inst_reg|inst 
// [22] & ( \id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [21]) # (\id_stage|rf|register[9][24]~q ) ) ) ) # ( \inst_reg|inst [22] & ( !\id_stage|rf|register[8][24]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[10][24]~q )) # (\inst_reg|inst 
// [21] & ((\id_stage|rf|register[11][24]~q ))) ) ) ) # ( !\inst_reg|inst [22] & ( !\id_stage|rf|register[8][24]~q  & ( (\inst_reg|inst [21] & \id_stage|rf|register[9][24]~q ) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[9][24]~q ),
	.datac(!\id_stage|rf|register[10][24]~q ),
	.datad(!\id_stage|rf|register[11][24]~q ),
	.datae(!\inst_reg|inst [22]),
	.dataf(!\id_stage|rf|register[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~7 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \id_stage|forwarding_da|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~8_combout  = ( \id_stage|rf|register[13][24]~q  & ( \id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[15][24]~q )))) ) ) ) # ( !\id_stage|rf|register[13][24]~q  & ( \id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[15][24]~q ))))) ) ) ) # ( \id_stage|rf|register[13][24]~q  & ( !\id_stage|rf|register[12][24]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst 
// [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[15][24]~q ))))) ) ) ) # ( !\id_stage|rf|register[13][24]~q  & ( !\id_stage|rf|register[12][24]~q  & ( (\inst_reg|inst [22] & 
// ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][24]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[15][24]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[14][24]~q ),
	.datab(!\id_stage|rf|register[15][24]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[13][24]~q ),
	.dataf(!\id_stage|rf|register[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~8 .lut_mask = 64'h050305F3F503F5F3;
defparam \id_stage|forwarding_da|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N16
dffeas \id_stage|rf|register[25][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N22
dffeas \id_stage|rf|register[17][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N43
dffeas \id_stage|rf|register[21][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~1_combout  = ( \id_stage|rf|register[17][24]~q  & ( \id_stage|rf|register[21][24]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][24]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[29][24]~q )))) ) ) ) # ( !\id_stage|rf|register[17][24]~q  & ( \id_stage|rf|register[21][24]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[25][24]~q ))) # (\inst_reg|inst [23] & ((!\inst_reg|inst 
// [24]) # ((\id_stage|rf|register[29][24]~q )))) ) ) ) # ( \id_stage|rf|register[17][24]~q  & ( !\id_stage|rf|register[21][24]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[25][24]~q )))) # (\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & ((\id_stage|rf|register[29][24]~q )))) ) ) ) # ( !\id_stage|rf|register[17][24]~q  & ( !\id_stage|rf|register[21][24]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][24]~q )) # (\inst_reg|inst [23] 
// & ((\id_stage|rf|register[29][24]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[25][24]~q ),
	.datad(!\id_stage|rf|register[29][24]~q ),
	.datae(!\id_stage|rf|register[17][24]~q ),
	.dataf(!\id_stage|rf|register[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N19
dffeas \id_stage|rf|register[31][24] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[24]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][24] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~3_combout  = ( \id_stage|rf|register[23][24]~q  & ( \id_stage|rf|register[27][24]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[19][24]~q ))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23]) 
// # (\id_stage|rf|register[31][24]~q )))) ) ) ) # ( !\id_stage|rf|register[23][24]~q  & ( \id_stage|rf|register[27][24]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[19][24]~q  & (!\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23]) # (\id_stage|rf|register[31][24]~q )))) ) ) ) # ( \id_stage|rf|register[23][24]~q  & ( !\id_stage|rf|register[27][24]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[19][24]~q ))) # (\inst_reg|inst [24] & 
// (((\inst_reg|inst [23] & \id_stage|rf|register[31][24]~q )))) ) ) ) # ( !\id_stage|rf|register[23][24]~q  & ( !\id_stage|rf|register[27][24]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[19][24]~q  & (!\inst_reg|inst [23]))) # (\inst_reg|inst [24] 
// & (((\inst_reg|inst [23] & \id_stage|rf|register[31][24]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[19][24]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[31][24]~q ),
	.datae(!\id_stage|rf|register[23][24]~q ),
	.dataf(!\id_stage|rf|register[27][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~3 .lut_mask = 64'h40434C4F70737C7F;
defparam \id_stage|forwarding_da|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~0_combout  = ( \id_stage|rf|register[16][24]~q  & ( \id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[20][24]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[28][24]~q )))) ) ) ) # ( !\id_stage|rf|register[16][24]~q  & ( \id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[20][24]~q 
// )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[28][24]~q ))))) ) ) ) # ( \id_stage|rf|register[16][24]~q  & ( !\id_stage|rf|register[24][24]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[20][24]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[28][24]~q ))))) ) ) ) # ( !\id_stage|rf|register[16][24]~q  & ( !\id_stage|rf|register[24][24]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[20][24]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[28][24]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[20][24]~q ),
	.datad(!\id_stage|rf|register[28][24]~q ),
	.datae(!\id_stage|rf|register[16][24]~q ),
	.dataf(!\id_stage|rf|register[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~2_combout  = ( \id_stage|rf|register[26][24]~q  & ( \id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][24]~q ))) ) ) ) # ( !\id_stage|rf|register[26][24]~q  & ( \id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[22][24]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][24]~q  & (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[26][24]~q  & ( !\id_stage|rf|register[18][24]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[22][24]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[30][24]~q ))) ) ) ) # ( !\id_stage|rf|register[26][24]~q  & ( !\id_stage|rf|register[18][24]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][24]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[30][24]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][24]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[22][24]~q ),
	.datae(!\id_stage|rf|register[26][24]~q ),
	.dataf(!\id_stage|rf|register[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~4_combout  = ( \id_stage|forwarding_da|Mux7~0_combout  & ( \id_stage|forwarding_da|Mux7~2_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux7~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux7~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux7~0_combout  & ( \id_stage|forwarding_da|Mux7~2_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux7~1_combout ))) # (\inst_reg|inst 
// [22] & ((!\inst_reg|inst [21]) # ((\id_stage|forwarding_da|Mux7~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux7~0_combout  & ( !\id_stage|forwarding_da|Mux7~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # 
// ((\id_stage|forwarding_da|Mux7~1_combout )))) # (\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux7~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux7~0_combout  & ( !\id_stage|forwarding_da|Mux7~2_combout  & ( (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux7~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux7~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux7~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux7~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux7~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~5_combout  = ( \id_stage|rf|register[7][24]~q  & ( \id_stage|rf|register[4][24]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[6][24]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22]) # 
// (\id_stage|rf|register[5][24]~q )))) ) ) ) # ( !\id_stage|rf|register[7][24]~q  & ( \id_stage|rf|register[4][24]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[6][24]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[5][24]~q  & !\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[7][24]~q  & ( !\id_stage|rf|register[4][24]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[6][24]~q  & ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & 
// (((\inst_reg|inst [22]) # (\id_stage|rf|register[5][24]~q )))) ) ) ) # ( !\id_stage|rf|register[7][24]~q  & ( !\id_stage|rf|register[4][24]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[6][24]~q  & ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] 
// & (((\id_stage|rf|register[5][24]~q  & !\inst_reg|inst [22])))) ) ) )

	.dataa(!\id_stage|rf|register[6][24]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[5][24]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[7][24]~q ),
	.dataf(!\id_stage|rf|register[4][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~5 .lut_mask = 64'h03440377CF44CF77;
defparam \id_stage|forwarding_da|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~6_combout  = ( \id_stage|rf|register[1][24]~q  & ( \id_stage|forwarding_da|Mux7~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][24]~q ))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][24]~q ))) ) ) ) # ( !\id_stage|rf|register[1][24]~q  & ( \id_stage|forwarding_da|Mux7~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout ) # (\id_stage|rf|register[2][24]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][24]~q  & (\id_stage|forwarding_da|Mux27~2_combout ))) ) ) ) # ( \id_stage|rf|register[1][24]~q  & 
// ( !\id_stage|forwarding_da|Mux7~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|forwarding_da|Mux27~2_combout  & \id_stage|rf|register[2][24]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|rf|register[3][24]~q ))) ) ) ) # ( !\id_stage|rf|register[1][24]~q  & ( !\id_stage|forwarding_da|Mux7~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][24]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][24]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|rf|register[3][24]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|rf|register[2][24]~q ),
	.datae(!\id_stage|rf|register[1][24]~q ),
	.dataf(!\id_stage|forwarding_da|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~6 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~9_combout  = ( \id_stage|forwarding_da|Mux7~4_combout  & ( \id_stage|forwarding_da|Mux7~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux7~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux7~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux7~4_combout  & ( \id_stage|forwarding_da|Mux7~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux7~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux7~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux7~4_combout  & ( !\id_stage|forwarding_da|Mux7~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux7~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux7~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux7~4_combout  & ( 
// !\id_stage|forwarding_da|Mux7~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux7~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux7~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux7~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux7~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux7~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~9 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~10_combout  = ( \id_stage|forwarding_da|Mux7~9_combout  & ( ((\em_reg|malu [24] & !\id_stage|forwarding_da|Mux12~2_combout )) # (\id_stage|forwarding_da|Mux12~1_combout ) ) ) # ( !\id_stage|forwarding_da|Mux7~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux12~1_combout  & (\em_reg|malu [24] & !\id_stage|forwarding_da|Mux12~2_combout )) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(gnd),
	.datac(!\em_reg|malu [24]),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~10 .lut_mask = 64'h0A000A005F555F55;
defparam \id_stage|forwarding_da|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux7~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux7~11_combout  = ( \mem_stage|mem_out_mux|y[24]~5_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|fwda [1]) # ((\exe_stage|call_sub|y[24]~144_combout )))) # (\id_stage|forwarding_da|Mux12~0_combout  & 
// (((\id_stage|forwarding_da|Mux7~10_combout )))) ) ) # ( !\mem_stage|mem_out_mux|y[24]~5_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|fwda [1] & (\exe_stage|call_sub|y[24]~144_combout ))) # (\id_stage|forwarding_da|Mux12~0_combout  
// & (((\id_stage|forwarding_da|Mux7~10_combout )))) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\exe_stage|call_sub|y[24]~144_combout ),
	.datad(!\id_stage|forwarding_da|Mux7~10_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|mem_out_mux|y[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux7~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux7~11 .lut_mask = 64'h043704378CBF8CBF;
defparam \id_stage|forwarding_da|Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N53
dffeas \de_reg|ea[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux7~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [24]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[24] .is_wysiwyg = "true";
defparam \de_reg|ea[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~111 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~111_sumout  = SUM(( \de_reg|ea [25] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [25]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~108  ))
// \exe_stage|agorithm_logic_unit|Add0~112  = CARRY(( \de_reg|ea [25] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [25]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~108  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [25]),
	.datae(gnd),
	.dataf(!\de_reg|eb [25]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~108 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~111_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~112 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~111 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~111 .lut_mask = 64'h0000A965000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~8 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~8_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eimm [16] & ( !\de_reg|ea [25] ) ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|eimm [16] & ( !\de_reg|ea [25] $ (!\de_reg|eb [25]) ) ) ) # ( \de_reg|ealuimm~q  & ( !\de_reg|eimm [16] 
// & ( \de_reg|ea [25] ) ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|eimm [16] & ( !\de_reg|ea [25] $ (!\de_reg|eb [25]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [25]),
	.datac(!\de_reg|eb [25]),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~8 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~8 .lut_mask = 64'h3C3C33333C3CCCCC;
defparam \exe_stage|agorithm_logic_unit|s~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~54 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~54_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & ((\de_reg|ea [3]) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((!\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~16_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~54 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~54 .lut_mask = 64'hF0F0F07070F07070;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~26 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~26_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ))) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & (\de_reg|ea [2] & !\de_reg|ea [3])) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ea [3]),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~26 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~26 .lut_mask = 64'h1010D0D01010D0D0;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[25]~145 (
// Equation(s):
// \exe_stage|call_sub|y[25]~145_combout  = ( \exe_stage|call_sub|y[17]~98_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|call_sub|y[17]~99_combout ) ) ) # ( !\exe_stage|call_sub|y[17]~98_combout  & ( (!\exe_stage|call_sub|y[17]~99_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight0~26_combout ))) # (\exe_stage|call_sub|y[17]~99_combout  & (!\exe_stage|agorithm_logic_unit|ShiftRight1~54_combout )) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~54_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~26_combout ),
	.datad(!\exe_stage|call_sub|y[17]~99_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[17]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[25]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[25]~145 .extended_lut = "off";
defparam \exe_stage|call_sub|y[25]~145 .lut_mask = 64'h0FCC0FCC55005500;
defparam \exe_stage|call_sub|y[25]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~64 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout  = ( \de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [23]) # (\de_reg|ealuimm~q ) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [25]) # (\de_reg|ealuimm~q ) ) ) ) # ( \de_reg|ea 
// [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [23]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [25]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eb [25]),
	.datad(!\de_reg|eb [23]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~64 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~64 .lut_mask = 64'h0C0C00CC3F3F33FF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~65 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout  & ( ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ))) # 
// (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ))) # (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea 
// [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )))) # (\de_reg|ea [0] & (!\de_reg|ea [3])) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ))) # (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )))) # (\de_reg|ea [0] & 
// (\de_reg|ea [3])) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ))) # 
// (\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~43_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~65 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~65 .lut_mask = 64'h028A139B46CE57DF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~29 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [3] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout )) # (\de_reg|ea [2]))) # (\de_reg|ea [3] & (!\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout )) # (\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ))))) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~28_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~29 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~29 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[25]~146 (
// Equation(s):
// \exe_stage|call_sub|y[25]~146_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (((\exe_stage|call_sub|y[17]~101_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout )))) # 
// (\exe_stage|call_sub|y[17]~102_combout  & (((\exe_stage|call_sub|y[17]~101_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & 
// (((\exe_stage|call_sub|y[17]~101_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout )))) # (\exe_stage|call_sub|y[17]~102_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout  & (!\exe_stage|call_sub|y[17]~101_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~55_combout ),
	.datab(!\exe_stage|call_sub|y[17]~102_combout ),
	.datac(!\exe_stage|call_sub|y[17]~101_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[25]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[25]~146 .extended_lut = "off";
defparam \exe_stage|call_sub|y[25]~146 .lut_mask = 64'h101C101C131F131F;
defparam \exe_stage|call_sub|y[25]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[25]~147 (
// Equation(s):
// \exe_stage|call_sub|y[25]~147_combout  = ( \exe_stage|call_sub|y[25]~145_combout  & ( \exe_stage|call_sub|y[25]~146_combout  & ( ((!\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|agorithm_logic_unit|s~8_combout ))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[9]~11_combout ))) # (\de_reg|ealuc [0]) ) ) ) # ( !\exe_stage|call_sub|y[25]~145_combout  & ( \exe_stage|call_sub|y[25]~146_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & 
// (((\exe_stage|agorithm_logic_unit|s~8_combout  & !\de_reg|ealuc [0])))) # (\exe_stage|call_sub|y[17]~105_combout  & (((\de_reg|ealuc [0])) # (\exe_stage|alu_b|y[9]~11_combout ))) ) ) ) # ( \exe_stage|call_sub|y[25]~145_combout  & ( 
// !\exe_stage|call_sub|y[25]~146_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & (((\de_reg|ealuc [0]) # (\exe_stage|agorithm_logic_unit|s~8_combout )))) # (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[9]~11_combout  & 
// ((!\de_reg|ealuc [0])))) ) ) ) # ( !\exe_stage|call_sub|y[25]~145_combout  & ( !\exe_stage|call_sub|y[25]~146_combout  & ( (!\de_reg|ealuc [0] & ((!\exe_stage|call_sub|y[17]~105_combout  & ((\exe_stage|agorithm_logic_unit|s~8_combout ))) # 
// (\exe_stage|call_sub|y[17]~105_combout  & (\exe_stage|alu_b|y[9]~11_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~105_combout ),
	.datab(!\exe_stage|alu_b|y[9]~11_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|s~8_combout ),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\exe_stage|call_sub|y[25]~145_combout ),
	.dataf(!\exe_stage|call_sub|y[25]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[25]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[25]~147 .extended_lut = "off";
defparam \exe_stage|call_sub|y[25]~147 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \exe_stage|call_sub|y[25]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[25]~149 (
// Equation(s):
// \exe_stage|call_sub|y[25]~149_combout  = ( \exe_stage|agorithm_logic_unit|Add0~111_sumout  & ( \exe_stage|call_sub|y[25]~147_combout  & ( ((\exe_stage|call_sub|y[25]~148_combout ) # (\exe_stage|call_sub|y[17]~30_combout )) # 
// (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~111_sumout  & ( \exe_stage|call_sub|y[25]~147_combout  & ( (\exe_stage|call_sub|y[25]~148_combout ) # (\exe_stage|call_sub|y[17]~30_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Add0~111_sumout  & ( !\exe_stage|call_sub|y[25]~147_combout  & ( (\exe_stage|call_sub|y[25]~148_combout ) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~111_sumout  & ( 
// !\exe_stage|call_sub|y[25]~147_combout  & ( \exe_stage|call_sub|y[25]~148_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(!\exe_stage|call_sub|y[25]~148_combout ),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~111_sumout ),
	.dataf(!\exe_stage|call_sub|y[25]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[25]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[25]~149 .extended_lut = "off";
defparam \exe_stage|call_sub|y[25]~149 .lut_mask = 64'h0F0F5F5F3F3F7F7F;
defparam \exe_stage|call_sub|y[25]~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \id_stage|rf|register[13][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N52
dffeas \id_stage|rf|register[15][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~8_combout  = ( \id_stage|rf|register[15][25]~DUPLICATE_q  & ( \id_stage|rf|register[12][25]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][25]~q )))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[13][25]~DUPLICATE_q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[15][25]~DUPLICATE_q  & ( \id_stage|rf|register[12][25]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][25]~q 
// )))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][25]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[15][25]~DUPLICATE_q  & ( !\id_stage|rf|register[12][25]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[14][25]~q )))) # (\inst_reg|inst [21] & (((\id_stage|rf|register[13][25]~DUPLICATE_q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[15][25]~DUPLICATE_q  & ( !\id_stage|rf|register[12][25]~q  & ( (!\inst_reg|inst [21] 
// & (\inst_reg|inst [22] & ((\id_stage|rf|register[14][25]~q )))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][25]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[13][25]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[14][25]~q ),
	.datae(!\id_stage|rf|register[15][25]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~8 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~7_combout  = ( \id_stage|rf|register[11][25]~q  & ( \id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|rf|register[9][25]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])) 
// # (\id_stage|rf|register[10][25]~q ))) ) ) ) # ( !\id_stage|rf|register[11][25]~q  & ( \id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|rf|register[9][25]~q )))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[10][25]~q  & ((!\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[11][25]~q  & ( !\id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [22] & (((\id_stage|rf|register[9][25]~q  & \inst_reg|inst [21])))) # (\inst_reg|inst [22] 
// & (((\inst_reg|inst [21])) # (\id_stage|rf|register[10][25]~q ))) ) ) ) # ( !\id_stage|rf|register[11][25]~q  & ( !\id_stage|rf|register[8][25]~q  & ( (!\inst_reg|inst [22] & (((\id_stage|rf|register[9][25]~q  & \inst_reg|inst [21])))) # (\inst_reg|inst 
// [22] & (\id_stage|rf|register[10][25]~q  & ((!\inst_reg|inst [21])))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[10][25]~q ),
	.datac(!\id_stage|rf|register[9][25]~q ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[11][25]~q ),
	.dataf(!\id_stage|rf|register[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~7 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \id_stage|forwarding_da|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~0_combout  = ( \id_stage|rf|register[24][25]~q  & ( \id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[16][25]~q )))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[28][25]~q ))) ) ) ) # ( !\id_stage|rf|register[24][25]~q  & ( \id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[16][25]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[28][25]~q  & ((\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[24][25]~q  & ( !\id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[16][25]~q  & !\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[28][25]~q ))) ) ) ) # ( !\id_stage|rf|register[24][25]~q  & ( !\id_stage|rf|register[20][25]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[16][25]~q  & !\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (\id_stage|rf|register[28][25]~q  & ((\inst_reg|inst [23])))) ) ) )

	.dataa(!\id_stage|rf|register[28][25]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[16][25]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[24][25]~q ),
	.dataf(!\id_stage|rf|register[20][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \id_stage|forwarding_da|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N49
dffeas \id_stage|rf|register[29][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N34
dffeas \id_stage|rf|register[17][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~1_combout  = ( \id_stage|rf|register[29][25]~DUPLICATE_q  & ( \id_stage|rf|register[17][25]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[25][25]~q )))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[21][25]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[29][25]~DUPLICATE_q  & ( \id_stage|rf|register[17][25]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[25][25]~q 
// )))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[21][25]~q ))) ) ) ) # ( \id_stage|rf|register[29][25]~DUPLICATE_q  & ( !\id_stage|rf|register[17][25]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[25][25]~q )))) # (\inst_reg|inst [23] & (((\id_stage|rf|register[21][25]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[29][25]~DUPLICATE_q  & ( !\id_stage|rf|register[17][25]~DUPLICATE_q  & ( (!\inst_reg|inst [23] 
// & (\inst_reg|inst [24] & ((\id_stage|rf|register[25][25]~q )))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[21][25]~q ))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[21][25]~q ),
	.datad(!\id_stage|rf|register[25][25]~q ),
	.datae(!\id_stage|rf|register[29][25]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[17][25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N29
dffeas \id_stage|rf|register[27][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~3_combout  = ( \id_stage|rf|register[23][25]~q  & ( \id_stage|rf|register[19][25]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][25]~DUPLICATE_q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][25]~q ))) ) ) ) # ( !\id_stage|rf|register[23][25]~q  & ( \id_stage|rf|register[19][25]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[27][25]~DUPLICATE_q )))) # (\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & (\id_stage|rf|register[31][25]~q ))) ) ) ) # ( \id_stage|rf|register[23][25]~q  & ( !\id_stage|rf|register[19][25]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[27][25]~DUPLICATE_q )))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[31][25]~q )))) ) ) ) # ( !\id_stage|rf|register[23][25]~q  & ( !\id_stage|rf|register[19][25]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[27][25]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][25]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[31][25]~q ),
	.datad(!\id_stage|rf|register[27][25]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[23][25]~q ),
	.dataf(!\id_stage|rf|register[19][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~2_combout  = ( \id_stage|rf|register[26][25]~q  & ( \id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][25]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][25]~q ))) ) ) ) # ( !\id_stage|rf|register[26][25]~q  & ( \id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[22][25]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][25]~q  & (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[26][25]~q  & ( !\id_stage|rf|register[18][25]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[22][25]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[30][25]~q ))) ) ) ) # ( !\id_stage|rf|register[26][25]~q  & ( !\id_stage|rf|register[18][25]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][25]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[30][25]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[30][25]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[22][25]~q ),
	.datae(!\id_stage|rf|register[26][25]~q ),
	.dataf(!\id_stage|rf|register[18][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~2 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~4_combout  = ( \id_stage|forwarding_da|Mux6~3_combout  & ( \id_stage|forwarding_da|Mux6~2_combout  & ( ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux6~0_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux6~1_combout )))) # (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|forwarding_da|Mux6~3_combout  & ( \id_stage|forwarding_da|Mux6~2_combout  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # 
// (\id_stage|forwarding_da|Mux6~0_combout ))) # (\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux6~1_combout  & !\inst_reg|inst [22])))) ) ) ) # ( \id_stage|forwarding_da|Mux6~3_combout  & ( !\id_stage|forwarding_da|Mux6~2_combout  & ( (!\inst_reg|inst 
// [21] & (\id_stage|forwarding_da|Mux6~0_combout  & ((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|forwarding_da|Mux6~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux6~3_combout  & ( 
// !\id_stage|forwarding_da|Mux6~2_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux6~0_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux6~1_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|forwarding_da|Mux6~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux6~1_combout ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|forwarding_da|Mux6~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~4 .lut_mask = 64'h2700275527AA27FF;
defparam \id_stage|forwarding_da|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N14
dffeas \id_stage|rf|register[3][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N56
dffeas \id_stage|rf|register[5][25] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][25] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N47
dffeas \id_stage|rf|register[4][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N55
dffeas \id_stage|rf|register[7][25]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[25]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][25]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~5_combout  = ( \id_stage|rf|register[6][25]~q  & ( \id_stage|rf|register[7][25]~DUPLICATE_q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][25]~DUPLICATE_q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][25]~q 
// ))) # (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[6][25]~q  & ( \id_stage|rf|register[7][25]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][25]~DUPLICATE_q  & !\inst_reg|inst [22])))) # (\inst_reg|inst [21] & 
// (((\inst_reg|inst [22])) # (\id_stage|rf|register[5][25]~q ))) ) ) ) # ( \id_stage|rf|register[6][25]~q  & ( !\id_stage|rf|register[7][25]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|rf|register[4][25]~DUPLICATE_q )))) # 
// (\inst_reg|inst [21] & (\id_stage|rf|register[5][25]~q  & ((!\inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[6][25]~q  & ( !\id_stage|rf|register[7][25]~DUPLICATE_q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[4][25]~DUPLICATE_q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][25]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[5][25]~q ),
	.datab(!\id_stage|rf|register[4][25]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[6][25]~q ),
	.dataf(!\id_stage|rf|register[7][25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~5 .lut_mask = 64'h350035F0350F35FF;
defparam \id_stage|forwarding_da|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~6_combout  = ( \id_stage|forwarding_da|Mux6~5_combout  & ( \id_stage|rf|register[2][25]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][25]~q ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][25]~q ))) ) ) ) # ( !\id_stage|forwarding_da|Mux6~5_combout  & ( \id_stage|rf|register[2][25]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][25]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][25]~q 
// )))) ) ) ) # ( \id_stage|forwarding_da|Mux6~5_combout  & ( !\id_stage|rf|register[2][25]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][25]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][25]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux6~5_combout  & ( !\id_stage|rf|register[2][25]~q  & 
// ( (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][25]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][25]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|rf|register[3][25]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|rf|register[1][25]~q ),
	.datae(!\id_stage|forwarding_da|Mux6~5_combout ),
	.dataf(!\id_stage|rf|register[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~6 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_da|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~9_combout  = ( \id_stage|forwarding_da|Mux6~4_combout  & ( \id_stage|forwarding_da|Mux6~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux6~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux6~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux6~4_combout  & ( \id_stage|forwarding_da|Mux6~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux6~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux6~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux6~4_combout  & ( !\id_stage|forwarding_da|Mux6~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux6~7_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux6~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux6~4_combout  & ( 
// !\id_stage|forwarding_da|Mux6~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux6~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux6~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux6~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux6~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux6~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~9 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~10_combout  = ( \id_stage|forwarding_da|Mux6~9_combout  & ( ((!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [25])) # (\id_stage|forwarding_da|Mux12~1_combout ) ) ) # ( !\id_stage|forwarding_da|Mux6~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux12~1_combout  & (!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [25])) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\em_reg|malu [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~10 .lut_mask = 64'h080808085D5D5D5D;
defparam \id_stage|forwarding_da|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux6~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux6~11_combout  = ( \id_stage|forwarding_da|Mux6~10_combout  & ( \mem_stage|mem_out_mux|y[25]~6_combout  & ( (!\id_stage|fwda [1]) # ((\exe_stage|call_sub|y[25]~149_combout ) # (\id_stage|forwarding_da|Mux12~0_combout )) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux6~10_combout  & ( \mem_stage|mem_out_mux|y[25]~6_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|fwda [1]) # (\exe_stage|call_sub|y[25]~149_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux6~10_combout  & 
// ( !\mem_stage|mem_out_mux|y[25]~6_combout  & ( ((\id_stage|fwda [1] & \exe_stage|call_sub|y[25]~149_combout )) # (\id_stage|forwarding_da|Mux12~0_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux6~10_combout  & ( !\mem_stage|mem_out_mux|y[25]~6_combout  & 
// ( (\id_stage|fwda [1] & (!\id_stage|forwarding_da|Mux12~0_combout  & \exe_stage|call_sub|y[25]~149_combout )) ) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\exe_stage|call_sub|y[25]~149_combout ),
	.datae(!\id_stage|forwarding_da|Mux6~10_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[25]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux6~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux6~11 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \id_stage|forwarding_da|Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N20
dffeas \de_reg|ea[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux6~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [25]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[25] .is_wysiwyg = "true";
defparam \de_reg|ea[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~115 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~115_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [26]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [26] ) + ( \exe_stage|agorithm_logic_unit|Add0~112  ))
// \exe_stage|agorithm_logic_unit|Add0~116  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [26]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [26] ) + ( \exe_stage|agorithm_logic_unit|Add0~112  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [26]),
	.datae(gnd),
	.dataf(!\de_reg|ea [26]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~112 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~115_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~116 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~115 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~115 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~55 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~55_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~26_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & ((\de_reg|ea [3]) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~26_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((!\de_reg|ea [2]) # (\de_reg|ea [3])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  & (((\de_reg|ea [3]) # (\de_reg|ea [2])) # 
// (\de_reg|ealuimm~q ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout  ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ea [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~51_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~55 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~55 .lut_mask = 64'hFF007F00DF005F00;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~23 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout  = ( \de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( !\de_reg|ea [3] ) ) ) # ( !\de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( (!\de_reg|ea 
// [3] & ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) ) # ( !\de_reg|ea [2] & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & ( (!\de_reg|ea [3] & 
// ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.datad(!\de_reg|eimm [16]),
	.datae(!\de_reg|ea [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~23 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~23 .lut_mask = 64'h084C0000084CCCCC;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[26]~150 (
// Equation(s):
// \exe_stage|call_sub|y[26]~150_combout  = ( \de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout  & ( (!\de_reg|ealuc [3]) # ((!\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ((\exe_stage|alu_b|y[31]~15_combout ))) # 
// (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (!\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout ))) ) ) ) # ( !\de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout  & ( !\de_reg|ealuc [3] ) ) ) # ( \de_reg|ealuc [2] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~23_combout  & ( (\de_reg|ealuc [3] & ((!\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ((\exe_stage|alu_b|y[31]~15_combout ))) # (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & 
// (!\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\exe_stage|alu_b|y[31]~15_combout ),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[26]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[26]~150 .extended_lut = "off";
defparam \exe_stage|call_sub|y[26]~150 .lut_mask = 64'h0000020EF0F0F2FE;
defparam \exe_stage|call_sub|y[26]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~9 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~9_combout  = ( \de_reg|ealuimm~q  & ( !\de_reg|ea [26] $ (!\de_reg|eimm [16]) ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|ea [26] $ (!\de_reg|eb [26]) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [26]),
	.datac(!\de_reg|eb [26]),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~9 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~9 .lut_mask = 64'h3C3C3C3C33CC33CC;
defparam \exe_stage|agorithm_logic_unit|s~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~66 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout  = ( \de_reg|eb [26] & ( \de_reg|ea [1] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [24]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) ) # ( !\de_reg|eb [26] & ( \de_reg|ea [1] & ( (!\de_reg|ealuimm~q 
//  & ((\de_reg|eb [24]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) ) # ( \de_reg|eb [26] & ( !\de_reg|ea [1] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( !\de_reg|eb [26] & ( !\de_reg|ea [1] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) 
// ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|eb [24]),
	.datad(gnd),
	.datae(!\de_reg|eb [26]),
	.dataf(!\de_reg|ea [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~66 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~66 .lut_mask = 64'h1111BBBB1B1B1B1B;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~67 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  & ( \de_reg|ea [0] & ( (\de_reg|ea [3]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  & ( \de_reg|ea [0] & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout  & !\de_reg|ea [3]) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  & ( !\de_reg|ea [0] & ( (!\de_reg|ea 
// [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout  & ( !\de_reg|ea [0] & ( (!\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout )) # (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~64_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ),
	.datad(!\de_reg|ea [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~44_combout ),
	.dataf(!\de_reg|ea [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~67 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~67 .lut_mask = 64'h550F550F330033FF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[26]~151 (
// Equation(s):
// \exe_stage|call_sub|y[26]~151_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (!\exe_stage|call_sub|y[17]~102_combout  & (((\exe_stage|call_sub|y[17]~101_combout )))) # (\exe_stage|call_sub|y[17]~102_combout  & 
// ((!\exe_stage|call_sub|y[17]~101_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout )) # (\exe_stage|call_sub|y[17]~101_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ))))) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (\exe_stage|call_sub|y[17]~102_combout  & ((!\exe_stage|call_sub|y[17]~101_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout )) # (\exe_stage|call_sub|y[17]~101_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~58_combout ),
	.datab(!\exe_stage|call_sub|y[17]~102_combout ),
	.datac(!\exe_stage|call_sub|y[17]~101_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~31_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[26]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[26]~151 .extended_lut = "off";
defparam \exe_stage|call_sub|y[26]~151 .lut_mask = 64'h101310131C1F1C1F;
defparam \exe_stage|call_sub|y[26]~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[26]~152 (
// Equation(s):
// \exe_stage|call_sub|y[26]~152_combout  = ( \exe_stage|alu_b|y[10]~8_combout  & ( \exe_stage|call_sub|y[26]~151_combout  & ( ((!\de_reg|ealuc [0] & ((\exe_stage|agorithm_logic_unit|s~9_combout ))) # (\de_reg|ealuc [0] & 
// (\exe_stage|call_sub|y[26]~150_combout ))) # (\exe_stage|call_sub|y[17]~105_combout ) ) ) ) # ( !\exe_stage|alu_b|y[10]~8_combout  & ( \exe_stage|call_sub|y[26]~151_combout  & ( (!\de_reg|ealuc [0] & (((\exe_stage|agorithm_logic_unit|s~9_combout  & 
// !\exe_stage|call_sub|y[17]~105_combout )))) # (\de_reg|ealuc [0] & (((\exe_stage|call_sub|y[17]~105_combout )) # (\exe_stage|call_sub|y[26]~150_combout ))) ) ) ) # ( \exe_stage|alu_b|y[10]~8_combout  & ( !\exe_stage|call_sub|y[26]~151_combout  & ( 
// (!\de_reg|ealuc [0] & (((\exe_stage|call_sub|y[17]~105_combout ) # (\exe_stage|agorithm_logic_unit|s~9_combout )))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[26]~150_combout  & ((!\exe_stage|call_sub|y[17]~105_combout )))) ) ) ) # ( 
// !\exe_stage|alu_b|y[10]~8_combout  & ( !\exe_stage|call_sub|y[26]~151_combout  & ( (!\exe_stage|call_sub|y[17]~105_combout  & ((!\de_reg|ealuc [0] & ((\exe_stage|agorithm_logic_unit|s~9_combout ))) # (\de_reg|ealuc [0] & 
// (\exe_stage|call_sub|y[26]~150_combout )))) ) ) )

	.dataa(!\de_reg|ealuc [0]),
	.datab(!\exe_stage|call_sub|y[26]~150_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|s~9_combout ),
	.datad(!\exe_stage|call_sub|y[17]~105_combout ),
	.datae(!\exe_stage|alu_b|y[10]~8_combout ),
	.dataf(!\exe_stage|call_sub|y[26]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[26]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[26]~152 .extended_lut = "off";
defparam \exe_stage|call_sub|y[26]~152 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \exe_stage|call_sub|y[26]~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[26]~154 (
// Equation(s):
// \exe_stage|call_sub|y[26]~154_combout  = ( \exe_stage|agorithm_logic_unit|Add0~115_sumout  & ( \exe_stage|call_sub|y[26]~152_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout ) # (\exe_stage|call_sub|y[17]~30_combout )) # 
// (\exe_stage|call_sub|y[26]~153_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~115_sumout  & ( \exe_stage|call_sub|y[26]~152_combout  & ( (\exe_stage|call_sub|y[17]~30_combout ) # (\exe_stage|call_sub|y[26]~153_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Add0~115_sumout  & ( !\exe_stage|call_sub|y[26]~152_combout  & ( (\exe_stage|call_sub|y[4]~39_combout ) # (\exe_stage|call_sub|y[26]~153_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~115_sumout  & ( 
// !\exe_stage|call_sub|y[26]~152_combout  & ( \exe_stage|call_sub|y[26]~153_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[26]~153_combout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(!\exe_stage|call_sub|y[4]~39_combout ),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~115_sumout ),
	.dataf(!\exe_stage|call_sub|y[26]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[26]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[26]~154 .extended_lut = "off";
defparam \exe_stage|call_sub|y[26]~154 .lut_mask = 64'h55555F5F77777F7F;
defparam \exe_stage|call_sub|y[26]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N8
dffeas \em_reg|malu[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[26]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[26] .is_wysiwyg = "true";
defparam \em_reg|malu[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N14
dffeas \id_stage|rf|register[2][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N49
dffeas \id_stage|rf|register[1][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N40
dffeas \id_stage|rf|register[5][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~4_combout  = ( \id_stage|rf|register[7][26]~q  & ( \id_stage|rf|register[5][26]~DUPLICATE_q  & ( ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][26]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[6][26]~q )))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[7][26]~q  & ( \id_stage|rf|register[5][26]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][26]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[6][26]~q )))) ) ) ) # ( \id_stage|rf|register[7][26]~q  & ( !\id_stage|rf|register[5][26]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][26]~q ))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[6][26]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[7][26]~q  & ( !\id_stage|rf|register[5][26]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][26]~q )) # 
// (\inst_reg|inst [17] & ((\id_stage|rf|register[6][26]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][26]~q ),
	.datad(!\id_stage|rf|register[6][26]~q ),
	.datae(!\id_stage|rf|register[7][26]~q ),
	.dataf(!\id_stage|rf|register[5][26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_db|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~5_combout  = ( \id_stage|rf|register[1][26]~q  & ( \id_stage|forwarding_db|Mux5~4_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][26]~q )) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][26]~q )))) ) ) ) # ( !\id_stage|rf|register[1][26]~q  & ( \id_stage|forwarding_db|Mux5~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[2][26]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][26]~q )))) ) ) ) # ( \id_stage|rf|register[1][26]~q  
// & ( !\id_stage|forwarding_db|Mux5~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[2][26]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[3][26]~q )))) ) ) ) # ( !\id_stage|rf|register[1][26]~q  & ( !\id_stage|forwarding_db|Mux5~4_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][26]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][26]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[2][26]~q ),
	.datad(!\id_stage|rf|register[3][26]~q ),
	.datae(!\id_stage|rf|register[1][26]~q ),
	.dataf(!\id_stage|forwarding_db|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~7_combout  = ( \id_stage|rf|register[13][26]~q  & ( \id_stage|rf|register[15][26]~q  & ( ((!\inst_reg|inst [17] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[14][26]~q )))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[13][26]~q  & ( \id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[14][26]~q 
// ))))) # (\inst_reg|inst [16] & (\inst_reg|inst [17])) ) ) ) # ( \id_stage|rf|register[13][26]~q  & ( !\id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[14][26]~q ))))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17])) ) ) ) # ( !\id_stage|rf|register[13][26]~q  & ( !\id_stage|rf|register[15][26]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|rf|register[12][26]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[14][26]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[12][26]~q ),
	.datad(!\id_stage|rf|register[14][26]~q ),
	.datae(!\id_stage|rf|register[13][26]~q ),
	.dataf(!\id_stage|rf|register[15][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \id_stage|forwarding_db|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~6_combout  = ( \id_stage|rf|register[9][26]~q  & ( \id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][26]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[11][26]~q ))) ) ) ) # ( !\id_stage|rf|register[9][26]~q  & ( \id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][26]~q 
// ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][26]~q )))) ) ) ) # ( \id_stage|rf|register[9][26]~q  & ( !\id_stage|rf|register[8][26]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][26]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][26]~q )))) ) ) ) # ( !\id_stage|rf|register[9][26]~q  & ( !\id_stage|rf|register[8][26]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][26]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][26]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][26]~q ),
	.datab(!\id_stage|rf|register[10][26]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[9][26]~q ),
	.dataf(!\id_stage|rf|register[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \id_stage|forwarding_db|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N8
dffeas \id_stage|rf|register[29][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N35
dffeas \id_stage|rf|register[17][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~1_combout  = ( \id_stage|rf|register[17][26]~q  & ( \id_stage|rf|register[25][26]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][26]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[29][26]~q ))) ) ) ) # ( !\id_stage|rf|register[17][26]~q  & ( \id_stage|rf|register[25][26]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[21][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][26]~q )))) ) ) ) # ( \id_stage|rf|register[17][26]~q  & ( !\id_stage|rf|register[25][26]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][26]~q )))) ) ) ) # ( !\id_stage|rf|register[17][26]~q  & ( !\id_stage|rf|register[25][26]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][26]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[29][26]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[21][26]~q ),
	.datae(!\id_stage|rf|register[17][26]~q ),
	.dataf(!\id_stage|rf|register[25][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_db|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \id_stage|rf|register[20][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \id_stage|rf|register[24][26] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][26] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~0_combout  = ( \id_stage|rf|register[16][26]~q  & ( \id_stage|rf|register[24][26]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[20][26]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[28][26]~q )))) ) ) ) # ( !\id_stage|rf|register[16][26]~q  & ( \id_stage|rf|register[24][26]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[20][26]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[28][26]~q ))))) ) ) ) # ( \id_stage|rf|register[16][26]~q  & ( !\id_stage|rf|register[24][26]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[20][26]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[28][26]~q ))))) ) ) ) # ( !\id_stage|rf|register[16][26]~q  & ( !\id_stage|rf|register[24][26]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[20][26]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[28][26]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[20][26]~q ),
	.datad(!\id_stage|rf|register[28][26]~q ),
	.datae(!\id_stage|rf|register[16][26]~q ),
	.dataf(!\id_stage|rf|register[24][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~3_combout  = ( \id_stage|rf|register[23][26]~q  & ( \id_stage|rf|register[31][26]~q  & ( ((!\inst_reg|inst [19] & ((\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[27][26]~q ))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[23][26]~q  & ( \id_stage|rf|register[31][26]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[27][26]~q 
// )))) # (\inst_reg|inst [18] & (((\inst_reg|inst [19])))) ) ) ) # ( \id_stage|rf|register[23][26]~q  & ( !\id_stage|rf|register[31][26]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[27][26]~q )))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[23][26]~q  & ( !\id_stage|rf|register[31][26]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[19][26]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[27][26]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[27][26]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[19][26]~q ),
	.datae(!\id_stage|rf|register[23][26]~q ),
	.dataf(!\id_stage|rf|register[31][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~3 .lut_mask = 64'h04C434F407C737F7;
defparam \id_stage|forwarding_db|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \id_stage|rf|register[22][26]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[26]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][26]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~2_combout  = ( \id_stage|rf|register[18][26]~q  & ( \id_stage|rf|register[30][26]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[26][26]~q )))) # (\inst_reg|inst [18] & (((\inst_reg|inst 
// [19])) # (\id_stage|rf|register[22][26]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[18][26]~q  & ( \id_stage|rf|register[30][26]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[26][26]~q )))) # (\inst_reg|inst [18] & 
// (((\inst_reg|inst [19])) # (\id_stage|rf|register[22][26]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[18][26]~q  & ( !\id_stage|rf|register[30][26]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[26][26]~q )))) # 
// (\inst_reg|inst [18] & (\id_stage|rf|register[22][26]~DUPLICATE_q  & (!\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[18][26]~q  & ( !\id_stage|rf|register[30][26]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & 
// \id_stage|rf|register[26][26]~q )))) # (\inst_reg|inst [18] & (\id_stage|rf|register[22][26]~DUPLICATE_q  & (!\inst_reg|inst [19]))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[22][26]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[26][26]~q ),
	.datae(!\id_stage|rf|register[18][26]~q ),
	.dataf(!\id_stage|rf|register[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~2 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \id_stage|forwarding_db|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~10_combout  = ( \id_stage|forwarding_db|Mux5~3_combout  & ( \id_stage|forwarding_db|Mux5~2_combout  & ( ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux5~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux5~1_combout ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux5~3_combout  & ( \id_stage|forwarding_db|Mux5~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux5~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux5~1_combout )))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) ) ) ) # ( \id_stage|forwarding_db|Mux5~3_combout  & ( 
// !\id_stage|forwarding_db|Mux5~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux5~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux5~1_combout )))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16])))) ) ) ) # ( !\id_stage|forwarding_db|Mux5~3_combout  & ( !\id_stage|forwarding_db|Mux5~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux5~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux5~1_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|forwarding_db|Mux5~1_combout ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|forwarding_db|Mux5~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux5~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~10 .lut_mask = 64'h02A207A752F257F7;
defparam \id_stage|forwarding_db|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~11_combout  = ( \id_stage|forwarding_db|Mux5~6_combout  & ( \id_stage|forwarding_db|Mux5~10_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux5~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux5~7_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux5~6_combout  & ( \id_stage|forwarding_db|Mux5~10_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux5~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux5~7_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux5~6_combout  & ( !\id_stage|forwarding_db|Mux5~10_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux5~5_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux5~7_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux5~6_combout  & ( 
// !\id_stage|forwarding_db|Mux5~10_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux5~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux5~7_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux5~5_combout ),
	.datad(!\id_stage|forwarding_db|Mux5~7_combout ),
	.datae(!\id_stage|forwarding_db|Mux5~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~11 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~8_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [26] & ( \id_stage|forwarding_db|Mux5~11_combout  & ( ((!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7])) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [26] & ( \id_stage|forwarding_db|Mux5~11_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [26] & ( !\id_stage|forwarding_db|Mux5~11_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\id_stage|forwarding_db|Mux5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~8 .lut_mask = 64'h0000888800FF88FF;
defparam \id_stage|forwarding_db|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux5~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux5~9_combout  = ( \exe_stage|call_sub|y[26]~154_combout  & ( \id_stage|forwarding_db|Mux5~8_combout  ) ) # ( !\exe_stage|call_sub|y[26]~154_combout  & ( \id_stage|forwarding_db|Mux5~8_combout  ) ) # ( 
// \exe_stage|call_sub|y[26]~154_combout  & ( !\id_stage|forwarding_db|Mux5~8_combout  & ( ((\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [26])) # (\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( !\exe_stage|call_sub|y[26]~154_combout  & ( 
// !\id_stage|forwarding_db|Mux5~8_combout  & ( (\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [26]) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\em_reg|malu [26]),
	.datae(!\exe_stage|call_sub|y[26]~154_combout ),
	.dataf(!\id_stage|forwarding_db|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux5~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux5~9 .lut_mask = 64'h00550F5FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \de_reg|eb[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[26] .is_wysiwyg = "true";
defparam \de_reg|eb[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N50
dffeas \em_reg|mb[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[26] .is_wysiwyg = "true";
defparam \em_reg|mb[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N48
cyclonev_lcell_comb \mem_stage|datain[26]~8 (
// Equation(s):
// \mem_stage|datain[26]~8_combout  = ( \em_reg|mb [26] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [26] ) ) ) # ( !\em_reg|mb [26] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [26] ) ) ) # ( \em_reg|mb [26] & ( !\mw_reg|wm2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [26]),
	.datad(gnd),
	.datae(!\em_reg|mb [26]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[26]~8 .extended_lut = "off";
defparam \mem_stage|datain[26]~8 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_stage|datain[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[25]~6 (
// Equation(s):
// \mem_stage|mem_out_mux|y[25]~6_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [25] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[25]~6 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[25]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem_stage|mem_out_mux|y[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N35
dffeas \mw_reg|wmo[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[25] .is_wysiwyg = "true";
defparam \mw_reg|wmo[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N32
dffeas \em_reg|mb[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[25] .is_wysiwyg = "true";
defparam \em_reg|mb[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N30
cyclonev_lcell_comb \mem_stage|datain[25]~13 (
// Equation(s):
// \mem_stage|datain[25]~13_combout  = ( \em_reg|mb [25] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [25] ) ) ) # ( !\em_reg|mb [25] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [25] ) ) ) # ( \em_reg|mb [25] & ( !\mw_reg|wm2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [25]),
	.datad(gnd),
	.datae(!\em_reg|mb [25]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[25]~13 .extended_lut = "off";
defparam \mem_stage|datain[25]~13 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_stage|datain[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[24]~5 (
// Equation(s):
// \mem_stage|mem_out_mux|y[24]~5_combout  = ( !\em_reg|malu [7] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\em_reg|malu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[24]~5 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[24]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \mem_stage|mem_out_mux|y[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \mw_reg|wmo[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[24]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[24] .is_wysiwyg = "true";
defparam \mw_reg|wmo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \em_reg|mb[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[24] .is_wysiwyg = "true";
defparam \em_reg|mb[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \mem_stage|datain[24]~12 (
// Equation(s):
// \mem_stage|datain[24]~12_combout  = ( \em_reg|mb [24] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [24]) ) ) # ( !\em_reg|mb [24] & ( (\mw_reg|wm2reg~q  & \mw_reg|wmo [24]) ) )

	.dataa(gnd),
	.datab(!\mw_reg|wm2reg~q ),
	.datac(!\mw_reg|wmo [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|mb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[24]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[24]~12 .extended_lut = "off";
defparam \mem_stage|datain[24]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mem_stage|datain[24]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[23]~4 (
// Equation(s):
// \mem_stage|mem_out_mux|y[23]~4_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [23] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[23]~4 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[23]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem_stage|mem_out_mux|y[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N53
dffeas \mw_reg|wmo[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[23]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[23] .is_wysiwyg = "true";
defparam \mw_reg|wmo[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \wb_stage|y[23]~4 (
// Equation(s):
// \wb_stage|y[23]~4_combout  = ( \mw_reg|wmo [23] & ( (\mw_reg|wm2reg~q ) # (\mw_reg|walu [23]) ) ) # ( !\mw_reg|wmo [23] & ( (\mw_reg|walu [23] & !\mw_reg|wm2reg~q ) ) )

	.dataa(!\mw_reg|walu [23]),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[23]~4 .extended_lut = "off";
defparam \wb_stage|y[23]~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \wb_stage|y[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N32
dffeas \id_stage|rf|register[13][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N14
dffeas \id_stage|rf|register[15][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N2
dffeas \id_stage|rf|register[14][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N45
cyclonev_lcell_comb \id_stage|rf|register[12][23]~feeder (
// Equation(s):
// \id_stage|rf|register[12][23]~feeder_combout  = ( \wb_stage|y[23]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][23]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N46
dffeas \id_stage|rf|register[12][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~8_combout  = ( \id_stage|rf|register[14][23]~q  & ( \id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][23]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[15][23]~q )))) ) ) ) # ( !\id_stage|rf|register[14][23]~q  & ( \id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[13][23]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][23]~q ))))) ) ) ) # ( \id_stage|rf|register[14][23]~q  & ( !\id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][23]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[14][23]~q  & ( !\id_stage|rf|register[12][23]~q  & ( (\inst_reg|inst [21] & 
// ((!\inst_reg|inst [22] & (\id_stage|rf|register[13][23]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[15][23]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[13][23]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[15][23]~q ),
	.datae(!\id_stage|rf|register[14][23]~q ),
	.dataf(!\id_stage|rf|register[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~8 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_da|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N14
dffeas \id_stage|rf|register[23][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N56
dffeas \id_stage|rf|register[31][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N33
cyclonev_lcell_comb \id_stage|rf|register[19][23]~feeder (
// Equation(s):
// \id_stage|rf|register[19][23]~feeder_combout  = ( \wb_stage|y[23]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][23]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N34
dffeas \id_stage|rf|register[19][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N44
dffeas \id_stage|rf|register[27][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~3_combout  = ( \id_stage|rf|register[19][23]~q  & ( \id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[31][23]~q )))) ) ) ) # ( !\id_stage|rf|register[19][23]~q  & ( \id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][23]~q ))))) ) ) ) # ( \id_stage|rf|register[19][23]~q  & ( !\id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[19][23]~q  & ( !\id_stage|rf|register[27][23]~q  & ( (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][23]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[23][23]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[31][23]~q ),
	.datae(!\id_stage|rf|register[19][23]~q ),
	.dataf(!\id_stage|rf|register[27][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \id_stage|forwarding_da|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N8
dffeas \id_stage|rf|register[24][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N11
dffeas \id_stage|rf|register[28][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N38
dffeas \id_stage|rf|register[20][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N53
dffeas \id_stage|rf|register[16][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~0_combout  = ( \id_stage|rf|register[20][23]~q  & ( \id_stage|rf|register[16][23]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[28][23]~q )))) ) ) ) # ( !\id_stage|rf|register[20][23]~q  & ( \id_stage|rf|register[16][23]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[24][23]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[28][23]~q  & \inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[20][23]~q  & ( !\id_stage|rf|register[16][23]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[24][23]~q  & ((\inst_reg|inst [24])))) # (\inst_reg|inst [23] 
// & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[28][23]~q )))) ) ) ) # ( !\id_stage|rf|register[20][23]~q  & ( !\id_stage|rf|register[16][23]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst 
// [23] & ((\id_stage|rf|register[28][23]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[24][23]~q ),
	.datac(!\id_stage|rf|register[28][23]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[20][23]~q ),
	.dataf(!\id_stage|rf|register[16][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~0 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_da|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \id_stage|rf|register[25][23]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][23]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N41
dffeas \id_stage|rf|register[17][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N16
dffeas \id_stage|rf|register[21][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N55
dffeas \id_stage|rf|register[29][23]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][23]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~1_combout  = ( \id_stage|rf|register[21][23]~q  & ( \id_stage|rf|register[29][23]~DUPLICATE_q  & ( ((!\inst_reg|inst [24] & ((\id_stage|rf|register[17][23]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[25][23]~DUPLICATE_q ))) # (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[21][23]~q  & ( \id_stage|rf|register[29][23]~DUPLICATE_q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[17][23]~q  & !\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[25][23]~DUPLICATE_q ))) ) ) ) # ( \id_stage|rf|register[21][23]~q  & ( !\id_stage|rf|register[29][23]~DUPLICATE_q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23]) # 
// (\id_stage|rf|register[17][23]~q )))) # (\inst_reg|inst [24] & (\id_stage|rf|register[25][23]~DUPLICATE_q  & ((!\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[21][23]~q  & ( !\id_stage|rf|register[29][23]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & ((\id_stage|rf|register[17][23]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[25][23]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[25][23]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[17][23]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[21][23]~q ),
	.dataf(!\id_stage|rf|register[29][23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \id_stage|forwarding_da|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \id_stage|rf|register[30][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N44
dffeas \id_stage|rf|register[22][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N49
dffeas \id_stage|rf|register[18][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \id_stage|rf|register[26][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~2_combout  = ( \id_stage|rf|register[18][23]~q  & ( \id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][23]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][23]~q ))) ) ) ) # ( !\id_stage|rf|register[18][23]~q  & ( \id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[22][23]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][23]~q )))) ) ) ) # ( \id_stage|rf|register[18][23]~q  & ( !\id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][23]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][23]~q )))) ) ) ) # ( !\id_stage|rf|register[18][23]~q  & ( !\id_stage|rf|register[26][23]~q  & ( (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][23]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][23]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][23]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[22][23]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[18][23]~q ),
	.dataf(!\id_stage|rf|register[26][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~2 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_da|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~4_combout  = ( \id_stage|forwarding_da|Mux8~1_combout  & ( \id_stage|forwarding_da|Mux8~2_combout  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|forwarding_da|Mux8~0_combout )))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22])) # (\id_stage|forwarding_da|Mux8~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux8~1_combout  & ( \id_stage|forwarding_da|Mux8~2_combout  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22]) # 
// (\id_stage|forwarding_da|Mux8~0_combout )))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux8~3_combout  & ((\inst_reg|inst [22])))) ) ) ) # ( \id_stage|forwarding_da|Mux8~1_combout  & ( !\id_stage|forwarding_da|Mux8~2_combout  & ( (!\inst_reg|inst 
// [21] & (((\id_stage|forwarding_da|Mux8~0_combout  & !\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|forwarding_da|Mux8~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux8~1_combout  & ( 
// !\id_stage|forwarding_da|Mux8~2_combout  & ( (!\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux8~0_combout  & !\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux8~3_combout  & ((\inst_reg|inst [22])))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|forwarding_da|Mux8~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux8~0_combout ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|forwarding_da|Mux8~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \id_stage|forwarding_da|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N56
dffeas \id_stage|rf|register[11][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N20
dffeas \id_stage|rf|register[10][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \id_stage|rf|register[9][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N46
dffeas \id_stage|rf|register[8][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~7_combout  = ( \id_stage|rf|register[9][23]~q  & ( \id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][23]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][23]~q ))) ) ) ) # ( !\id_stage|rf|register[9][23]~q  & ( \id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[10][23]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][23]~q  & (\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[9][23]~q  & ( !\id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[10][23]~q )))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22])) # (\id_stage|rf|register[11][23]~q ))) ) ) ) # ( !\id_stage|rf|register[9][23]~q  & ( !\id_stage|rf|register[8][23]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][23]~q ))) # (\inst_reg|inst 
// [21] & (\id_stage|rf|register[11][23]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][23]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[10][23]~q ),
	.datae(!\id_stage|rf|register[9][23]~q ),
	.dataf(!\id_stage|rf|register[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~7 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N8
dffeas \id_stage|rf|register[3][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \id_stage|rf|register[1][23]~feeder (
// Equation(s):
// \id_stage|rf|register[1][23]~feeder_combout  = ( \wb_stage|y[23]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][23]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \id_stage|rf|register[1][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N2
dffeas \id_stage|rf|register[5][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N29
dffeas \id_stage|rf|register[7][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \id_stage|rf|register[6][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N32
dffeas \id_stage|rf|register[4][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~5_combout  = ( \id_stage|rf|register[6][23]~q  & ( \id_stage|rf|register[4][23]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[5][23]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[7][23]~q )))) ) ) ) # ( !\id_stage|rf|register[6][23]~q  & ( \id_stage|rf|register[4][23]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[5][23]~q 
// )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][23]~q ))))) ) ) ) # ( \id_stage|rf|register[6][23]~q  & ( !\id_stage|rf|register[4][23]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[5][23]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[6][23]~q  & ( !\id_stage|rf|register[4][23]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[5][23]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[7][23]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[5][23]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[7][23]~q ),
	.datae(!\id_stage|rf|register[6][23]~q ),
	.dataf(!\id_stage|rf|register[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~5 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_da|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \id_stage|rf|register[2][23]~feeder (
// Equation(s):
// \id_stage|rf|register[2][23]~feeder_combout  = ( \wb_stage|y[23]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][23]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \id_stage|rf|register[2][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~6_combout  = ( \id_stage|forwarding_da|Mux8~5_combout  & ( \id_stage|rf|register[2][23]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][23]~q ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][23]~q ))) ) ) ) # ( !\id_stage|forwarding_da|Mux8~5_combout  & ( \id_stage|rf|register[2][23]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][23]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][23]~q )))) 
// ) ) ) # ( \id_stage|forwarding_da|Mux8~5_combout  & ( !\id_stage|rf|register[2][23]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][23]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][23]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux8~5_combout  & ( !\id_stage|rf|register[2][23]~q  & 
// ( (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][23]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][23]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[3][23]~q ),
	.datad(!\id_stage|rf|register[1][23]~q ),
	.datae(!\id_stage|forwarding_da|Mux8~5_combout ),
	.dataf(!\id_stage|rf|register[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~9_combout  = ( \id_stage|forwarding_da|Mux8~7_combout  & ( \id_stage|forwarding_da|Mux8~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux8~4_combout )) # 
// (\id_stage|forwarding_da|Mux27~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux8~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux8~7_combout  & ( 
// \id_stage|forwarding_da|Mux8~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux8~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux8~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux8~7_combout  & ( !\id_stage|forwarding_da|Mux8~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (((\id_stage|forwarding_da|Mux8~4_combout )) # (\id_stage|forwarding_da|Mux27~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux8~8_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux8~7_combout  & ( !\id_stage|forwarding_da|Mux8~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux8~4_combout )))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux8~8_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux8~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux8~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux8~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \id_stage|forwarding_da|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~10_combout  = ( \em_reg|malu [23] & ( \id_stage|forwarding_da|Mux8~9_combout  & ( (!\id_stage|forwarding_da|Mux12~2_combout ) # (\id_stage|forwarding_da|Mux12~1_combout ) ) ) ) # ( !\em_reg|malu [23] & ( 
// \id_stage|forwarding_da|Mux8~9_combout  & ( \id_stage|forwarding_da|Mux12~1_combout  ) ) ) # ( \em_reg|malu [23] & ( !\id_stage|forwarding_da|Mux8~9_combout  & ( (!\id_stage|forwarding_da|Mux12~2_combout  & !\id_stage|forwarding_da|Mux12~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datad(gnd),
	.datae(!\em_reg|malu [23]),
	.dataf(!\id_stage|forwarding_da|Mux8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~10 .lut_mask = 64'h0000C0C00F0FCFCF;
defparam \id_stage|forwarding_da|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux8~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux8~11_combout  = ( \mem_stage|mem_out_mux|y[23]~4_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|fwda [1]) # ((\exe_stage|call_sub|y[23]~139_combout )))) # (\id_stage|forwarding_da|Mux12~0_combout  & 
// (((\id_stage|forwarding_da|Mux8~10_combout )))) ) ) # ( !\mem_stage|mem_out_mux|y[23]~4_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|fwda [1] & (\exe_stage|call_sub|y[23]~139_combout ))) # (\id_stage|forwarding_da|Mux12~0_combout  
// & (((\id_stage|forwarding_da|Mux8~10_combout )))) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\exe_stage|call_sub|y[23]~139_combout ),
	.datad(!\id_stage|forwarding_da|Mux8~10_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|mem_out_mux|y[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux8~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux8~11 .lut_mask = 64'h043704378CBF8CBF;
defparam \id_stage|forwarding_da|Mux8~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \de_reg|ea[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux8~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [23]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[23] .is_wysiwyg = "true";
defparam \de_reg|ea[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[23]~138 (
// Equation(s):
// \exe_stage|call_sub|y[23]~138_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( \de_reg|eb [23] & ( (!\de_reg|ea [23] & (\exe_stage|call_sub|y[8]~66_combout  & ((!\de_reg|ealuimm~q ) # (\de_reg|eimm [16])))) # (\de_reg|ea [23] & (((!\de_reg|ealuimm~q 
// ) # (\exe_stage|call_sub|y[8]~66_combout )) # (\de_reg|eimm [16]))) ) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( \de_reg|eb [23] & ( (\exe_stage|call_sub|y[8]~66_combout  & (((!\de_reg|ealuimm~q ) # (\de_reg|ea [23])) # (\de_reg|eimm [16]))) ) ) ) 
// # ( \exe_stage|call_sub|y[4]~38_combout  & ( !\de_reg|eb [23] & ( (!\de_reg|ea [23] & (\de_reg|eimm [16] & (\exe_stage|call_sub|y[8]~66_combout  & \de_reg|ealuimm~q ))) # (\de_reg|ea [23] & (((\de_reg|eimm [16] & \de_reg|ealuimm~q )) # 
// (\exe_stage|call_sub|y[8]~66_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[4]~38_combout  & ( !\de_reg|eb [23] & ( (\exe_stage|call_sub|y[8]~66_combout  & (((\de_reg|eimm [16] & \de_reg|ealuimm~q )) # (\de_reg|ea [23]))) ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|ea [23]),
	.datac(!\exe_stage|call_sub|y[8]~66_combout ),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\exe_stage|call_sub|y[4]~38_combout ),
	.dataf(!\de_reg|eb [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[23]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[23]~138 .extended_lut = "off";
defparam \exe_stage|call_sub|y[23]~138 .lut_mask = 64'h030703170F073F17;
defparam \exe_stage|call_sub|y[23]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~6_combout  = ( \de_reg|ealuimm~q  & ( !\de_reg|ea [23] $ (!\de_reg|eimm [16]) ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|ea [23] $ (!\de_reg|eb [23]) ) )

	.dataa(!\de_reg|ea [23]),
	.datab(!\de_reg|eb [23]),
	.datac(!\de_reg|eimm [16]),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~6 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~6 .lut_mask = 64'h66665A5A66665A5A;
defparam \exe_stage|agorithm_logic_unit|s~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[23]~135 (
// Equation(s):
// \exe_stage|call_sub|y[23]~135_combout  = ( \exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & !\exe_stage|call_sub|y[17]~98_combout ) ) ) ) # ( 
// !\exe_stage|alu_b|y[31]~15_combout  & ( \exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout  & !\exe_stage|call_sub|y[17]~98_combout ) ) ) ) # ( \exe_stage|alu_b|y[31]~15_combout  & ( 
// !\exe_stage|call_sub|y[17]~99_combout  & ( ((\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ) # (\exe_stage|call_sub|y[17]~98_combout )) # (\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ) ) ) ) # ( !\exe_stage|alu_b|y[31]~15_combout  & ( 
// !\exe_stage|call_sub|y[17]~99_combout  & ( (!\exe_stage|call_sub|y[17]~98_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ) # (\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~52_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~20_combout ),
	.datac(!\exe_stage|call_sub|y[17]~98_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~19_combout ),
	.datae(!\exe_stage|alu_b|y[31]~15_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[23]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[23]~135 .extended_lut = "off";
defparam \exe_stage|call_sub|y[23]~135 .lut_mask = 64'h30F03FFFA0A0A0A0;
defparam \exe_stage|call_sub|y[23]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~59 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [21] & ( (!\de_reg|ea [0]) # (\de_reg|eb [20]) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [21] & ( (!\de_reg|ea [0] & (\de_reg|eb [23])) # (\de_reg|ea [0] & ((\de_reg|eb 
// [22]))) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [21] & ( (\de_reg|eb [20] & \de_reg|ea [0]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [21] & ( (!\de_reg|ea [0] & (\de_reg|eb [23])) # (\de_reg|ea [0] & ((\de_reg|eb [22]))) ) ) )

	.dataa(!\de_reg|eb [23]),
	.datab(!\de_reg|eb [20]),
	.datac(!\de_reg|eb [22]),
	.datad(!\de_reg|ea [0]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~59 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~59 .lut_mask = 64'h550F0033550FFF33;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~60 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout  & ( ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16])))) # 
// (\de_reg|ea [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout ),
	.datac(!\de_reg|ea [3]),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~60 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~60 .lut_mask = 64'h207020702F7F2F7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~25 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ))) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout  & ( (\de_reg|ea [2] & (!\de_reg|ea [3] & \exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout )) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~25 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~25 .lut_mask = 64'h00500050A0F0A0F0;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[23]~136 (
// Equation(s):
// \exe_stage|call_sub|y[23]~136_combout  = ( \exe_stage|call_sub|y[17]~102_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  ) ) ) # ( !\exe_stage|call_sub|y[17]~102_combout  & ( 
// \exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout  ) ) ) # ( \exe_stage|call_sub|y[17]~102_combout  & ( !\exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~49_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[17]~102_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[23]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[23]~136 .extended_lut = "off";
defparam \exe_stage|call_sub|y[23]~136 .lut_mask = 64'h0000333355550F0F;
defparam \exe_stage|call_sub|y[23]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[23]~137 (
// Equation(s):
// \exe_stage|call_sub|y[23]~137_combout  = ( \exe_stage|call_sub|y[23]~136_combout  & ( \exe_stage|call_sub|y[17]~105_combout  & ( (\de_reg|ealuc [0]) # (\exe_stage|alu_b|y[7]~2_combout ) ) ) ) # ( !\exe_stage|call_sub|y[23]~136_combout  & ( 
// \exe_stage|call_sub|y[17]~105_combout  & ( (\exe_stage|alu_b|y[7]~2_combout  & !\de_reg|ealuc [0]) ) ) ) # ( \exe_stage|call_sub|y[23]~136_combout  & ( !\exe_stage|call_sub|y[17]~105_combout  & ( (!\de_reg|ealuc [0] & 
// (\exe_stage|agorithm_logic_unit|s~6_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[23]~135_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[23]~136_combout  & ( !\exe_stage|call_sub|y[17]~105_combout  & ( (!\de_reg|ealuc [0] & 
// (\exe_stage|agorithm_logic_unit|s~6_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[23]~135_combout ))) ) ) )

	.dataa(!\exe_stage|alu_b|y[7]~2_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|agorithm_logic_unit|s~6_combout ),
	.datad(!\exe_stage|call_sub|y[23]~135_combout ),
	.datae(!\exe_stage|call_sub|y[23]~136_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[23]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[23]~137 .extended_lut = "off";
defparam \exe_stage|call_sub|y[23]~137 .lut_mask = 64'h0C3F0C3F44447777;
defparam \exe_stage|call_sub|y[23]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[23]~139 (
// Equation(s):
// \exe_stage|call_sub|y[23]~139_combout  = ( \exe_stage|call_sub|y[23]~137_combout  & ( (((\exe_stage|agorithm_logic_unit|Add0~103_sumout  & \exe_stage|call_sub|y[4]~39_combout )) # (\exe_stage|call_sub|y[17]~30_combout )) # 
// (\exe_stage|call_sub|y[23]~138_combout ) ) ) # ( !\exe_stage|call_sub|y[23]~137_combout  & ( ((\exe_stage|agorithm_logic_unit|Add0~103_sumout  & \exe_stage|call_sub|y[4]~39_combout )) # (\exe_stage|call_sub|y[23]~138_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[23]~138_combout ),
	.datab(!\exe_stage|call_sub|y[17]~30_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~103_sumout ),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[23]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[23]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[23]~139 .extended_lut = "off";
defparam \exe_stage|call_sub|y[23]~139 .lut_mask = 64'h555F555F777F777F;
defparam \exe_stage|call_sub|y[23]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N8
dffeas \em_reg|malu[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[23]~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[23] .is_wysiwyg = "true";
defparam \em_reg|malu[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~7_combout  = ( \id_stage|rf|register[14][23]~q  & ( \id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][23]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][23]~q ))) ) ) ) # ( !\id_stage|rf|register[14][23]~q  & ( \id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[13][23]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][23]~q  & ((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[14][23]~q  & ( !\id_stage|rf|register[12][23]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[13][23]~q  & \inst_reg|inst [16])))) # (\inst_reg|inst [17] 
// & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[15][23]~q ))) ) ) ) # ( !\id_stage|rf|register[14][23]~q  & ( !\id_stage|rf|register[12][23]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][23]~q ))) # 
// (\inst_reg|inst [17] & (\id_stage|rf|register[15][23]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[15][23]~q ),
	.datac(!\id_stage|rf|register[13][23]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[14][23]~q ),
	.dataf(!\id_stage|rf|register[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~7 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \id_stage|forwarding_db|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N4
dffeas \id_stage|rf|register[25][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N56
dffeas \id_stage|rf|register[29][23] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][23] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~1_combout  = ( \id_stage|rf|register[29][23]~q  & ( \id_stage|rf|register[17][23]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[21][23]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[25][23]~q ) # (\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[29][23]~q  & ( \id_stage|rf|register[17][23]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[21][23]~q ))) # (\inst_reg|inst 
// [19] & (((!\inst_reg|inst [18] & \id_stage|rf|register[25][23]~q )))) ) ) ) # ( \id_stage|rf|register[29][23]~q  & ( !\id_stage|rf|register[17][23]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[21][23]~q  & (\inst_reg|inst [18]))) # 
// (\inst_reg|inst [19] & (((\id_stage|rf|register[25][23]~q ) # (\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[29][23]~q  & ( !\id_stage|rf|register[17][23]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[21][23]~q  & (\inst_reg|inst 
// [18]))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18] & \id_stage|rf|register[25][23]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[21][23]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[25][23]~q ),
	.datae(!\id_stage|rf|register[29][23]~q ),
	.dataf(!\id_stage|rf|register[17][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_db|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~0_combout  = ( \id_stage|rf|register[16][23]~q  & ( \id_stage|rf|register[20][23]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[28][23]~q )))) ) ) ) # ( !\id_stage|rf|register[16][23]~q  & ( \id_stage|rf|register[20][23]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[28][23]~q ))))) ) ) ) # ( \id_stage|rf|register[16][23]~q  & ( !\id_stage|rf|register[20][23]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[28][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[16][23]~q  & ( !\id_stage|rf|register[20][23]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & (\id_stage|rf|register[24][23]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[28][23]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[24][23]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[28][23]~q ),
	.datae(!\id_stage|rf|register[16][23]~q ),
	.dataf(!\id_stage|rf|register[20][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \id_stage|forwarding_db|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~3_combout  = ( \id_stage|rf|register[19][23]~q  & ( \id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][23]~q )))) ) ) ) # ( !\id_stage|rf|register[19][23]~q  & ( \id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][23]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][23]~q ))))) ) ) ) # ( \id_stage|rf|register[19][23]~q  & ( !\id_stage|rf|register[27][23]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[19][23]~q  & ( !\id_stage|rf|register[27][23]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[23][23]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[31][23]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[23][23]~q ),
	.datad(!\id_stage|rf|register[31][23]~q ),
	.datae(!\id_stage|rf|register[19][23]~q ),
	.dataf(!\id_stage|rf|register[27][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~2_combout  = ( \id_stage|rf|register[18][23]~q  & ( \id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][23]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][23]~q )))) ) ) ) # ( !\id_stage|rf|register[18][23]~q  & ( \id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][23]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][23]~q ))))) ) ) ) # ( \id_stage|rf|register[18][23]~q  & ( !\id_stage|rf|register[26][23]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][23]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[18][23]~q  & ( !\id_stage|rf|register[26][23]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][23]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][23]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[22][23]~q ),
	.datad(!\id_stage|rf|register[30][23]~q ),
	.datae(!\id_stage|rf|register[18][23]~q ),
	.dataf(!\id_stage|rf|register[26][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~10_combout  = ( \id_stage|forwarding_db|Mux8~3_combout  & ( \id_stage|forwarding_db|Mux8~2_combout  & ( ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux8~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux8~1_combout ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux8~3_combout  & ( \id_stage|forwarding_db|Mux8~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux8~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux8~1_combout )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16])) ) ) ) # ( \id_stage|forwarding_db|Mux8~3_combout  & ( 
// !\id_stage|forwarding_db|Mux8~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux8~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux8~1_combout )))) # (\inst_reg|inst [17] & (\inst_reg|inst 
// [16])) ) ) ) # ( !\id_stage|forwarding_db|Mux8~3_combout  & ( !\id_stage|forwarding_db|Mux8~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux8~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux8~1_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux8~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux8~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux8~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~10 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_db|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N32
dffeas \id_stage|rf|register[2][23]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][23]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N16
dffeas \id_stage|rf|register[1][23]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][23]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \id_stage|rf|register[5][23]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[23]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][23]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~4_combout  = ( \id_stage|rf|register[6][23]~q  & ( \id_stage|rf|register[5][23]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][23]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & ((!\inst_reg|inst 
// [16]) # ((\id_stage|rf|register[7][23]~q )))) ) ) ) # ( !\id_stage|rf|register[6][23]~q  & ( \id_stage|rf|register[5][23]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][23]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & 
// (\inst_reg|inst [16] & ((\id_stage|rf|register[7][23]~q )))) ) ) ) # ( \id_stage|rf|register[6][23]~q  & ( !\id_stage|rf|register[5][23]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][23]~q ))) # (\inst_reg|inst 
// [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[7][23]~q )))) ) ) ) # ( !\id_stage|rf|register[6][23]~q  & ( !\id_stage|rf|register[5][23]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][23]~q ))) # 
// (\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|rf|register[7][23]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][23]~q ),
	.datad(!\id_stage|rf|register[7][23]~q ),
	.datae(!\id_stage|rf|register[6][23]~q ),
	.dataf(!\id_stage|rf|register[5][23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~5_combout  = ( \id_stage|rf|register[1][23]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux8~4_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[2][23]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][23]~q ))) ) ) ) # ( !\id_stage|rf|register[1][23]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux8~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[2][23]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[3][23]~q ))) ) ) ) # ( \id_stage|rf|register[1][23]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux8~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((\id_stage|rf|register[2][23]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[3][23]~q )))) ) ) ) # ( !\id_stage|rf|register[1][23]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_db|Mux8~4_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][23]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[3][23]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[3][23]~q ),
	.datad(!\id_stage|rf|register[2][23]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[1][23]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~5 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~6_combout  = ( \id_stage|rf|register[9][23]~q  & ( \id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][23]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[11][23]~q )))) ) ) ) # ( !\id_stage|rf|register[9][23]~q  & ( \id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[10][23]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][23]~q ))))) ) ) ) # ( \id_stage|rf|register[9][23]~q  & ( !\id_stage|rf|register[8][23]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst 
// [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][23]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][23]~q ))))) ) ) ) # ( !\id_stage|rf|register[9][23]~q  & ( !\id_stage|rf|register[8][23]~q  & ( (\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16] & (\id_stage|rf|register[10][23]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[11][23]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[10][23]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[11][23]~q ),
	.datae(!\id_stage|rf|register[9][23]~q ),
	.dataf(!\id_stage|rf|register[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_db|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~11_combout  = ( \id_stage|forwarding_db|Mux8~5_combout  & ( \id_stage|forwarding_db|Mux8~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux8~10_combout ) # 
// (\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux8~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux8~5_combout  & ( 
// \id_stage|forwarding_db|Mux8~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux8~10_combout ) # (\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux8~7_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux8~5_combout  & ( !\id_stage|forwarding_db|Mux8~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux8~10_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux8~7_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux8~5_combout  & ( !\id_stage|forwarding_db|Mux8~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout  & \id_stage|forwarding_db|Mux8~10_combout )))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux8~7_combout  & (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux8~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux8~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux8~5_combout ),
	.dataf(!\id_stage|forwarding_db|Mux8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~11 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \id_stage|forwarding_db|Mux8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~8_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [23] & ( \id_stage|forwarding_db|Mux8~11_combout  & ( ((!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [23] & ( \id_stage|forwarding_db|Mux8~11_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [23] & ( !\id_stage|forwarding_db|Mux8~11_combout  & ( (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\id_stage|forwarding_db|Mux8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~8 .lut_mask = 64'h0000C0C05555D5D5;
defparam \id_stage|forwarding_db|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux8~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux8~9_combout  = ( \exe_stage|call_sub|y[23]~139_combout  & ( \id_stage|forwarding_db|Mux8~8_combout  ) ) # ( !\exe_stage|call_sub|y[23]~139_combout  & ( \id_stage|forwarding_db|Mux8~8_combout  ) ) # ( 
// \exe_stage|call_sub|y[23]~139_combout  & ( !\id_stage|forwarding_db|Mux8~8_combout  & ( ((\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [23])) # (\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( !\exe_stage|call_sub|y[23]~139_combout  & ( 
// !\id_stage|forwarding_db|Mux8~8_combout  & ( (\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [23]) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\em_reg|malu [23]),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[23]~139_combout ),
	.dataf(!\id_stage|forwarding_db|Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux8~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux8~9 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \de_reg|eb[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[23] .is_wysiwyg = "true";
defparam \de_reg|eb[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \em_reg|mb[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[23] .is_wysiwyg = "true";
defparam \em_reg|mb[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N51
cyclonev_lcell_comb \mem_stage|datain[23]~11 (
// Equation(s):
// \mem_stage|datain[23]~11_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [23] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|mb [23]),
	.datad(!\mw_reg|wmo [23]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[23]~11 .extended_lut = "off";
defparam \mem_stage|datain[23]~11 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mem_stage|datain[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[22]~9 (
// Equation(s):
// \mem_stage|mem_out_mux|y[22]~9_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [22] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[22]~9 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[22]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem_stage|mem_out_mux|y[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N56
dffeas \mw_reg|wmo[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[22] .is_wysiwyg = "true";
defparam \mw_reg|wmo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \em_reg|mb[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[22] .is_wysiwyg = "true";
defparam \em_reg|mb[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \mem_stage|datain[22]~16 (
// Equation(s):
// \mem_stage|datain[22]~16_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [22] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [22]),
	.datad(!\em_reg|mb [22]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[22]~16 .extended_lut = "off";
defparam \mem_stage|datain[22]~16 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[21]~8 (
// Equation(s):
// \mem_stage|mem_out_mux|y[21]~8_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [21])

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[21]~8 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[21]~8 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \mem_stage|mem_out_mux|y[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N32
dffeas \mw_reg|wmo[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[21]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[21] .is_wysiwyg = "true";
defparam \mw_reg|wmo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N32
dffeas \em_reg|mb[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[21] .is_wysiwyg = "true";
defparam \em_reg|mb[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \mem_stage|datain[21]~15 (
// Equation(s):
// \mem_stage|datain[21]~15_combout  = ( \em_reg|mb [21] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [21] ) ) ) # ( !\em_reg|mb [21] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [21] ) ) ) # ( \em_reg|mb [21] & ( !\mw_reg|wm2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [21]),
	.datad(gnd),
	.datae(!\em_reg|mb [21]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[21]~15 .extended_lut = "off";
defparam \mem_stage|datain[21]~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_stage|datain[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N33
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[20]~7 (
// Equation(s):
// \mem_stage|mem_out_mux|y[20]~7_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[20]~7 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[20]~7 .lut_mask = 64'h00F000F000F000F0;
defparam \mem_stage|mem_out_mux|y[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N35
dffeas \mw_reg|wmo[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[20]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[20] .is_wysiwyg = "true";
defparam \mw_reg|wmo[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N14
dffeas \em_reg|mb[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[20] .is_wysiwyg = "true";
defparam \em_reg|mb[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N6
cyclonev_lcell_comb \mem_stage|datain[20]~14 (
// Equation(s):
// \mem_stage|datain[20]~14_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [20] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [20]),
	.datad(!\em_reg|mb [20]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[20]~14 .extended_lut = "off";
defparam \mem_stage|datain[20]~14 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[18]~11 (
// Equation(s):
// \mem_stage|mem_out_mux|y[18]~11_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[18]~11 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[18]~11 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \mem_stage|mem_out_mux|y[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N14
dffeas \mw_reg|wmo[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[18]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[18] .is_wysiwyg = "true";
defparam \mw_reg|wmo[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \em_reg|mb[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[18] .is_wysiwyg = "true";
defparam \em_reg|mb[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N15
cyclonev_lcell_comb \mem_stage|datain[18]~18 (
// Equation(s):
// \mem_stage|datain[18]~18_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [18] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [18]),
	.datad(!\em_reg|mb [18]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[18]~18 .extended_lut = "off";
defparam \mem_stage|datain[18]~18 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[17]~10 (
// Equation(s):
// \mem_stage|mem_out_mux|y[17]~10_combout  = (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[17]~10 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[17]~10 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \mem_stage|mem_out_mux|y[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N14
dffeas \mw_reg|wmo[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mem_stage|mem_out_mux|y[17]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[17] .is_wysiwyg = "true";
defparam \mw_reg|wmo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N59
dffeas \em_reg|mb[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[17] .is_wysiwyg = "true";
defparam \em_reg|mb[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \mem_stage|datain[17]~17 (
// Equation(s):
// \mem_stage|datain[17]~17_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [17] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [17]),
	.datad(!\em_reg|mb [17]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[17]~17 .extended_lut = "off";
defparam \mem_stage|datain[17]~17 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_stage|datain[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[27]~2 (
// Equation(s):
// \mem_stage|mem_out_mux|y[27]~2_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [27] & ( !\em_reg|malu [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[27]~2 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[27]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_stage|mem_out_mux|y[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \mw_reg|walu[27]~feeder (
// Equation(s):
// \mw_reg|walu[27]~feeder_combout  = ( \em_reg|malu [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|walu[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|walu[27]~feeder .extended_lut = "off";
defparam \mw_reg|walu[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|walu[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \mw_reg|walu[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|walu[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[27] .is_wysiwyg = "true";
defparam \mw_reg|walu[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N27
cyclonev_lcell_comb \wb_stage|y[27]~2 (
// Equation(s):
// \wb_stage|y[27]~2_combout  = ( \mw_reg|walu [27] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [27] ) ) ) # ( !\mw_reg|walu [27] & ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [27] ) ) ) # ( \mw_reg|walu [27] & ( !\mw_reg|wm2reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [27]),
	.datad(gnd),
	.datae(!\mw_reg|walu [27]),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[27]~2 .extended_lut = "off";
defparam \wb_stage|y[27]~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \wb_stage|y[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N8
dffeas \id_stage|rf|register[9][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N50
dffeas \id_stage|rf|register[11][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N29
dffeas \id_stage|rf|register[10][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N51
cyclonev_lcell_comb \id_stage|rf|register[8][27]~feeder (
// Equation(s):
// \id_stage|rf|register[8][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N52
dffeas \id_stage|rf|register[8][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~7_combout  = ( \id_stage|rf|register[10][27]~q  & ( \id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][27]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][27]~q )))) ) ) ) # ( !\id_stage|rf|register[10][27]~q  & ( \id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[9][27]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][27]~q ))))) ) ) ) # ( \id_stage|rf|register[10][27]~q  & ( !\id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][27]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][27]~q ))))) ) ) ) # ( !\id_stage|rf|register[10][27]~q  & ( !\id_stage|rf|register[8][27]~q  & ( (\inst_reg|inst [21] & 
// ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][27]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][27]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[9][27]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[11][27]~q ),
	.datae(!\id_stage|rf|register[10][27]~q ),
	.dataf(!\id_stage|rf|register[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~7 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_da|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N32
dffeas \id_stage|rf|register[13][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N26
dffeas \id_stage|rf|register[14][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N8
dffeas \id_stage|rf|register[15][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \id_stage|rf|register[12][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~8_combout  = ( \id_stage|rf|register[15][27]~q  & ( \id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22])) # (\id_stage|rf|register[13][27]~q ))) ) ) ) # ( !\id_stage|rf|register[15][27]~q  & ( \id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[13][27]~q  & (!\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[15][27]~q  & ( !\id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [21] 
// & (((\inst_reg|inst [22])) # (\id_stage|rf|register[13][27]~q ))) ) ) ) # ( !\id_stage|rf|register[15][27]~q  & ( !\id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst 
// [21] & (\id_stage|rf|register[13][27]~q  & (!\inst_reg|inst [22]))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[13][27]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[14][27]~q ),
	.datae(!\id_stage|rf|register[15][27]~q ),
	.dataf(!\id_stage|rf|register[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~8 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_da|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N55
dffeas \id_stage|rf|register[29][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N41
dffeas \id_stage|rf|register[25][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N8
dffeas \id_stage|rf|register[17][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N52
dffeas \id_stage|rf|register[21][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~1_combout  = ( \id_stage|rf|register[17][27]~q  & ( \id_stage|rf|register[21][27]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][27]~q ))) ) ) ) # ( !\id_stage|rf|register[17][27]~q  & ( \id_stage|rf|register[21][27]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][27]~q )))) ) ) ) # ( \id_stage|rf|register[17][27]~q  & ( !\id_stage|rf|register[21][27]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][27]~q )))) ) ) ) # ( !\id_stage|rf|register[17][27]~q  & ( !\id_stage|rf|register[21][27]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][27]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[29][27]~q ),
	.datac(!\id_stage|rf|register[25][27]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[17][27]~q ),
	.dataf(!\id_stage|rf|register[21][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N3
cyclonev_lcell_comb \id_stage|rf|register[31][27]~feeder (
// Equation(s):
// \id_stage|rf|register[31][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \id_stage|rf|register[31][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N44
dffeas \id_stage|rf|register[23][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N24
cyclonev_lcell_comb \id_stage|rf|register[27][27]~feeder (
// Equation(s):
// \id_stage|rf|register[27][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N26
dffeas \id_stage|rf|register[27][27]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][27]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \id_stage|rf|register[19][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~3_combout  = ( \id_stage|rf|register[27][27]~DUPLICATE_q  & ( \id_stage|rf|register[19][27]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][27]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][27]~q ))) ) ) ) # ( !\id_stage|rf|register[27][27]~DUPLICATE_q  & ( \id_stage|rf|register[19][27]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][27]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][27]~q )))) ) ) ) # ( \id_stage|rf|register[27][27]~DUPLICATE_q  & ( !\id_stage|rf|register[19][27]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][27]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][27]~q )))) ) ) ) # ( !\id_stage|rf|register[27][27]~DUPLICATE_q  & ( !\id_stage|rf|register[19][27]~q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][27]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][27]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[31][27]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[23][27]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[27][27]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_da|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N32
dffeas \id_stage|rf|register[28][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N2
dffeas \id_stage|rf|register[16][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N40
dffeas \id_stage|rf|register[24][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N53
dffeas \id_stage|rf|register[20][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~0_combout  = ( \id_stage|rf|register[24][27]~q  & ( \id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[16][27]~q ) # (\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((!\inst_reg|inst 
// [24])) # (\id_stage|rf|register[28][27]~q ))) ) ) ) # ( !\id_stage|rf|register[24][27]~q  & ( \id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[16][27]~q )))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24])) # (\id_stage|rf|register[28][27]~q ))) ) ) ) # ( \id_stage|rf|register[24][27]~q  & ( !\id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[16][27]~q ) # (\inst_reg|inst [24])))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[28][27]~q  & (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[24][27]~q  & ( !\id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[16][27]~q )))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[28][27]~q  & (\inst_reg|inst [24]))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[28][27]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[16][27]~q ),
	.datae(!\id_stage|rf|register[24][27]~q ),
	.dataf(!\id_stage|rf|register[20][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \id_stage|forwarding_da|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N53
dffeas \id_stage|rf|register[30][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N41
dffeas \id_stage|rf|register[26][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N59
dffeas \id_stage|rf|register[22][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \id_stage|rf|register[18][27]~feeder (
// Equation(s):
// \id_stage|rf|register[18][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N26
dffeas \id_stage|rf|register[18][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~2_combout  = ( \id_stage|rf|register[22][27]~q  & ( \id_stage|rf|register[18][27]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][27]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][27]~q ))) ) ) ) # ( !\id_stage|rf|register[22][27]~q  & ( \id_stage|rf|register[18][27]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[26][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][27]~q )))) ) ) ) # ( \id_stage|rf|register[22][27]~q  & ( !\id_stage|rf|register[18][27]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][27]~q )))) ) ) ) # ( !\id_stage|rf|register[22][27]~q  & ( !\id_stage|rf|register[18][27]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][27]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][27]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][27]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[26][27]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[22][27]~q ),
	.dataf(!\id_stage|rf|register[18][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_da|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~4_combout  = ( \id_stage|forwarding_da|Mux4~0_combout  & ( \id_stage|forwarding_da|Mux4~2_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux4~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux4~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux4~0_combout  & ( \id_stage|forwarding_da|Mux4~2_combout  & ( (!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux4~1_combout  & ((\inst_reg|inst [21])))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux4~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux4~0_combout  & ( !\id_stage|forwarding_da|Mux4~2_combout  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # 
// (\id_stage|forwarding_da|Mux4~1_combout ))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux4~3_combout  & \inst_reg|inst [21])))) ) ) ) # ( !\id_stage|forwarding_da|Mux4~0_combout  & ( !\id_stage|forwarding_da|Mux4~2_combout  & ( (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux4~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux4~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|forwarding_da|Mux4~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux4~3_combout ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|forwarding_da|Mux4~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~4 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \id_stage|rf|register[2][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \id_stage|rf|register[3][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N4
dffeas \id_stage|rf|register[1][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N21
cyclonev_lcell_comb \id_stage|rf|register[4][27]~feeder (
// Equation(s):
// \id_stage|rf|register[4][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N23
dffeas \id_stage|rf|register[4][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N17
dffeas \id_stage|rf|register[7][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N40
dffeas \id_stage|rf|register[5][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \id_stage|rf|register[6][27]~feeder (
// Equation(s):
// \id_stage|rf|register[6][27]~feeder_combout  = ( \wb_stage|y[27]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[6][27]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N26
dffeas \id_stage|rf|register[6][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~5_combout  = ( \id_stage|rf|register[5][27]~q  & ( \id_stage|rf|register[6][27]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[4][27]~q ))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # 
// (\id_stage|rf|register[7][27]~q )))) ) ) ) # ( !\id_stage|rf|register[5][27]~q  & ( \id_stage|rf|register[6][27]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[4][27]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22] 
// & \id_stage|rf|register[7][27]~q )))) ) ) ) # ( \id_stage|rf|register[5][27]~q  & ( !\id_stage|rf|register[6][27]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[4][27]~q  & (!\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22]) 
// # (\id_stage|rf|register[7][27]~q )))) ) ) ) # ( !\id_stage|rf|register[5][27]~q  & ( !\id_stage|rf|register[6][27]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[4][27]~q  & (!\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22] 
// & \id_stage|rf|register[7][27]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[4][27]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[7][27]~q ),
	.datae(!\id_stage|rf|register[5][27]~q ),
	.dataf(!\id_stage|rf|register[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~5 .lut_mask = 64'h404370734C4F7C7F;
defparam \id_stage|forwarding_da|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~6_combout  = ( \id_stage|rf|register[1][27]~q  & ( \id_stage|forwarding_da|Mux4~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][27]~q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][27]~q )))) ) ) ) # ( !\id_stage|rf|register[1][27]~q  & ( \id_stage|forwarding_da|Mux4~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][27]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][27]~q )))) ) ) ) # ( \id_stage|rf|register[1][27]~q  
// & ( !\id_stage|forwarding_da|Mux4~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][27]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[3][27]~q )))) ) ) ) # ( !\id_stage|rf|register[1][27]~q  & ( !\id_stage|forwarding_da|Mux4~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][27]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][27]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[2][27]~q ),
	.datad(!\id_stage|rf|register[3][27]~q ),
	.datae(!\id_stage|rf|register[1][27]~q ),
	.dataf(!\id_stage|forwarding_da|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~9_combout  = ( \id_stage|forwarding_da|Mux4~4_combout  & ( \id_stage|forwarding_da|Mux4~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux4~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux4~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux4~4_combout  & ( \id_stage|forwarding_da|Mux4~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux4~7_combout  & ((\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// (\id_stage|forwarding_da|Mux4~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux4~4_combout  & ( !\id_stage|forwarding_da|Mux4~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # 
// (\id_stage|forwarding_da|Mux4~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux4~8_combout  & \id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux4~4_combout  & ( 
// !\id_stage|forwarding_da|Mux4~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux4~7_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux4~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux4~7_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux4~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux4~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~9 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_da|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~10_combout  = ( \id_stage|forwarding_da|Mux4~9_combout  & ( ((!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [27])) # (\id_stage|forwarding_da|Mux12~1_combout ) ) ) # ( !\id_stage|forwarding_da|Mux4~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux12~1_combout  & (!\id_stage|forwarding_da|Mux12~2_combout  & \em_reg|malu [27])) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\em_reg|malu [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~10 .lut_mask = 64'h080808085D5D5D5D;
defparam \id_stage|forwarding_da|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux4~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux4~11_combout  = ( \mem_stage|mem_out_mux|y[27]~2_combout  & ( \id_stage|forwarding_da|Mux4~10_combout  & ( (!\id_stage|fwda [1]) # ((\exe_stage|call_sub|y[27]~159_combout ) # (\id_stage|forwarding_da|Mux12~0_combout )) ) ) ) # ( 
// !\mem_stage|mem_out_mux|y[27]~2_combout  & ( \id_stage|forwarding_da|Mux4~10_combout  & ( ((\id_stage|fwda [1] & \exe_stage|call_sub|y[27]~159_combout )) # (\id_stage|forwarding_da|Mux12~0_combout ) ) ) ) # ( \mem_stage|mem_out_mux|y[27]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux4~10_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|fwda [1]) # (\exe_stage|call_sub|y[27]~159_combout ))) ) ) ) # ( !\mem_stage|mem_out_mux|y[27]~2_combout  & ( !\id_stage|forwarding_da|Mux4~10_combout  
// & ( (\id_stage|fwda [1] & (!\id_stage|forwarding_da|Mux12~0_combout  & \exe_stage|call_sub|y[27]~159_combout )) ) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\exe_stage|call_sub|y[27]~159_combout ),
	.datad(gnd),
	.datae(!\mem_stage|mem_out_mux|y[27]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux4~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux4~11 .lut_mask = 64'h04048C8C3737BFBF;
defparam \id_stage|forwarding_da|Mux4~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N14
dffeas \de_reg|ea[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux4~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [27]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[27] .is_wysiwyg = "true";
defparam \de_reg|ea[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[27]~158 (
// Equation(s):
// \exe_stage|call_sub|y[27]~158_combout  = ( \exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|call_sub|y[4]~38_combout  & ( ((!\de_reg|ealuimm~q  & ((\de_reg|eb [27]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16]))) # (\de_reg|ea [27]) ) ) ) # ( 
// !\exe_stage|call_sub|y[8]~66_combout  & ( \exe_stage|call_sub|y[4]~38_combout  & ( (\de_reg|ea [27] & ((!\de_reg|ealuimm~q  & ((\de_reg|eb [27]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])))) ) ) ) # ( \exe_stage|call_sub|y[8]~66_combout  & ( 
// !\exe_stage|call_sub|y[4]~38_combout  & ( ((!\de_reg|ealuimm~q  & ((\de_reg|eb [27]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16]))) # (\de_reg|ea [27]) ) ) )

	.dataa(!\de_reg|eimm [16]),
	.datab(!\de_reg|eb [27]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|ea [27]),
	.datae(!\exe_stage|call_sub|y[8]~66_combout ),
	.dataf(!\exe_stage|call_sub|y[4]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[27]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[27]~158 .extended_lut = "off";
defparam \exe_stage|call_sub|y[27]~158 .lut_mask = 64'h000035FF003535FF;
defparam \exe_stage|call_sub|y[27]~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~119 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~119_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [27]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [27] ) + ( \exe_stage|agorithm_logic_unit|Add0~116  ))
// \exe_stage|agorithm_logic_unit|Add0~120  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [27]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [27] ) + ( \exe_stage|agorithm_logic_unit|Add0~116  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [27]),
	.datae(gnd),
	.dataf(!\de_reg|ea [27]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~116 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~119_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~120 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~119 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~119 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[27]~155 (
// Equation(s):
// \exe_stage|call_sub|y[27]~155_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout )) # (\de_reg|ealuc [3] & 
// ((\de_reg|ealuc [2]))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( \exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout )) # (\de_reg|ealuc [3] & 
// (((!\exe_stage|agorithm_logic_unit|Mux0~0_combout  & \de_reg|ealuc [2])))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( !\exe_stage|alu_b|y[31]~15_combout  & ( (!\de_reg|ealuc [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout )) # (\de_reg|ealuc [3] & (((\exe_stage|agorithm_logic_unit|Mux0~0_combout  & \de_reg|ealuc [2])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout  & ( 
// !\exe_stage|alu_b|y[31]~15_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout  & !\de_reg|ealuc [3]) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~24_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [3]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~56_combout ),
	.dataf(!\exe_stage|alu_b|y[31]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[27]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[27]~155 .extended_lut = "off";
defparam \exe_stage|call_sub|y[27]~155 .lut_mask = 64'h55005503550C550F;
defparam \exe_stage|call_sub|y[27]~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|s~10 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|s~10_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|ea [27] & ( !\de_reg|eimm [16] ) ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|ea [27] & ( !\de_reg|eb [27] ) ) ) # ( \de_reg|ealuimm~q  & ( !\de_reg|ea [27] & ( \de_reg|eimm [16] ) 
// ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|ea [27] & ( \de_reg|eb [27] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|eb [27]),
	.datac(!\de_reg|eimm [16]),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|ea [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|s~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|s~10 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|s~10 .lut_mask = 64'h33330F0FCCCCF0F0;
defparam \exe_stage|agorithm_logic_unit|s~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~68 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout  = ( \de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [25]) # (\de_reg|ealuimm~q ) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eimm [16] & ( (\de_reg|eb [27]) # (\de_reg|ealuimm~q ) ) ) ) # ( \de_reg|ea 
// [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [25]) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eimm [16] & ( (!\de_reg|ealuimm~q  & \de_reg|eb [27]) ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eb [25]),
	.datac(gnd),
	.datad(!\de_reg|eb [27]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eimm [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~68 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~68 .lut_mask = 64'h00AA222255FF7777;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~69 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout  = ( \de_reg|eb [19] & ( (!\de_reg|ealuimm~q  & ((!\de_reg|ea [1]) # ((\de_reg|eb [17])))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) ) # ( !\de_reg|eb [19] & ( (!\de_reg|ealuimm~q  & 
// (\de_reg|ea [1] & ((\de_reg|eb [17])))) # (\de_reg|ealuimm~q  & (((\de_reg|eimm [16])))) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|eb [17]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\de_reg|eb [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~69 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~69 .lut_mask = 64'h05330533AF33AF33;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~70 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout  & ( ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout )) # 
// (\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout )))) # (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout  & ( (!\de_reg|ea [3] & 
// (((\de_reg|ea [0])) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ))) # (\de_reg|ea [3] & (((!\de_reg|ea [0] & \exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout  & ( (!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout  & (!\de_reg|ea [0]))) # (\de_reg|ea [3] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout ) # (\de_reg|ea [0])))) 
// ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [3] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout )) # (\de_reg|ea [3] & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout ))))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [0]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~69_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~46_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~70 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~70 .lut_mask = 64'h407043734C7C4F7F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[27]~156 (
// Equation(s):
// \exe_stage|call_sub|y[27]~156_combout  = ( \exe_stage|call_sub|y[17]~102_combout  & ( \exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout  ) ) ) # ( !\exe_stage|call_sub|y[17]~102_combout  & ( 
// \exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout  ) ) ) # ( \exe_stage|call_sub|y[17]~102_combout  & ( !\exe_stage|call_sub|y[17]~101_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~33_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~60_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[17]~102_combout ),
	.dataf(!\exe_stage|call_sub|y[17]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[27]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[27]~156 .extended_lut = "off";
defparam \exe_stage|call_sub|y[27]~156 .lut_mask = 64'h00000F0F33335555;
defparam \exe_stage|call_sub|y[27]~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N51
cyclonev_lcell_comb \exe_stage|call_sub|y[27]~157 (
// Equation(s):
// \exe_stage|call_sub|y[27]~157_combout  = ( \exe_stage|call_sub|y[17]~105_combout  & ( \exe_stage|call_sub|y[27]~156_combout  & ( (\exe_stage|alu_b|y[11]~10_combout ) # (\de_reg|ealuc [0]) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( 
// \exe_stage|call_sub|y[27]~156_combout  & ( (!\de_reg|ealuc [0] & ((\exe_stage|agorithm_logic_unit|s~10_combout ))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[27]~155_combout )) ) ) ) # ( \exe_stage|call_sub|y[17]~105_combout  & ( 
// !\exe_stage|call_sub|y[27]~156_combout  & ( (!\de_reg|ealuc [0] & \exe_stage|alu_b|y[11]~10_combout ) ) ) ) # ( !\exe_stage|call_sub|y[17]~105_combout  & ( !\exe_stage|call_sub|y[27]~156_combout  & ( (!\de_reg|ealuc [0] & 
// ((\exe_stage|agorithm_logic_unit|s~10_combout ))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[27]~155_combout )) ) ) )

	.dataa(!\de_reg|ealuc [0]),
	.datab(!\exe_stage|call_sub|y[27]~155_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|s~10_combout ),
	.datad(!\exe_stage|alu_b|y[11]~10_combout ),
	.datae(!\exe_stage|call_sub|y[17]~105_combout ),
	.dataf(!\exe_stage|call_sub|y[27]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[27]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[27]~157 .extended_lut = "off";
defparam \exe_stage|call_sub|y[27]~157 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \exe_stage|call_sub|y[27]~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N33
cyclonev_lcell_comb \exe_stage|call_sub|y[27]~159 (
// Equation(s):
// \exe_stage|call_sub|y[27]~159_combout  = ( \exe_stage|agorithm_logic_unit|Add0~119_sumout  & ( \exe_stage|call_sub|y[27]~157_combout  & ( ((\exe_stage|call_sub|y[4]~39_combout ) # (\exe_stage|call_sub|y[17]~30_combout )) # 
// (\exe_stage|call_sub|y[27]~158_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~119_sumout  & ( \exe_stage|call_sub|y[27]~157_combout  & ( (\exe_stage|call_sub|y[17]~30_combout ) # (\exe_stage|call_sub|y[27]~158_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Add0~119_sumout  & ( !\exe_stage|call_sub|y[27]~157_combout  & ( (\exe_stage|call_sub|y[4]~39_combout ) # (\exe_stage|call_sub|y[27]~158_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~119_sumout  & ( 
// !\exe_stage|call_sub|y[27]~157_combout  & ( \exe_stage|call_sub|y[27]~158_combout  ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[27]~158_combout ),
	.datac(!\exe_stage|call_sub|y[17]~30_combout ),
	.datad(!\exe_stage|call_sub|y[4]~39_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Add0~119_sumout ),
	.dataf(!\exe_stage|call_sub|y[27]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[27]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[27]~159 .extended_lut = "off";
defparam \exe_stage|call_sub|y[27]~159 .lut_mask = 64'h333333FF3F3F3FFF;
defparam \exe_stage|call_sub|y[27]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \em_reg|malu[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[27]~159_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[27] .is_wysiwyg = "true";
defparam \em_reg|malu[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~7_combout  = ( \id_stage|rf|register[15][27]~q  & ( \id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [16] & (((\inst_reg|inst 
// [17])) # (\id_stage|rf|register[13][27]~q ))) ) ) ) # ( !\id_stage|rf|register[15][27]~q  & ( \id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[13][27]~q  & (!\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[15][27]~q  & ( !\id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst [16] 
// & (((\inst_reg|inst [17])) # (\id_stage|rf|register[13][27]~q ))) ) ) ) # ( !\id_stage|rf|register[15][27]~q  & ( !\id_stage|rf|register[12][27]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|rf|register[14][27]~q )))) # (\inst_reg|inst 
// [16] & (\id_stage|rf|register[13][27]~q  & (!\inst_reg|inst [17]))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[13][27]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[14][27]~q ),
	.datae(!\id_stage|rf|register[15][27]~q ),
	.dataf(!\id_stage|rf|register[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_db|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~6_combout  = ( \id_stage|rf|register[10][27]~q  & ( \id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][27]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][27]~q ))) ) ) ) # ( !\id_stage|rf|register[10][27]~q  & ( \id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[9][27]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][27]~q  & ((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[10][27]~q  & ( !\id_stage|rf|register[8][27]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[9][27]~q  & \inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|rf|register[11][27]~q ))) ) ) ) # ( !\id_stage|rf|register[10][27]~q  & ( !\id_stage|rf|register[8][27]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][27]~q ))) # (\inst_reg|inst 
// [17] & (\id_stage|rf|register[11][27]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][27]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[9][27]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[10][27]~q ),
	.dataf(!\id_stage|rf|register[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~6 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_db|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N26
dffeas \id_stage|rf|register[2][27]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][27]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N20
dffeas \id_stage|rf|register[3][27]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][27]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \id_stage|rf|register[6][27]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][27]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~4_combout  = ( \id_stage|rf|register[4][27]~q  & ( \id_stage|rf|register[7][27]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|rf|register[5][27]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[6][27]~DUPLICATE_q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[4][27]~q  & ( \id_stage|rf|register[7][27]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|rf|register[5][27]~q )))) # 
// (\inst_reg|inst [17] & (((\id_stage|rf|register[6][27]~DUPLICATE_q )) # (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|rf|register[4][27]~q  & ( !\id_stage|rf|register[7][27]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[5][27]~q )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[6][27]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[4][27]~q  & ( !\id_stage|rf|register[7][27]~q  & ( (!\inst_reg|inst [17] & 
// (\inst_reg|inst [16] & ((\id_stage|rf|register[5][27]~q )))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[6][27]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[6][27]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[5][27]~q ),
	.datae(!\id_stage|rf|register[4][27]~q ),
	.dataf(!\id_stage|rf|register[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_db|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~5_combout  = ( \id_stage|rf|register[1][27]~q  & ( \id_stage|forwarding_db|Mux4~4_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[2][27]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][27]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][27]~q  & ( \id_stage|forwarding_db|Mux4~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][27]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[3][27]~DUPLICATE_q  & 
// \id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( \id_stage|rf|register[1][27]~q  & ( !\id_stage|forwarding_db|Mux4~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][27]~DUPLICATE_q  & 
// ((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[3][27]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][27]~q  & ( 
// !\id_stage|forwarding_db|Mux4~4_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][27]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[3][27]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][27]~DUPLICATE_q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[3][27]~DUPLICATE_q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[1][27]~q ),
	.dataf(!\id_stage|forwarding_db|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~5 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_db|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~1_combout  = ( \id_stage|rf|register[21][27]~q  & ( \id_stage|rf|register[17][27]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[29][27]~q ))) ) ) ) # ( !\id_stage|rf|register[21][27]~q  & ( \id_stage|rf|register[17][27]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][27]~q )))) ) ) ) # ( \id_stage|rf|register[21][27]~q  & ( !\id_stage|rf|register[17][27]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][27]~q )))) ) ) ) # ( !\id_stage|rf|register[21][27]~q  & ( !\id_stage|rf|register[17][27]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][27]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[29][27]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[29][27]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[25][27]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[21][27]~q ),
	.dataf(!\id_stage|rf|register[17][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_db|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~0_combout  = ( \id_stage|rf|register[24][27]~q  & ( \id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[16][27]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18]) 
// # ((\id_stage|rf|register[28][27]~q )))) ) ) ) # ( !\id_stage|rf|register[24][27]~q  & ( \id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[16][27]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[28][27]~q )))) ) ) ) # ( \id_stage|rf|register[24][27]~q  & ( !\id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[16][27]~q ))) # (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[28][27]~q )))) ) ) ) # ( !\id_stage|rf|register[24][27]~q  & ( !\id_stage|rf|register[20][27]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[16][27]~q ))) # (\inst_reg|inst 
// [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[28][27]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[16][27]~q ),
	.datad(!\id_stage|rf|register[28][27]~q ),
	.datae(!\id_stage|rf|register[24][27]~q ),
	.dataf(!\id_stage|rf|register[20][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N25
dffeas \id_stage|rf|register[27][27] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][27] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~3_combout  = ( \id_stage|rf|register[27][27]~q  & ( \id_stage|rf|register[31][27]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][27]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][27]~q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[27][27]~q  & ( \id_stage|rf|register[31][27]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][27]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][27]~q 
// )))) # (\inst_reg|inst [19] & (\inst_reg|inst [18])) ) ) ) # ( \id_stage|rf|register[27][27]~q  & ( !\id_stage|rf|register[31][27]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][27]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[23][27]~q )))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18])) ) ) ) # ( !\id_stage|rf|register[27][27]~q  & ( !\id_stage|rf|register[31][27]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[19][27]~q 
// ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[23][27]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[23][27]~q ),
	.datad(!\id_stage|rf|register[19][27]~q ),
	.datae(!\id_stage|rf|register[27][27]~q ),
	.dataf(!\id_stage|rf|register[31][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~3 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_db|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N52
dffeas \id_stage|rf|register[30][27]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[27]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][27]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~2_combout  = ( \id_stage|rf|register[22][27]~q  & ( \id_stage|rf|register[30][27]~DUPLICATE_q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][27]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][27]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[22][27]~q  & ( \id_stage|rf|register[30][27]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[18][27]~q  & (!\inst_reg|inst [18]))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[26][27]~q ) # (\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[22][27]~q  & ( !\id_stage|rf|register[30][27]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[18][27]~q ))) # 
// (\inst_reg|inst [19] & (((!\inst_reg|inst [18] & \id_stage|rf|register[26][27]~q )))) ) ) ) # ( !\id_stage|rf|register[22][27]~q  & ( !\id_stage|rf|register[30][27]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[18][27]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][27]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[18][27]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[26][27]~q ),
	.datae(!\id_stage|rf|register[22][27]~q ),
	.dataf(!\id_stage|rf|register[30][27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \id_stage|forwarding_db|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~10_combout  = ( \id_stage|forwarding_db|Mux4~3_combout  & ( \id_stage|forwarding_db|Mux4~2_combout  & ( ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux4~0_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux4~1_combout ))) # (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|forwarding_db|Mux4~3_combout  & ( \id_stage|forwarding_db|Mux4~2_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # 
// (\id_stage|forwarding_db|Mux4~0_combout )))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux4~1_combout  & ((!\inst_reg|inst [17])))) ) ) ) # ( \id_stage|forwarding_db|Mux4~3_combout  & ( !\id_stage|forwarding_db|Mux4~2_combout  & ( (!\inst_reg|inst 
// [16] & (((\id_stage|forwarding_db|Mux4~0_combout  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|forwarding_db|Mux4~1_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux4~3_combout  & ( 
// !\id_stage|forwarding_db|Mux4~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux4~0_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux4~1_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux4~1_combout ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux4~0_combout ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|forwarding_db|Mux4~3_combout ),
	.dataf(!\id_stage|forwarding_db|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~10 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \id_stage|forwarding_db|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~11_combout  = ( \id_stage|forwarding_db|Mux4~5_combout  & ( \id_stage|forwarding_db|Mux4~10_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux4~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux4~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux4~5_combout  & ( \id_stage|forwarding_db|Mux4~10_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout ) # (\id_stage|forwarding_db|Mux4~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux4~7_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux4~5_combout  & ( !\id_stage|forwarding_db|Mux4~10_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux17~6_combout  & 
// \id_stage|forwarding_db|Mux4~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux4~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux4~5_combout  & ( 
// !\id_stage|forwarding_db|Mux4~10_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux4~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux4~7_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux4~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux4~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux4~5_combout ),
	.dataf(!\id_stage|forwarding_db|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~11 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_db|Mux4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~8_combout  = ( \id_stage|forwarding_db|Mux17~2_combout  & ( ((!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [27]))) # 
// (\id_stage|forwarding_db|Mux4~11_combout ) ) ) # ( !\id_stage|forwarding_db|Mux17~2_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [27])) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\id_stage|forwarding_db|Mux4~11_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~8 .lut_mask = 64'h0808080808FF08FF;
defparam \id_stage|forwarding_db|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux4~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux4~9_combout  = ( \exe_stage|call_sub|y[27]~159_combout  & ( \id_stage|forwarding_db|Mux4~8_combout  ) ) # ( !\exe_stage|call_sub|y[27]~159_combout  & ( \id_stage|forwarding_db|Mux4~8_combout  ) ) # ( 
// \exe_stage|call_sub|y[27]~159_combout  & ( !\id_stage|forwarding_db|Mux4~8_combout  & ( ((\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [27])) # (\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( !\exe_stage|call_sub|y[27]~159_combout  & ( 
// !\id_stage|forwarding_db|Mux4~8_combout  & ( (\id_stage|forwarding_db|Mux31~0_combout  & \em_reg|malu [27]) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\em_reg|malu [27]),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[27]~159_combout ),
	.dataf(!\id_stage|forwarding_db|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux4~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux4~9 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N59
dffeas \de_reg|eb[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[27] .is_wysiwyg = "true";
defparam \de_reg|eb[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~4_combout  = ( \de_reg|eb [25] & ( \de_reg|eb [24] & ( (!\de_reg|ea [1]) # ((!\de_reg|ea [0] & ((\de_reg|eb [26]))) # (\de_reg|ea [0] & (\de_reg|eb [27]))) ) ) ) # ( !\de_reg|eb [25] & ( \de_reg|eb [24] & ( 
// (!\de_reg|ea [0] & (((!\de_reg|ea [1]) # (\de_reg|eb [26])))) # (\de_reg|ea [0] & (\de_reg|eb [27] & (\de_reg|ea [1]))) ) ) ) # ( \de_reg|eb [25] & ( !\de_reg|eb [24] & ( (!\de_reg|ea [0] & (((\de_reg|ea [1] & \de_reg|eb [26])))) # (\de_reg|ea [0] & 
// (((!\de_reg|ea [1])) # (\de_reg|eb [27]))) ) ) ) # ( !\de_reg|eb [25] & ( !\de_reg|eb [24] & ( (\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\de_reg|eb [26]))) # (\de_reg|ea [0] & (\de_reg|eb [27])))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|eb [27]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|eb [26]),
	.datae(!\de_reg|eb [25]),
	.dataf(!\de_reg|eb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~4 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~189 (
// Equation(s):
// \exe_stage|call_sub|y[12]~189_combout  = ( \de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # 
// ( !\de_reg|ea [2] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( \de_reg|ea [2] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (!\de_reg|ealuimm~q  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # ( !\de_reg|ea [2] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout  & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~4_combout ),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(gnd),
	.datae(!\de_reg|ea [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~189 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~189 .lut_mask = 64'h03034747CFCF4747;
defparam \exe_stage|call_sub|y[12]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~88 (
// Equation(s):
// \exe_stage|call_sub|y[12]~88_combout  = ( \exe_stage|call_sub|y[8]~61_combout  & ( (\exe_stage|call_sub|y[8]~57_combout  & ((!\exe_stage|call_sub|y[8]~58_combout  & ((\exe_stage|call_sub|y[12]~189_combout ))) # (\exe_stage|call_sub|y[8]~58_combout  & 
// (\exe_stage|call_sub|y[12]~190_combout )))) ) )

	.dataa(!\exe_stage|call_sub|y[8]~58_combout ),
	.datab(!\exe_stage|call_sub|y[8]~57_combout ),
	.datac(!\exe_stage|call_sub|y[12]~190_combout ),
	.datad(!\exe_stage|call_sub|y[12]~189_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[8]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~88 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~88 .lut_mask = 64'h0000000001230123;
defparam \exe_stage|call_sub|y[12]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[12]~89 (
// Equation(s):
// \exe_stage|call_sub|y[12]~89_combout  = ( \exe_stage|call_sub|y[12]~85_combout  ) # ( !\exe_stage|call_sub|y[12]~85_combout  & ( ((!\exe_stage|call_sub|y[12]~87_combout ) # ((\exe_stage|call_sub|y[8]~64_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ))) # (\exe_stage|call_sub|y[12]~88_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[8]~64_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ),
	.datac(!\exe_stage|call_sub|y[12]~88_combout ),
	.datad(!\exe_stage|call_sub|y[12]~87_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[12]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[12]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[12]~89 .extended_lut = "off";
defparam \exe_stage|call_sub|y[12]~89 .lut_mask = 64'hFF1FFF1FFFFFFFFF;
defparam \exe_stage|call_sub|y[12]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N2
dffeas \em_reg|malu[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[12]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[12] .is_wysiwyg = "true";
defparam \em_reg|malu[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~12_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( ((\exe_stage|call_sub|y[8]~64_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # (\em_reg|malu [12]) 
// ) ) # ( !\id_stage|forwarding_db|Mux31~0_combout  & ( (\exe_stage|call_sub|y[8]~64_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout  & \id_stage|forwarding_db|Mux31~1_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[8]~64_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ),
	.datac(!\em_reg|malu [12]),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~12 .lut_mask = 64'h001100110F1F0F1F;
defparam \id_stage|forwarding_db|Mux19~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~5_combout  = ( \id_stage|rf|register[5][12]~q  & ( \id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][12]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( !\id_stage|rf|register[5][12]~q  & ( \id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][12]~q ))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( \id_stage|rf|register[5][12]~q  & ( !\id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][12]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][12]~q )))) ) ) ) # ( !\id_stage|rf|register[5][12]~q  & ( !\id_stage|rf|register[6][12]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][12]~q ))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][12]~q ),
	.datad(!\id_stage|rf|register[7][12]~q ),
	.datae(!\id_stage|rf|register[5][12]~q ),
	.dataf(!\id_stage|rf|register[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~5 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_db|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~6_combout  = ( \id_stage|forwarding_db|Mux19~5_combout  & ( \id_stage|rf|register[1][12]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][12]~q ))) 
// # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][12]~q ))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~5_combout  & ( \id_stage|rf|register[1][12]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][12]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][12]~q )))) 
// ) ) ) # ( \id_stage|forwarding_db|Mux19~5_combout  & ( !\id_stage|rf|register[1][12]~q  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][12]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][12]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~5_combout  & ( !\id_stage|rf|register[1][12]~q  
// & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][12]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][12]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[3][12]~q ),
	.datad(!\id_stage|rf|register[2][12]~q ),
	.datae(!\id_stage|forwarding_db|Mux19~5_combout ),
	.dataf(!\id_stage|rf|register[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_db|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~8_combout  = ( \id_stage|rf|register[15][12]~q  & ( \id_stage|rf|register[14][12]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][12]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[13][12]~q )))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[15][12]~q  & ( \id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[12][12]~q ))) # (\inst_reg|inst [16] & (((\id_stage|rf|register[13][12]~q  
// & !\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[15][12]~q  & ( !\id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[12][12]~q  & ((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & (((\inst_reg|inst [17]) # 
// (\id_stage|rf|register[13][12]~q )))) ) ) ) # ( !\id_stage|rf|register[15][12]~q  & ( !\id_stage|rf|register[14][12]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][12]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[13][12]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[12][12]~q ),
	.datac(!\id_stage|rf|register[13][12]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[15][12]~q ),
	.dataf(!\id_stage|rf|register[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~8 .lut_mask = 64'h2700275527AA27FF;
defparam \id_stage|forwarding_db|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~7_combout  = ( \id_stage|rf|register[10][12]~q  & ( \id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][12]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # 
// ((\id_stage|rf|register[11][12]~q )))) ) ) ) # ( !\id_stage|rf|register[10][12]~q  & ( \id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[8][12]~q ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) 
// # ((\id_stage|rf|register[11][12]~q )))) ) ) ) # ( \id_stage|rf|register[10][12]~q  & ( !\id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][12]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (\inst_reg|inst 
// [17] & ((\id_stage|rf|register[11][12]~q )))) ) ) ) # ( !\id_stage|rf|register[10][12]~q  & ( !\id_stage|rf|register[9][12]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[8][12]~q ))) # (\inst_reg|inst [16] & (\inst_reg|inst 
// [17] & ((\id_stage|rf|register[11][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[8][12]~q ),
	.datad(!\id_stage|rf|register[11][12]~q ),
	.datae(!\id_stage|rf|register[10][12]~q ),
	.dataf(!\id_stage|rf|register[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~7 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_db|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~2_combout  = ( \id_stage|rf|register[26][12]~q  & ( \id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][12]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][12]~q )))) ) ) ) # ( !\id_stage|rf|register[26][12]~q  & ( \id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][12]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][12]~q ))))) ) ) ) # ( \id_stage|rf|register[26][12]~q  & ( !\id_stage|rf|register[18][12]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][12]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][12]~q ))))) ) ) ) # ( !\id_stage|rf|register[26][12]~q  & ( !\id_stage|rf|register[18][12]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][12]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][12]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][12]~q ),
	.datab(!\id_stage|rf|register[30][12]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[26][12]~q ),
	.dataf(!\id_stage|rf|register[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \id_stage|forwarding_db|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~3_combout  = ( \id_stage|rf|register[31][12]~q  & ( \id_stage|rf|register[27][12]~q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[19][12]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[23][12]~q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[31][12]~q  & ( \id_stage|rf|register[27][12]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])) # (\id_stage|rf|register[19][12]~q ))) # (\inst_reg|inst [18] & (((!\inst_reg|inst [19] & 
// \id_stage|rf|register[23][12]~q )))) ) ) ) # ( \id_stage|rf|register[31][12]~q  & ( !\id_stage|rf|register[27][12]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[19][12]~q  & (!\inst_reg|inst [19]))) # (\inst_reg|inst [18] & 
// (((\id_stage|rf|register[23][12]~q ) # (\inst_reg|inst [19])))) ) ) ) # ( !\id_stage|rf|register[31][12]~q  & ( !\id_stage|rf|register[27][12]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[19][12]~q )) # (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[23][12]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[19][12]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[23][12]~q ),
	.datae(!\id_stage|rf|register[31][12]~q ),
	.dataf(!\id_stage|rf|register[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~3 .lut_mask = 64'h407043734C7C4F7F;
defparam \id_stage|forwarding_db|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~1_combout  = ( \id_stage|rf|register[17][12]~q  & ( \id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][12]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[29][12]~q ))) ) ) ) # ( !\id_stage|rf|register[17][12]~q  & ( \id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[25][12]~q )))) # (\inst_reg|inst [18] & ((!\inst_reg|inst 
// [19]) # ((\id_stage|rf|register[29][12]~q )))) ) ) ) # ( \id_stage|rf|register[17][12]~q  & ( !\id_stage|rf|register[21][12]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][12]~q )))) # (\inst_reg|inst [18] & 
// (\inst_reg|inst [19] & (\id_stage|rf|register[29][12]~q ))) ) ) ) # ( !\id_stage|rf|register[17][12]~q  & ( !\id_stage|rf|register[21][12]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][12]~q ))) # (\inst_reg|inst [18] 
// & (\id_stage|rf|register[29][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[29][12]~q ),
	.datad(!\id_stage|rf|register[25][12]~q ),
	.datae(!\id_stage|rf|register[17][12]~q ),
	.dataf(!\id_stage|rf|register[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~0_combout  = ( \id_stage|rf|register[16][12]~q  & ( \id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][12]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][12]~q ))) ) ) ) # ( !\id_stage|rf|register[16][12]~q  & ( \id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19] & \id_stage|rf|register[24][12]~q )))) # (\inst_reg|inst [18] & (((!\inst_reg|inst 
// [19])) # (\id_stage|rf|register[28][12]~q ))) ) ) ) # ( \id_stage|rf|register[16][12]~q  & ( !\id_stage|rf|register[20][12]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19]) # (\id_stage|rf|register[24][12]~q )))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][12]~q  & (\inst_reg|inst [19]))) ) ) ) # ( !\id_stage|rf|register[16][12]~q  & ( !\id_stage|rf|register[20][12]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][12]~q ))) # (\inst_reg|inst [18] 
// & (\id_stage|rf|register[28][12]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[28][12]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[24][12]~q ),
	.datae(!\id_stage|rf|register[16][12]~q ),
	.dataf(!\id_stage|rf|register[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \id_stage|forwarding_db|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~4_combout  = ( \id_stage|forwarding_db|Mux19~1_combout  & ( \id_stage|forwarding_db|Mux19~0_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux19~2_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux19~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~1_combout  & ( \id_stage|forwarding_db|Mux19~0_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux19~2_combout )))) # 
// (\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux19~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux19~1_combout  & ( !\id_stage|forwarding_db|Mux19~0_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux19~2_combout ))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux19~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~1_combout  & ( !\id_stage|forwarding_db|Mux19~0_combout  & ( 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux19~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux19~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux19~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux19~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux19~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~9_combout  = ( \id_stage|forwarding_db|Mux19~7_combout  & ( \id_stage|forwarding_db|Mux19~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux19~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux19~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~7_combout  & ( \id_stage|forwarding_db|Mux19~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux19~6_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux19~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux19~7_combout  & ( !\id_stage|forwarding_db|Mux19~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux19~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # ((\id_stage|forwarding_db|Mux19~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~7_combout  & ( 
// !\id_stage|forwarding_db|Mux19~4_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux19~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux19~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux19~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux19~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux19~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~11_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [12] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & ((!\em_reg|malu [7]) # ((\id_stage|forwarding_db|Mux19~9_combout  & 
// \id_stage|forwarding_db|Mux17~2_combout )))) # (\id_stage|forwarding_db|Mux31~2_combout  & (((\id_stage|forwarding_db|Mux19~9_combout  & \id_stage|forwarding_db|Mux17~2_combout )))) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [12] & ( 
// (\id_stage|forwarding_db|Mux19~9_combout  & \id_stage|forwarding_db|Mux17~2_combout ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_db|Mux19~9_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~11 .lut_mask = 64'h000F000F888F888F;
defparam \id_stage|forwarding_db|Mux19~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux19~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux19~10_combout  = ( \exe_stage|call_sub|y[12]~88_combout  & ( \id_stage|forwarding_db|Mux19~11_combout  ) ) # ( !\exe_stage|call_sub|y[12]~88_combout  & ( \id_stage|forwarding_db|Mux19~11_combout  ) ) # ( 
// \exe_stage|call_sub|y[12]~88_combout  & ( !\id_stage|forwarding_db|Mux19~11_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout ) # (\id_stage|forwarding_db|Mux19~12_combout ) ) ) ) # ( !\exe_stage|call_sub|y[12]~88_combout  & ( 
// !\id_stage|forwarding_db|Mux19~11_combout  & ( ((\id_stage|forwarding_db|Mux31~1_combout  & ((!\exe_stage|call_sub|y[12]~87_combout ) # (\exe_stage|call_sub|y[12]~85_combout )))) # (\id_stage|forwarding_db|Mux19~12_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux19~12_combout ),
	.datab(!\exe_stage|call_sub|y[12]~87_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\exe_stage|call_sub|y[12]~85_combout ),
	.datae(!\exe_stage|call_sub|y[12]~88_combout ),
	.dataf(!\id_stage|forwarding_db|Mux19~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux19~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux19~10 .lut_mask = 64'h5D5F5F5FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N53
dffeas \de_reg|eb[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux19~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[12] .is_wysiwyg = "true";
defparam \de_reg|eb[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \exe_stage|alu_b|y[12]~5 (
// Equation(s):
// \exe_stage|alu_b|y[12]~5_combout  = ( \de_reg|eimm [12] & ( (\de_reg|ealuimm~q ) # (\de_reg|eb [12]) ) ) # ( !\de_reg|eimm [12] & ( (\de_reg|eb [12] & !\de_reg|ealuimm~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eb [12]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(gnd),
	.dataf(!\de_reg|eimm [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[12]~5 .extended_lut = "off";
defparam \exe_stage|alu_b|y[12]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \exe_stage|alu_b|y[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~20 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~20_combout  = ( \exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[11]~10_combout  & ( ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout ))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( \exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout )))) # (\de_reg|ea 
// [0] & (!\de_reg|ea [1])) ) ) ) # ( \exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[12]~5_combout )))) # 
// (\de_reg|ea [0] & (\de_reg|ea [1])) ) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( !\exe_stage|alu_b|y[11]~10_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[12]~5_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\de_reg|ea [1]),
	.datac(!\exe_stage|alu_b|y[12]~5_combout ),
	.datad(!\exe_stage|alu_b|y[10]~8_combout ),
	.datae(!\exe_stage|alu_b|y[13]~7_combout ),
	.dataf(!\exe_stage|alu_b|y[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~20 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~20 .lut_mask = 64'h028A139B46CE57DF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~19_combout  & ( (\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~19_combout 
//  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout  & !\de_reg|ea [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~20_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~5_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (!\de_reg|ealuimm~q  & (((!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout )))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout  & ( (!\de_reg|ealuimm~q  & (((\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight1~22_combout )))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~22_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~5 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[10]~75 (
// Equation(s):
// \exe_stage|call_sub|y[10]~75_combout  = ( \de_reg|ealuc [3] & ( \exe_stage|agorithm_logic_unit|ShiftRight1~55_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) ) ) ) # ( !\de_reg|ealuc [3] & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~55_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ) ) ) ) # ( \de_reg|ealuc [3] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ) # (\exe_stage|alu_b|y[31]~15_combout ) ) ) ) # ( !\de_reg|ealuc [3] & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout  & ( 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ) ) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~23_combout ),
	.datae(!\de_reg|ealuc [3]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[10]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[10]~75 .extended_lut = "off";
defparam \exe_stage|call_sub|y[10]~75 .lut_mask = 64'h0033777700334444;
defparam \exe_stage|call_sub|y[10]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[10]~76 (
// Equation(s):
// \exe_stage|call_sub|y[10]~76_combout  = ( \exe_stage|call_sub|y[10]~75_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( (\exe_stage|call_sub|y[8]~58_combout ) # (\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[10]~75_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout  & !\exe_stage|call_sub|y[8]~58_combout ) ) ) ) # ( \exe_stage|call_sub|y[10]~75_combout  & ( 
// !\exe_stage|call_sub|y[8]~57_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & \exe_stage|call_sub|y[8]~58_combout ) ) ) ) # ( !\exe_stage|call_sub|y[10]~75_combout  & ( !\exe_stage|call_sub|y[8]~57_combout  & ( 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & \exe_stage|call_sub|y[8]~58_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout ),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout ),
	.datad(!\exe_stage|call_sub|y[8]~58_combout ),
	.datae(!\exe_stage|call_sub|y[10]~75_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[10]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[10]~76 .extended_lut = "off";
defparam \exe_stage|call_sub|y[10]~76 .lut_mask = 64'h005500550F000FFF;
defparam \exe_stage|call_sub|y[10]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[10]~79 (
// Equation(s):
// \exe_stage|call_sub|y[10]~79_combout  = ( \exe_stage|agorithm_logic_unit|Add0~41_sumout  & ( ((!\exe_stage|call_sub|y[10]~78_combout ) # ((\exe_stage|call_sub|y[10]~76_combout  & \exe_stage|call_sub|y[8]~61_combout ))) # 
// (\exe_stage|call_sub|y[4]~39_combout ) ) ) # ( !\exe_stage|agorithm_logic_unit|Add0~41_sumout  & ( (!\exe_stage|call_sub|y[10]~78_combout ) # ((\exe_stage|call_sub|y[10]~76_combout  & \exe_stage|call_sub|y[8]~61_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[10]~76_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\exe_stage|call_sub|y[4]~39_combout ),
	.datad(!\exe_stage|call_sub|y[10]~78_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[10]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[10]~79 .extended_lut = "off";
defparam \exe_stage|call_sub|y[10]~79 .lut_mask = 64'hFF11FF11FF1FFF1F;
defparam \exe_stage|call_sub|y[10]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N14
dffeas \em_reg|malu[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[10]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[10] .is_wysiwyg = "true";
defparam \em_reg|malu[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~11_combout  = ( \exe_stage|call_sub|y[4]~39_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & (((\exe_stage|agorithm_logic_unit|Add0~41_sumout  & \id_stage|forwarding_db|Mux31~1_combout )))) # 
// (\id_stage|forwarding_db|Mux31~0_combout  & (((\exe_stage|agorithm_logic_unit|Add0~41_sumout  & \id_stage|forwarding_db|Mux31~1_combout )) # (\em_reg|malu [10]))) ) ) # ( !\exe_stage|call_sub|y[4]~39_combout  & ( (\id_stage|forwarding_db|Mux31~0_combout  
// & \em_reg|malu [10]) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\em_reg|malu [10]),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~41_sumout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[4]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~11 .lut_mask = 64'h11111111111F111F;
defparam \id_stage|forwarding_db|Mux21~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~8_combout  = ( \id_stage|rf|register[15][10]~q  & ( \id_stage|rf|register[14][10]~q  & ( ((!\inst_reg|inst [16] & ((\id_stage|rf|register[12][10]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[13][10]~q ))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[15][10]~q  & ( \id_stage|rf|register[14][10]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[12][10]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[13][10]~q 
// )))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[15][10]~q  & ( !\id_stage|rf|register[14][10]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[12][10]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[13][10]~q )))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[15][10]~q  & ( !\id_stage|rf|register[14][10]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[12][10]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[13][10]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[13][10]~q ),
	.datac(!\id_stage|rf|register[12][10]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[15][10]~q ),
	.dataf(!\id_stage|rf|register[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~8 .lut_mask = 64'h0A220A775F225F77;
defparam \id_stage|forwarding_db|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N7
dffeas \id_stage|rf|register[1][10]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][10]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N14
dffeas \id_stage|rf|register[3][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~5_combout  = ( \id_stage|rf|register[5][10]~q  & ( \id_stage|rf|register[7][10]~q  & ( ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][10]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[6][10]~q )))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[5][10]~q  & ( \id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][10]~q ))) # (\inst_reg|inst [17] & (((\id_stage|rf|register[6][10]~q )) # 
// (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|rf|register[5][10]~q  & ( !\id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][10]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[6][10]~q )))) ) ) ) # ( !\id_stage|rf|register[5][10]~q  & ( !\id_stage|rf|register[7][10]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][10]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[6][10]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][10]~q ),
	.datad(!\id_stage|rf|register[6][10]~q ),
	.datae(!\id_stage|rf|register[5][10]~q ),
	.dataf(!\id_stage|rf|register[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_db|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~6_combout  = ( \id_stage|forwarding_db|Mux21~5_combout  & ( \id_stage|rf|register[2][10]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[1][10]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][10]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~5_combout  & ( \id_stage|rf|register[2][10]~q  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][10]~DUPLICATE_q )) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][10]~q ))))) ) ) ) # ( \id_stage|forwarding_db|Mux21~5_combout  & ( !\id_stage|rf|register[2][10]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][10]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((\id_stage|rf|register[3][10]~q ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~5_combout  & ( !\id_stage|rf|register[2][10]~q  & ( (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[1][10]~DUPLICATE_q )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[3][10]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[1][10]~DUPLICATE_q ),
	.datab(!\id_stage|rf|register[3][10]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux21~5_combout ),
	.dataf(!\id_stage|rf|register[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~6 .lut_mask = 64'h0503F50305F3F5F3;
defparam \id_stage|forwarding_db|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N49
dffeas \id_stage|rf|register[31][10] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][10] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N56
dffeas \id_stage|rf|register[19][10]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[10]~29_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][10]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~3_combout  = ( \id_stage|rf|register[27][10]~q  & ( \id_stage|rf|register[19][10]~DUPLICATE_q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][10]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[31][10]~q ))) ) ) ) # ( !\id_stage|rf|register[27][10]~q  & ( \id_stage|rf|register[19][10]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[23][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][10]~q )))) ) ) ) # ( \id_stage|rf|register[27][10]~q  & ( !\id_stage|rf|register[19][10]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][10]~q )))) ) ) ) # ( !\id_stage|rf|register[27][10]~q  & ( !\id_stage|rf|register[19][10]~DUPLICATE_q  & ( 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][10]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[31][10]~q ),
	.datad(!\id_stage|rf|register[23][10]~q ),
	.datae(!\id_stage|rf|register[27][10]~q ),
	.dataf(!\id_stage|rf|register[19][10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~3 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~2_combout  = ( \id_stage|rf|register[26][10]~q  & ( \id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][10]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][10]~q )))) ) ) ) # ( !\id_stage|rf|register[26][10]~q  & ( \id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][10]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][10]~q ))))) ) ) ) # ( \id_stage|rf|register[26][10]~q  & ( !\id_stage|rf|register[18][10]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][10]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][10]~q ))))) ) ) ) # ( !\id_stage|rf|register[26][10]~q  & ( !\id_stage|rf|register[18][10]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][10]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][10]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[22][10]~q ),
	.datad(!\id_stage|rf|register[30][10]~q ),
	.datae(!\id_stage|rf|register[26][10]~q ),
	.dataf(!\id_stage|rf|register[18][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~0_combout  = ( \id_stage|rf|register[20][10]~q  & ( \id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][10]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][10]~q ))) ) ) ) # ( !\id_stage|rf|register[20][10]~q  & ( \id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[24][10]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][10]~q )))) ) ) ) # ( \id_stage|rf|register[20][10]~q  & ( !\id_stage|rf|register[16][10]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][10]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][10]~q )))) ) ) ) # ( !\id_stage|rf|register[20][10]~q  & ( !\id_stage|rf|register[16][10]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][10]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][10]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][10]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[24][10]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[20][10]~q ),
	.dataf(!\id_stage|rf|register[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_db|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~1_combout  = ( \id_stage|rf|register[17][10]~q  & ( \id_stage|rf|register[25][10]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][10]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[29][10]~q ))) ) ) ) # ( !\id_stage|rf|register[17][10]~q  & ( \id_stage|rf|register[25][10]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[21][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][10]~q )))) ) ) ) # ( \id_stage|rf|register[17][10]~q  & ( !\id_stage|rf|register[25][10]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][10]~q )))) ) ) ) # ( !\id_stage|rf|register[17][10]~q  & ( !\id_stage|rf|register[25][10]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][10]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][10]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[29][10]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[21][10]~q ),
	.datae(!\id_stage|rf|register[17][10]~q ),
	.dataf(!\id_stage|rf|register[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_db|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~4_combout  = ( \id_stage|forwarding_db|Mux21~0_combout  & ( \id_stage|forwarding_db|Mux21~1_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux21~2_combout ))) # (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux21~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~0_combout  & ( \id_stage|forwarding_db|Mux21~1_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|forwarding_db|Mux21~2_combout )))) # 
// (\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|forwarding_db|Mux21~3_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux21~0_combout  & ( !\id_stage|forwarding_db|Mux21~1_combout  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # 
// (\id_stage|forwarding_db|Mux21~2_combout )))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux21~3_combout  & (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~0_combout  & ( !\id_stage|forwarding_db|Mux21~1_combout  & ( 
// (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux21~2_combout ))) # (\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux21~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|forwarding_db|Mux21~3_combout ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|forwarding_db|Mux21~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux21~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \id_stage|forwarding_db|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~7_combout  = ( \id_stage|rf|register[10][10]~q  & ( \id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][10]~q )))) ) ) ) # ( !\id_stage|rf|register[10][10]~q  & ( \id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][10]~q ))))) ) ) ) # ( \id_stage|rf|register[10][10]~q  & ( !\id_stage|rf|register[8][10]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][10]~q ))))) ) ) ) # ( !\id_stage|rf|register[10][10]~q  & ( !\id_stage|rf|register[8][10]~q  & ( (\inst_reg|inst [16] & 
// ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][10]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][10]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[9][10]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[11][10]~q ),
	.datae(!\id_stage|rf|register[10][10]~q ),
	.dataf(!\id_stage|rf|register[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~7 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \id_stage|forwarding_db|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~9_combout  = ( \id_stage|forwarding_db|Mux21~4_combout  & ( \id_stage|forwarding_db|Mux21~7_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout ) # ((!\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux21~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux21~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~4_combout  & ( \id_stage|forwarding_db|Mux21~7_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux21~6_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # 
// ((\id_stage|forwarding_db|Mux21~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux21~4_combout  & ( !\id_stage|forwarding_db|Mux21~7_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout ) # 
// ((\id_stage|forwarding_db|Mux21~6_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux21~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux21~4_combout  & ( 
// !\id_stage|forwarding_db|Mux21~7_combout  & ( (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux21~6_combout ))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux21~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux21~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux21~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux21~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux21~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~9 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~12_combout  = ( \id_stage|forwarding_db|Mux21~9_combout  & ( ((\exe_stage|call_sub|y[10]~76_combout  & (\exe_stage|call_sub|y[8]~61_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) # ( !\id_stage|forwarding_db|Mux21~9_combout  & ( (\exe_stage|call_sub|y[10]~76_combout  & (\exe_stage|call_sub|y[8]~61_combout  & \id_stage|forwarding_db|Mux31~1_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[10]~76_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~12 .lut_mask = 64'h0101010101FF01FF;
defparam \id_stage|forwarding_db|Mux21~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux21~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux21~10_combout  = ( \id_stage|forwarding_db|Mux21~12_combout  & ( \mem_stage|mem_out_mux|y[10]~27_combout  ) ) # ( !\id_stage|forwarding_db|Mux21~12_combout  & ( \mem_stage|mem_out_mux|y[10]~27_combout  & ( 
// ((!\id_stage|forwarding_db|Mux31~2_combout ) # ((!\exe_stage|call_sub|y[10]~78_combout  & \id_stage|forwarding_db|Mux31~1_combout ))) # (\id_stage|forwarding_db|Mux21~11_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux21~12_combout  & ( 
// !\mem_stage|mem_out_mux|y[10]~27_combout  ) ) # ( !\id_stage|forwarding_db|Mux21~12_combout  & ( !\mem_stage|mem_out_mux|y[10]~27_combout  & ( ((!\exe_stage|call_sub|y[10]~78_combout  & \id_stage|forwarding_db|Mux31~1_combout )) # 
// (\id_stage|forwarding_db|Mux21~11_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux21~11_combout ),
	.datab(!\exe_stage|call_sub|y[10]~78_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux21~12_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[10]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux21~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux21~10 .lut_mask = 64'h55DDFFFFF5FDFFFF;
defparam \id_stage|forwarding_db|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \de_reg|eb[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux21~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[10] .is_wysiwyg = "true";
defparam \de_reg|eb[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N0
cyclonev_lcell_comb \exe_stage|alu_b|y[10]~8 (
// Equation(s):
// \exe_stage|alu_b|y[10]~8_combout  = ( \de_reg|ealuimm~q  & ( \de_reg|eb [10] & ( \de_reg|eimm [10] ) ) ) # ( !\de_reg|ealuimm~q  & ( \de_reg|eb [10] ) ) # ( \de_reg|ealuimm~q  & ( !\de_reg|eb [10] & ( \de_reg|eimm [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eimm [10]),
	.datad(gnd),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|eb [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[10]~8 .extended_lut = "off";
defparam \exe_stage|alu_b|y[10]~8 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \exe_stage|alu_b|y[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~34 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout  = ( \exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[9]~11_combout  & ( ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout ))) # 
// (\de_reg|ea [0]) ) ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( \exe_stage|alu_b|y[9]~11_combout  & ( (!\de_reg|ea [1] & (((!\de_reg|ea [0] & \exe_stage|alu_b|y[12]~5_combout )))) # (\de_reg|ea [1] & (((\de_reg|ea [0])) # 
// (\exe_stage|alu_b|y[10]~8_combout ))) ) ) ) # ( \exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[9]~11_combout  & ( (!\de_reg|ea [1] & (((\exe_stage|alu_b|y[12]~5_combout ) # (\de_reg|ea [0])))) # (\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[10]~8_combout  & (!\de_reg|ea [0]))) ) ) ) # ( !\exe_stage|alu_b|y[11]~10_combout  & ( !\exe_stage|alu_b|y[9]~11_combout  & ( (!\de_reg|ea [0] & ((!\de_reg|ea [1] & ((\exe_stage|alu_b|y[12]~5_combout ))) # (\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[10]~8_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[10]~8_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|ea [0]),
	.datad(!\exe_stage|alu_b|y[12]~5_combout ),
	.datae(!\exe_stage|alu_b|y[11]~10_combout ),
	.dataf(!\exe_stage|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~34 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~34 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~35 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ))) # 
// (\de_reg|ea [3] & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ))) # (\de_reg|ea [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea 
// [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ))) # (\de_reg|ea [3] & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout )))) # (\de_reg|ea [2] & (((!\de_reg|ea [3])))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ))) # (\de_reg|ea [3] & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout )))) # (\de_reg|ea [2] 
// & (((\de_reg|ea [3])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout  & ( (!\de_reg|ea [2] & ((!\de_reg|ea [3] & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ))) # 
// (\de_reg|ea [3] & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ea [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~34_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~35 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~35 .lut_mask = 64'h08C80BCB38F83BFB;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N33
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~161 (
// Equation(s):
// \exe_stage|call_sub|y[28]~161_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout  & ( (\exe_stage|call_sub|y[28]~160_combout  & ((!\exe_stage|agorithm_logic_unit|Mux0~0_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout  & ( (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & \exe_stage|call_sub|y[28]~160_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~42_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datad(!\exe_stage|call_sub|y[28]~160_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~161 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~161 .lut_mask = 64'h0001000100AB00AB;
defparam \exe_stage|call_sub|y[28]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N59
dffeas \em_reg|malu[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[28]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[28] .is_wysiwyg = "true";
defparam \em_reg|malu[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~0_combout  = ( \em_reg|malu [28] & ( \id_stage|forwarding_da|Mux26~1_combout  ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~0 .lut_mask = 64'h0000000033333333;
defparam \id_stage|forwarding_da|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \mw_reg|walu[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[28] .is_wysiwyg = "true";
defparam \mw_reg|walu[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \wb_stage|y[28]~21 (
// Equation(s):
// \wb_stage|y[28]~21_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [28] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [28]),
	.datad(!\mw_reg|walu [28]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[28]~21 .extended_lut = "off";
defparam \wb_stage|y[28]~21 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \wb_stage|y[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N26
dffeas \id_stage|rf|register[1][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \id_stage|rf|register[2][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \id_stage|rf|register[3][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N14
dffeas \id_stage|rf|register[4][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N38
dffeas \id_stage|rf|register[5][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \id_stage|rf|register[6][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N37
dffeas \id_stage|rf|register[7][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~6_combout  = ( \id_stage|rf|register[6][28]~DUPLICATE_q  & ( \id_stage|rf|register[7][28]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][28]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][28]~q )))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[6][28]~DUPLICATE_q  & ( \id_stage|rf|register[7][28]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][28]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[5][28]~q ))))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[6][28]~DUPLICATE_q  & ( !\id_stage|rf|register[7][28]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[4][28]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][28]~q ))))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[6][28]~DUPLICATE_q  & ( !\id_stage|rf|register[7][28]~q  & ( 
// (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][28]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][28]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[4][28]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[5][28]~q ),
	.datae(!\id_stage|rf|register[6][28]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~6 .lut_mask = 64'h202A707A252F757F;
defparam \id_stage|forwarding_da|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~7_combout  = ( \id_stage|rf|register[3][28]~q  & ( \id_stage|forwarding_da|Mux3~6_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[1][28]~q ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[2][28]~q ) # (\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( !\id_stage|rf|register[3][28]~q  & ( \id_stage|forwarding_da|Mux3~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[1][28]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout  & \id_stage|rf|register[2][28]~q 
// )))) ) ) ) # ( \id_stage|rf|register[3][28]~q  & ( !\id_stage|forwarding_da|Mux3~6_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][28]~q  & (\id_stage|forwarding_da|Mux27~1_combout ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[2][28]~q ) # (\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( !\id_stage|rf|register[3][28]~q  & ( !\id_stage|forwarding_da|Mux3~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][28]~q  & (\id_stage|forwarding_da|Mux27~1_combout ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout  & \id_stage|rf|register[2][28]~q )))) ) 
// ) )

	.dataa(!\id_stage|rf|register[1][28]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datad(!\id_stage|rf|register[2][28]~q ),
	.datae(!\id_stage|rf|register[3][28]~q ),
	.dataf(!\id_stage|forwarding_da|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~7 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_da|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \id_stage|rf|register[15][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N20
dffeas \id_stage|rf|register[14][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N46
dffeas \id_stage|rf|register[13][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \id_stage|rf|register[12][28]~feeder (
// Equation(s):
// \id_stage|rf|register[12][28]~feeder_combout  = \wb_stage|y[28]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_stage|y[28]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][28]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \id_stage|rf|register[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N40
dffeas \id_stage|rf|register[12][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~9_combout  = ( \id_stage|rf|register[13][28]~q  & ( \id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][28]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[15][28]~q ))) ) ) ) # ( !\id_stage|rf|register[13][28]~q  & ( \id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # (\id_stage|rf|register[14][28]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[15][28]~q  & (\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[13][28]~q  & ( !\id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22] & \id_stage|rf|register[14][28]~q )))) # (\inst_reg|inst [21] & 
// (((!\inst_reg|inst [22])) # (\id_stage|rf|register[15][28]~q ))) ) ) ) # ( !\id_stage|rf|register[13][28]~q  & ( !\id_stage|rf|register[12][28]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[14][28]~q ))) # (\inst_reg|inst 
// [21] & (\id_stage|rf|register[15][28]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[15][28]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[14][28]~q ),
	.datae(!\id_stage|rf|register[13][28]~q ),
	.dataf(!\id_stage|rf|register[12][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~9 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \id_stage|rf|register[10][28]~feeder (
// Equation(s):
// \id_stage|rf|register[10][28]~feeder_combout  = ( \wb_stage|y[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[10][28]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N56
dffeas \id_stage|rf|register[10][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N41
dffeas \id_stage|rf|register[8][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N58
dffeas \id_stage|rf|register[9][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \id_stage|rf|register[11][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~8_combout  = ( \id_stage|rf|register[9][28]~DUPLICATE_q  & ( \id_stage|rf|register[11][28]~q  & ( ((!\inst_reg|inst [22] & ((\id_stage|rf|register[8][28]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[10][28]~q ))) # 
// (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[9][28]~DUPLICATE_q  & ( \id_stage|rf|register[11][28]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21] & \id_stage|rf|register[8][28]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])) # 
// (\id_stage|rf|register[10][28]~q ))) ) ) ) # ( \id_stage|rf|register[9][28]~DUPLICATE_q  & ( !\id_stage|rf|register[11][28]~q  & ( (!\inst_reg|inst [22] & (((\id_stage|rf|register[8][28]~q ) # (\inst_reg|inst [21])))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[10][28]~q  & (!\inst_reg|inst [21]))) ) ) ) # ( !\id_stage|rf|register[9][28]~DUPLICATE_q  & ( !\id_stage|rf|register[11][28]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[8][28]~q ))) # 
// (\inst_reg|inst [22] & (\id_stage|rf|register[10][28]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[10][28]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[8][28]~q ),
	.datae(!\id_stage|rf|register[9][28]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[11][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~8 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \id_stage|forwarding_da|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N38
dffeas \id_stage|rf|register[30][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N56
dffeas \id_stage|rf|register[22][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N8
dffeas \id_stage|rf|register[26][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N39
cyclonev_lcell_comb \id_stage|rf|register[18][28]~feeder (
// Equation(s):
// \id_stage|rf|register[18][28]~feeder_combout  = ( \wb_stage|y[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][28]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N40
dffeas \id_stage|rf|register[18][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~3_combout  = ( \inst_reg|inst [24] & ( \id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [23] & ((\id_stage|rf|register[26][28]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][28]~q )) ) ) ) # ( !\inst_reg|inst 
// [24] & ( \id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [23]) # (\id_stage|rf|register[22][28]~q ) ) ) ) # ( \inst_reg|inst [24] & ( !\id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [23] & ((\id_stage|rf|register[26][28]~q ))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[30][28]~q )) ) ) ) # ( !\inst_reg|inst [24] & ( !\id_stage|rf|register[18][28]~q  & ( (\inst_reg|inst [23] & \id_stage|rf|register[22][28]~q ) ) ) )

	.dataa(!\id_stage|rf|register[30][28]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[22][28]~q ),
	.datad(!\id_stage|rf|register[26][28]~q ),
	.datae(!\inst_reg|inst [24]),
	.dataf(!\id_stage|rf|register[18][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~3 .lut_mask = 64'h030311DDCFCF11DD;
defparam \id_stage|forwarding_da|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N35
dffeas \id_stage|rf|register[24][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N52
dffeas \id_stage|rf|register[20][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N59
dffeas \id_stage|rf|register[16][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \id_stage|rf|register[28][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~1_combout  = ( \id_stage|rf|register[16][28]~q  & ( \id_stage|rf|register[28][28]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[24][28]~q )))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[20][28]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[16][28]~q  & ( \id_stage|rf|register[28][28]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[24][28]~q ))) # 
// (\inst_reg|inst [23] & (((\id_stage|rf|register[20][28]~q )) # (\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[16][28]~q  & ( !\id_stage|rf|register[28][28]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[24][28]~q )))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & ((\id_stage|rf|register[20][28]~q )))) ) ) ) # ( !\id_stage|rf|register[16][28]~q  & ( !\id_stage|rf|register[28][28]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & (\id_stage|rf|register[24][28]~q ))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24] & ((\id_stage|rf|register[20][28]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[24][28]~q ),
	.datad(!\id_stage|rf|register[20][28]~q ),
	.datae(!\id_stage|rf|register[16][28]~q ),
	.dataf(!\id_stage|rf|register[28][28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_da|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \id_stage|rf|register[29][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N50
dffeas \id_stage|rf|register[25][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N47
dffeas \id_stage|rf|register[21][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N52
dffeas \id_stage|rf|register[17][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~2_combout  = ( \id_stage|rf|register[21][28]~q  & ( \id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][28]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][28]~q ))) ) ) ) # ( !\id_stage|rf|register[21][28]~q  & ( \id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[25][28]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][28]~q  & (\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[21][28]~q  & ( !\id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[25][28]~q )))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24])) # (\id_stage|rf|register[29][28]~q ))) ) ) ) # ( !\id_stage|rf|register[21][28]~q  & ( !\id_stage|rf|register[17][28]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][28]~q ))) # (\inst_reg|inst 
// [23] & (\id_stage|rf|register[29][28]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[29][28]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[25][28]~q ),
	.datae(!\id_stage|rf|register[21][28]~q ),
	.dataf(!\id_stage|rf|register[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~2 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N8
dffeas \id_stage|rf|register[31][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N38
dffeas \id_stage|rf|register[23][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \id_stage|rf|register[27][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N48
cyclonev_lcell_comb \id_stage|rf|register[19][28]~feeder (
// Equation(s):
// \id_stage|rf|register[19][28]~feeder_combout  = ( \wb_stage|y[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][28]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N50
dffeas \id_stage|rf|register[19][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~4_combout  = ( \id_stage|rf|register[27][28]~q  & ( \id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][28]~q ))) ) ) ) # ( !\id_stage|rf|register[27][28]~q  & ( \id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][28]~q 
// ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][28]~q )))) ) ) ) # ( \id_stage|rf|register[27][28]~q  & ( !\id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24])) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][28]~q )))) ) ) ) # ( !\id_stage|rf|register[27][28]~q  & ( !\id_stage|rf|register[19][28]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][28]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[31][28]~q ),
	.datad(!\id_stage|rf|register[23][28]~q ),
	.datae(!\id_stage|rf|register[27][28]~q ),
	.dataf(!\id_stage|rf|register[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~4 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~5_combout  = ( \id_stage|forwarding_da|Mux3~2_combout  & ( \id_stage|forwarding_da|Mux3~4_combout  & ( ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux3~1_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux3~3_combout ))) # (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|forwarding_da|Mux3~2_combout  & ( \id_stage|forwarding_da|Mux3~4_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux3~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux3~3_combout )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22])) ) ) ) # ( \id_stage|forwarding_da|Mux3~2_combout  & ( 
// !\id_stage|forwarding_da|Mux3~4_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux3~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux3~3_combout )))) # (\inst_reg|inst [21] & (!\inst_reg|inst 
// [22])) ) ) ) # ( !\id_stage|forwarding_da|Mux3~2_combout  & ( !\id_stage|forwarding_da|Mux3~4_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux3~1_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux3~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux3~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux3~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux3~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~5 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~10_combout  = ( \id_stage|forwarding_da|Mux3~8_combout  & ( \id_stage|forwarding_da|Mux3~5_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux3~7_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux3~9_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux3~8_combout  & ( \id_stage|forwarding_da|Mux3~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux3~7_combout )) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux3~9_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux3~8_combout  & ( !\id_stage|forwarding_da|Mux3~5_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (((\id_stage|forwarding_da|Mux27~4_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux3~7_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux3~9_combout ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux3~8_combout  & ( !\id_stage|forwarding_da|Mux3~5_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux3~7_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux3~9_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux3~7_combout ),
	.datac(!\id_stage|forwarding_da|Mux3~9_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux3~8_combout ),
	.dataf(!\id_stage|forwarding_da|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~10 .lut_mask = 64'h110511AFBB05BBAF;
defparam \id_stage|forwarding_da|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~11_combout  = ( \id_stage|forwarding_da|Mux3~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~2_combout  & 
// (!\em_reg|malu [7]))) # (\id_stage|forwarding_da|Mux12~0_combout  & (((\id_stage|forwarding_da|Mux12~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux3~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( 
// (!\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~2_combout  & !\em_reg|malu [7])) ) ) ) # ( \id_stage|forwarding_da|Mux3~10_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( 
// (\id_stage|forwarding_da|Mux12~0_combout  & \id_stage|forwarding_da|Mux12~1_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux3~10_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~11 .lut_mask = 64'h0000005520202075;
defparam \id_stage|forwarding_da|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux3~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux3~12_combout  = ( \id_stage|forwarding_da|Mux3~0_combout  & ( \id_stage|forwarding_da|Mux3~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux3~0_combout  & ( \id_stage|forwarding_da|Mux3~11_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux3~0_combout  & ( !\id_stage|forwarding_da|Mux3~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux3~0_combout  & ( !\id_stage|forwarding_da|Mux3~11_combout  & ( (\exe_stage|call_sub|y[28]~171_combout  & 
// \id_stage|forwarding_da|Mux26~0_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[28]~171_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux3~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux3~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux3~12 .lut_mask = 64'h0505FFFFFFFFFFFF;
defparam \id_stage|forwarding_da|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N50
dffeas \de_reg|ea[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [28]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[28] .is_wysiwyg = "true";
defparam \de_reg|ea[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~167 (
// Equation(s):
// \exe_stage|call_sub|y[28]~167_combout  = ( \de_reg|ealuimm~q  & ( !\de_reg|eimm [16] ) ) # ( !\de_reg|ealuimm~q  & ( !\de_reg|eb [28] ) )

	.dataa(!\de_reg|eb [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|eimm [16]),
	.datae(gnd),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~167 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~167 .lut_mask = 64'hAAAAAAAAFF00FF00;
defparam \exe_stage|call_sub|y[28]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~170 (
// Equation(s):
// \exe_stage|call_sub|y[28]~170_combout  = ( \de_reg|ealuc [0] & ( !\de_reg|ealuc [1] & ( (!\de_reg|ejal~q  & ((!\de_reg|ea [28] & (\de_reg|ealuc [2] & !\exe_stage|call_sub|y[28]~167_combout )) # (\de_reg|ea [28] & ((!\exe_stage|call_sub|y[28]~167_combout ) 
// # (\de_reg|ealuc [2]))))) ) ) )

	.dataa(!\de_reg|ea [28]),
	.datab(!\de_reg|ejal~q ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\exe_stage|call_sub|y[28]~167_combout ),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\de_reg|ealuc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~170 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~170 .lut_mask = 64'h00004C0400000000;
defparam \exe_stage|call_sub|y[28]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~163 (
// Equation(s):
// \exe_stage|call_sub|y[28]~163_combout  = ( \de_reg|ealuc [1] & ( \de_reg|ealuc [3] & ( (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (\de_reg|ealuc [2] & \de_reg|ealuc [0])) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datab(!\de_reg|ealuc [2]),
	.datac(!\de_reg|ealuc [0]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [1]),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~163 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~163 .lut_mask = 64'h0000000000000101;
defparam \exe_stage|call_sub|y[28]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~166 (
// Equation(s):
// \exe_stage|call_sub|y[28]~166_combout  = ( !\de_reg|ealuc [2] & ( !\de_reg|ealuc [3] & ( (\de_reg|ealuc [1] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (!\de_reg|ea [4] & \de_reg|ealuc [0]))) ) ) )

	.dataa(!\de_reg|ealuc [1]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(!\de_reg|ea [4]),
	.datad(!\de_reg|ealuc [0]),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~166 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~166 .lut_mask = 64'h0010000000000000;
defparam \exe_stage|call_sub|y[28]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~168 (
// Equation(s):
// \exe_stage|call_sub|y[28]~168_combout  = ( !\de_reg|ealuc [0] & ( (!\de_reg|ealuc [2] & (!\de_reg|ea [28] $ ((\exe_stage|call_sub|y[28]~167_combout )))) # (\de_reg|ealuc [2] & (((\exe_stage|alu_b|y[12]~5_combout )))) ) )

	.dataa(!\de_reg|ea [28]),
	.datab(!\exe_stage|call_sub|y[28]~167_combout ),
	.datac(!\exe_stage|alu_b|y[12]~5_combout ),
	.datad(!\de_reg|ealuc [2]),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~168 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~168 .lut_mask = 64'h990F990F00000000;
defparam \exe_stage|call_sub|y[28]~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N33
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~164 (
// Equation(s):
// \exe_stage|call_sub|y[30]~164_combout  = ( \de_reg|ea [0] & ( !\de_reg|ea [2] ) ) # ( !\de_reg|ea [0] & ( (\de_reg|ea [3] & !\de_reg|ea [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\de_reg|ea [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~164 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~164 .lut_mask = 64'h0F000F00FF00FF00;
defparam \exe_stage|call_sub|y[30]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~71 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [28] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [26]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [28] & ( (!\de_reg|ealuimm~q 
// ) # (\de_reg|eimm [16]) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [28] & ( (!\de_reg|ealuimm~q  & ((\de_reg|eb [26]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [28] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) 
// ) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(gnd),
	.datad(!\de_reg|eb [26]),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~71 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~71 .lut_mask = 64'h111111BBBBBB11BB;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~165 (
// Equation(s):
// \exe_stage|call_sub|y[28]~165_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # 
// ((!\exe_stage|call_sub|y[30]~164_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (((\exe_stage|call_sub|y[30]~164_combout )))) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\exe_stage|call_sub|y[30]~164_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// (((!\exe_stage|call_sub|y[30]~164_combout )))) # (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\exe_stage|call_sub|y[30]~164_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// ((!\exe_stage|call_sub|y[30]~164_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~68_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|call_sub|y[30]~164_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~63_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~165 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~165 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \exe_stage|call_sub|y[28]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~162 (
// Equation(s):
// \exe_stage|call_sub|y[28]~162_combout  = ( \exe_stage|alu_b|y[31]~15_combout  & ( \de_reg|ealuc [3] & ( (!\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (\de_reg|ealuc [1] & (\de_reg|ealuc [0] & \de_reg|ealuc [2]))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datab(!\de_reg|ealuc [1]),
	.datac(!\de_reg|ealuc [0]),
	.datad(!\de_reg|ealuc [2]),
	.datae(!\exe_stage|alu_b|y[31]~15_combout ),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~162 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~162 .lut_mask = 64'h0000000000000002;
defparam \exe_stage|call_sub|y[28]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~169 (
// Equation(s):
// \exe_stage|call_sub|y[28]~169_combout  = ( \exe_stage|call_sub|y[28]~165_combout  & ( !\exe_stage|call_sub|y[28]~162_combout  & ( (!\exe_stage|call_sub|y[28]~166_combout  & (!\exe_stage|call_sub|y[28]~168_combout  & 
// ((!\exe_stage|call_sub|y[28]~163_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[28]~165_combout  & ( !\exe_stage|call_sub|y[28]~162_combout  & ( (!\exe_stage|call_sub|y[28]~168_combout  & 
// ((!\exe_stage|call_sub|y[28]~163_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ))) ) ) )

	.dataa(!\exe_stage|call_sub|y[28]~163_combout ),
	.datab(!\exe_stage|call_sub|y[28]~166_combout ),
	.datac(!\exe_stage|call_sub|y[28]~168_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~57_combout ),
	.datae(!\exe_stage|call_sub|y[28]~165_combout ),
	.dataf(!\exe_stage|call_sub|y[28]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~169 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~169 .lut_mask = 64'hF0A0C08000000000;
defparam \exe_stage|call_sub|y[28]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~123 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~123_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [28]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [28] ) + ( \exe_stage|agorithm_logic_unit|Add0~120  ))
// \exe_stage|agorithm_logic_unit|Add0~124  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [28]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [28] ) + ( \exe_stage|agorithm_logic_unit|Add0~120  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [28]),
	.datae(gnd),
	.dataf(!\de_reg|ea [28]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~120 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~123_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~124 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~123 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~123 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[28]~171 (
// Equation(s):
// \exe_stage|call_sub|y[28]~171_combout  = ( \exe_stage|call_sub|y[28]~169_combout  & ( \exe_stage|agorithm_logic_unit|Add0~123_sumout  & ( (((\exe_stage|call_sub|y[28]~161_combout  & \exe_stage|call_sub|y[12]~86_combout )) # 
// (\exe_stage|call_sub|y[28]~170_combout )) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|call_sub|y[28]~169_combout  & ( \exe_stage|agorithm_logic_unit|Add0~123_sumout  & ( ((\exe_stage|call_sub|y[12]~86_combout ) # 
// (\exe_stage|call_sub|y[28]~170_combout )) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( \exe_stage|call_sub|y[28]~169_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~123_sumout  & ( ((\exe_stage|call_sub|y[28]~161_combout  & 
// \exe_stage|call_sub|y[12]~86_combout )) # (\exe_stage|call_sub|y[28]~170_combout ) ) ) ) # ( !\exe_stage|call_sub|y[28]~169_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~123_sumout  & ( (\exe_stage|call_sub|y[12]~86_combout ) # 
// (\exe_stage|call_sub|y[28]~170_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[28]~161_combout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\exe_stage|call_sub|y[28]~170_combout ),
	.datad(!\exe_stage|call_sub|y[12]~86_combout ),
	.datae(!\exe_stage|call_sub|y[28]~169_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~123_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[28]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[28]~171 .extended_lut = "off";
defparam \exe_stage|call_sub|y[28]~171 .lut_mask = 64'h0FFF0F5F3FFF3F7F;
defparam \exe_stage|call_sub|y[28]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~8_combout  = ( \id_stage|rf|register[13][28]~q  & ( \id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][28]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][28]~q ))) ) ) ) # ( !\id_stage|rf|register[13][28]~q  & ( \id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[14][28]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][28]~q  & ((\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[13][28]~q  & ( !\id_stage|rf|register[12][28]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[14][28]~q  & \inst_reg|inst [17])))) # (\inst_reg|inst [16] 
// & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[15][28]~q ))) ) ) ) # ( !\id_stage|rf|register[13][28]~q  & ( !\id_stage|rf|register[12][28]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][28]~q ))) # 
// (\inst_reg|inst [16] & (\id_stage|rf|register[15][28]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[15][28]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[14][28]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[13][28]~q ),
	.dataf(!\id_stage|rf|register[12][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~8 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_db|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N59
dffeas \id_stage|rf|register[9][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N55
dffeas \id_stage|rf|register[10][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~7_combout  = ( \id_stage|rf|register[9][28]~q  & ( \id_stage|rf|register[10][28]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|rf|register[8][28]~q )))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|rf|register[11][28]~q ))) ) ) ) # ( !\id_stage|rf|register[9][28]~q  & ( \id_stage|rf|register[10][28]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[8][28]~q  & !\inst_reg|inst [16])))) # 
// (\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[11][28]~q ))) ) ) ) # ( \id_stage|rf|register[9][28]~q  & ( !\id_stage|rf|register[10][28]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16]) # 
// (\id_stage|rf|register[8][28]~q )))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][28]~q  & ((\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[9][28]~q  & ( !\id_stage|rf|register[10][28]~DUPLICATE_q  & ( (!\inst_reg|inst [17] & 
// (((\id_stage|rf|register[8][28]~q  & !\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][28]~q  & ((\inst_reg|inst [16])))) ) ) )

	.dataa(!\id_stage|rf|register[11][28]~q ),
	.datab(!\id_stage|rf|register[8][28]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[9][28]~q ),
	.dataf(!\id_stage|rf|register[10][28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~7 .lut_mask = 64'h300530F53F053FF5;
defparam \id_stage|forwarding_db|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~3_combout  = ( \id_stage|rf|register[27][28]~q  & ( \id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[31][28]~q ))) ) ) ) # ( !\id_stage|rf|register[27][28]~q  & ( \id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][28]~q )))) ) ) ) # ( \id_stage|rf|register[27][28]~q  & ( !\id_stage|rf|register[19][28]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][28]~q )))) ) ) ) # ( !\id_stage|rf|register[27][28]~q  & ( !\id_stage|rf|register[19][28]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[23][28]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[31][28]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[31][28]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[23][28]~q ),
	.datae(!\id_stage|rf|register[27][28]~q ),
	.dataf(!\id_stage|rf|register[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~3 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_db|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N2
dffeas \id_stage|rf|register[28][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N58
dffeas \id_stage|rf|register[16][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~0_combout  = ( \id_stage|rf|register[20][28]~q  & ( \id_stage|rf|register[16][28]~DUPLICATE_q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][28]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][28]~q ))) ) ) ) # ( !\id_stage|rf|register[20][28]~q  & ( \id_stage|rf|register[16][28]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[24][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][28]~q )))) ) ) ) # ( \id_stage|rf|register[20][28]~q  & ( !\id_stage|rf|register[16][28]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][28]~q )))) ) ) ) # ( !\id_stage|rf|register[20][28]~q  & ( !\id_stage|rf|register[16][28]~DUPLICATE_q  & ( 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[28][28]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][28]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[24][28]~q ),
	.datae(!\id_stage|rf|register[20][28]~q ),
	.dataf(!\id_stage|rf|register[16][28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \id_stage|forwarding_db|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~1_combout  = ( \id_stage|rf|register[21][28]~q  & ( \id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][28]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[29][28]~q )))) ) ) ) # ( !\id_stage|rf|register[21][28]~q  & ( \id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][28]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst 
// [19] & ((\id_stage|rf|register[29][28]~q )))) ) ) ) # ( \id_stage|rf|register[21][28]~q  & ( !\id_stage|rf|register[17][28]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & (\id_stage|rf|register[25][28]~q ))) # (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[29][28]~q )))) ) ) ) # ( !\id_stage|rf|register[21][28]~q  & ( !\id_stage|rf|register[17][28]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[25][28]~q )) # (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[29][28]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[25][28]~q ),
	.datad(!\id_stage|rf|register[29][28]~q ),
	.datae(!\id_stage|rf|register[21][28]~q ),
	.dataf(!\id_stage|rf|register[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~2_combout  = ( \id_stage|rf|register[22][28]~q  & ( \id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][28]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[30][28]~q ))) ) ) ) # ( !\id_stage|rf|register[22][28]~q  & ( \id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[26][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][28]~q )))) ) ) ) # ( \id_stage|rf|register[22][28]~q  & ( !\id_stage|rf|register[18][28]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][28]~q )))) ) ) ) # ( !\id_stage|rf|register[22][28]~q  & ( !\id_stage|rf|register[18][28]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][28]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][28]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][28]~q ),
	.datab(!\id_stage|rf|register[26][28]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[22][28]~q ),
	.dataf(!\id_stage|rf|register[18][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \id_stage|forwarding_db|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~4_combout  = ( \id_stage|forwarding_db|Mux3~1_combout  & ( \id_stage|forwarding_db|Mux3~2_combout  & ( (!\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux3~0_combout )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & 
// ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux3~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux3~1_combout  & ( \id_stage|forwarding_db|Mux3~2_combout  & ( (!\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux3~0_combout )) # 
// (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux3~3_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux3~1_combout  & ( !\id_stage|forwarding_db|Mux3~2_combout  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst 
// [17] & ((\id_stage|forwarding_db|Mux3~0_combout )))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux3~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux3~1_combout  & ( !\id_stage|forwarding_db|Mux3~2_combout  & ( 
// (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux3~0_combout )))) # (\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux3~3_combout ))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux3~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux3~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux3~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \id_stage|forwarding_db|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N14
dffeas \id_stage|rf|register[3][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N8
dffeas \id_stage|rf|register[6][28] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][28] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N38
dffeas \id_stage|rf|register[7][28]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][28]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~5_combout  = ( \id_stage|rf|register[5][28]~q  & ( \id_stage|rf|register[4][28]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][28]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][28]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][28]~q  & ( \id_stage|rf|register[4][28]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[6][28]~q )))) # (\inst_reg|inst [16] & 
// (\inst_reg|inst [17] & ((\id_stage|rf|register[7][28]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[5][28]~q  & ( !\id_stage|rf|register[4][28]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[6][28]~q ))) # (\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[7][28]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][28]~q  & ( !\id_stage|rf|register[4][28]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][28]~q )) # 
// (\inst_reg|inst [16] & ((\id_stage|rf|register[7][28]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[6][28]~q ),
	.datad(!\id_stage|rf|register[7][28]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[5][28]~q ),
	.dataf(!\id_stage|rf|register[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~6_combout  = ( \id_stage|rf|register[1][28]~q  & ( \id_stage|forwarding_db|Mux3~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][28]~q ))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][28]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[1][28]~q  & ( \id_stage|forwarding_db|Mux3~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][28]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[3][28]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[1][28]~q  & ( !\id_stage|forwarding_db|Mux3~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|forwarding_db|Mux17~3_combout )) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][28]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][28]~DUPLICATE_q )))) ) ) ) # ( 
// !\id_stage|rf|register[1][28]~q  & ( !\id_stage|forwarding_db|Mux3~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][28]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[3][28]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|rf|register[3][28]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[2][28]~q ),
	.datae(!\id_stage|rf|register[1][28]~q ),
	.dataf(!\id_stage|forwarding_db|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~6 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~11_combout  = ( \id_stage|forwarding_db|Mux3~4_combout  & ( \id_stage|forwarding_db|Mux3~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux3~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux3~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux3~4_combout  & ( \id_stage|forwarding_db|Mux3~6_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux3~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # 
// ((\id_stage|forwarding_db|Mux3~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux3~4_combout  & ( !\id_stage|forwarding_db|Mux3~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # 
// ((\id_stage|forwarding_db|Mux3~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux3~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux3~4_combout  & ( 
// !\id_stage|forwarding_db|Mux3~6_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux3~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux3~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux3~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux3~7_combout ),
	.datae(!\id_stage|forwarding_db|Mux3~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~11 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~12_combout  = ( \em_reg|malu [28] & ( \id_stage|forwarding_db|Mux3~11_combout  ) ) # ( !\em_reg|malu [28] & ( \id_stage|forwarding_db|Mux3~11_combout  & ( \id_stage|forwarding_db|Mux17~1_combout  ) ) ) # ( \em_reg|malu [28] & 
// ( !\id_stage|forwarding_db|Mux3~11_combout  & ( !\id_stage|forwarding_db|Mux17~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datad(gnd),
	.datae(!\em_reg|malu [28]),
	.dataf(!\id_stage|forwarding_db|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~12 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \id_stage|forwarding_db|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~9_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( \id_stage|forwarding_db|Mux3~12_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (!\id_stage|forwarding_db|Mux17~7_combout  & 
// (!\em_reg|malu [7]))) # (\id_stage|forwarding_db|Mux17~0_combout  & (((\id_stage|forwarding_db|Mux17~1_combout )) # (\id_stage|forwarding_db|Mux17~7_combout ))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( 
// \id_stage|forwarding_db|Mux3~12_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & ((\id_stage|forwarding_db|Mux17~1_combout ) # (\id_stage|forwarding_db|Mux17~7_combout ))) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( 
// !\id_stage|forwarding_db|Mux3~12_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (!\id_stage|forwarding_db|Mux17~7_combout  & !\em_reg|malu [7])) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~7_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\id_stage|forwarding_db|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~9 .lut_mask = 64'h00008080115591D5;
defparam \id_stage|forwarding_db|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux3~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux3~10_combout  = ( \id_stage|forwarding_db|Mux3~9_combout  ) # ( !\id_stage|forwarding_db|Mux3~9_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[28]~171_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\exe_stage|call_sub|y[28]~171_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux3~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux3~10 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \id_stage|forwarding_db|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \de_reg|eb[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[28] .is_wysiwyg = "true";
defparam \de_reg|eb[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~24 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  = ( \de_reg|ea [0] & ( \de_reg|eb [26] & ( (!\de_reg|ea [1] & ((\de_reg|eb [27]))) # (\de_reg|ea [1] & (\de_reg|eb [29])) ) ) ) # ( !\de_reg|ea [0] & ( \de_reg|eb [26] & ( (!\de_reg|ea [1]) # 
// (\de_reg|eb [28]) ) ) ) # ( \de_reg|ea [0] & ( !\de_reg|eb [26] & ( (!\de_reg|ea [1] & ((\de_reg|eb [27]))) # (\de_reg|ea [1] & (\de_reg|eb [29])) ) ) ) # ( !\de_reg|ea [0] & ( !\de_reg|eb [26] & ( (\de_reg|eb [28] & \de_reg|ea [1]) ) ) )

	.dataa(!\de_reg|eb [28]),
	.datab(!\de_reg|eb [29]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|eb [27]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\de_reg|eb [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~24 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~24 .lut_mask = 64'h050503F3F5F503F3;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~25 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~25_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout  & ( (\de_reg|ealuimm~q  & 
// \de_reg|eimm [16]) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~25 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~25 .lut_mask = 64'h11111111BBBBBBBB;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~7 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~7_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~5_combout  & ( (!\de_reg|ea [3]) # ((!\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ))) # (\de_reg|ea [2] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout  & ( (\de_reg|ea [3] & ((!\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ))) # (\de_reg|ea [2] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout )))) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(!\de_reg|ea [3]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~25_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~7 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~7 .lut_mask = 64'h01230123CDEFCDEF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~17 (
// Equation(s):
// \exe_stage|call_sub|y[2]~17_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( (!\de_reg|ealuc [0] & (((!\de_reg|ealuc [2])))) # (\de_reg|ealuc [0] & 
// (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ((!\de_reg|ealuc [3]) # (\de_reg|ealuc [2])))) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~17 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~17 .lut_mask = 64'h000000000000C0E3;
defparam \exe_stage|call_sub|y[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~18 (
// Equation(s):
// \exe_stage|call_sub|y[2]~18_combout  = ( \exe_stage|call_sub|y[1]~13_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~28_combout  & ( (!\exe_stage|call_sub|y[1]~11_combout  & (!\exe_stage|call_sub|y[2]~17_combout  & 
// ((!\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ) # (!\exe_stage|call_sub|y[1]~12_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[1]~13_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~28_combout  & ( (!\exe_stage|call_sub|y[1]~11_combout  & 
// (!\exe_stage|call_sub|y[2]~17_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ) # (!\exe_stage|call_sub|y[1]~12_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[1]~13_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight1~28_combout  & ( 
// (!\exe_stage|call_sub|y[1]~11_combout  & (!\exe_stage|call_sub|y[2]~17_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ) # (!\exe_stage|call_sub|y[1]~12_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~7_combout ),
	.datab(!\exe_stage|call_sub|y[1]~12_combout ),
	.datac(!\exe_stage|call_sub|y[1]~11_combout ),
	.datad(!\exe_stage|call_sub|y[2]~17_combout ),
	.datae(!\exe_stage|call_sub|y[1]~13_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~18 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~18 .lut_mask = 64'hE0000000E000E000;
defparam \exe_stage|call_sub|y[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~187 (
// Equation(s):
// \exe_stage|call_sub|y[2]~187_combout  = ( \exe_stage|alu_b|y[2]~3_combout  & ( (!\exe_stage|call_sub|y[2]~4_combout  & ((!\de_reg|ea [2]))) # (\exe_stage|call_sub|y[2]~4_combout  & ((\de_reg|ea [2]) # (\de_reg|ealuc [2]))) ) ) # ( 
// !\exe_stage|alu_b|y[2]~3_combout  & ( (\de_reg|ea [2] & ((!\exe_stage|call_sub|y[2]~4_combout ) # (\de_reg|ealuc [2]))) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[2]~4_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~187 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~187 .lut_mask = 64'h00F500F5F50FF50F;
defparam \exe_stage|call_sub|y[2]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~19 (
// Equation(s):
// \exe_stage|call_sub|y[2]~19_combout  = ( \exe_stage|call_sub|y[2]~4_combout  & ( (\exe_stage|call_sub|y[2]~5_combout  & ((!\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|Add0~9_sumout )) # (\de_reg|ealuc [0] & ((\exe_stage|call_sub|y[2]~187_combout 
// ))))) ) ) # ( !\exe_stage|call_sub|y[2]~4_combout  & ( (\exe_stage|call_sub|y[2]~5_combout  & \exe_stage|call_sub|y[2]~187_combout ) ) )

	.dataa(!\exe_stage|call_sub|y[2]~5_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~9_sumout ),
	.datad(!\exe_stage|call_sub|y[2]~187_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~19 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~19 .lut_mask = 64'h0055005504150415;
defparam \exe_stage|call_sub|y[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~16 (
// Equation(s):
// \exe_stage|call_sub|y[2]~16_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # ((!\exe_stage|call_sub|y[2]~0_combout  
// & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (((!\exe_stage|call_sub|y[2]~0_combout )))) # (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// ((!\exe_stage|call_sub|y[2]~0_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (((\exe_stage|call_sub|y[2]~0_combout )))) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\exe_stage|call_sub|y[2]~0_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout )))) 
// ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\exe_stage|call_sub|y[2]~0_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~11_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|call_sub|y[2]~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~21_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~16 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~16 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \exe_stage|call_sub|y[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~12_combout  = ( \exe_stage|call_sub|y[2]~19_combout  & ( \exe_stage|call_sub|y[2]~16_combout  & ( \id_stage|forwarding_db|Mux31~1_combout  ) ) ) # ( !\exe_stage|call_sub|y[2]~19_combout  & ( 
// \exe_stage|call_sub|y[2]~16_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & (((!\exe_stage|call_sub|y[2]~18_combout  & \exe_stage|call_sub|y[1]~9_combout )) # (\exe_stage|call_sub|y[1]~3_combout ))) ) ) ) # ( \exe_stage|call_sub|y[2]~19_combout  
// & ( !\exe_stage|call_sub|y[2]~16_combout  & ( \id_stage|forwarding_db|Mux31~1_combout  ) ) ) # ( !\exe_stage|call_sub|y[2]~19_combout  & ( !\exe_stage|call_sub|y[2]~16_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & 
// (!\exe_stage|call_sub|y[2]~18_combout  & \exe_stage|call_sub|y[1]~9_combout )) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\exe_stage|call_sub|y[1]~3_combout ),
	.datac(!\exe_stage|call_sub|y[2]~18_combout ),
	.datad(!\exe_stage|call_sub|y[1]~9_combout ),
	.datae(!\exe_stage|call_sub|y[2]~19_combout ),
	.dataf(!\exe_stage|call_sub|y[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~12 .lut_mask = 64'h0050555511515555;
defparam \id_stage|forwarding_db|Mux29~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N20
dffeas \mw_reg|walu[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[2] .is_wysiwyg = "true";
defparam \mw_reg|walu[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \wb_stage|y[2]~30 (
// Equation(s):
// \wb_stage|y[2]~30_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [2] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [2] ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [2]),
	.datac(!\mw_reg|walu [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[2]~30 .extended_lut = "off";
defparam \wb_stage|y[2]~30 .lut_mask = 64'h0F0F0F0F33333333;
defparam \wb_stage|y[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N47
dffeas \id_stage|rf|register[9][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N20
dffeas \id_stage|rf|register[11][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N2
dffeas \id_stage|rf|register[10][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N53
dffeas \id_stage|rf|register[8][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~7_combout  = ( \id_stage|rf|register[10][2]~q  & ( \id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][2]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][2]~q )))) ) ) ) # ( !\id_stage|rf|register[10][2]~q  & ( \id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # (\id_stage|rf|register[9][2]~q ))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16] 
// & \id_stage|rf|register[11][2]~q )))) ) ) ) # ( \id_stage|rf|register[10][2]~q  & ( !\id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[9][2]~q  & (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # 
// (\id_stage|rf|register[11][2]~q )))) ) ) ) # ( !\id_stage|rf|register[10][2]~q  & ( !\id_stage|rf|register[8][2]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][2]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][2]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[9][2]~q ),
	.datac(!\inst_reg|inst [16]),
	.datad(!\id_stage|rf|register[11][2]~q ),
	.datae(!\id_stage|rf|register[10][2]~q ),
	.dataf(!\id_stage|rf|register[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~7 .lut_mask = 64'h02075257A2A7F2F7;
defparam \id_stage|forwarding_db|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N58
dffeas \id_stage|rf|register[2][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N44
dffeas \id_stage|rf|register[1][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N49
dffeas \id_stage|rf|register[3][2]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][2]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N8
dffeas \id_stage|rf|register[4][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N43
dffeas \id_stage|rf|register[7][2]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N38
dffeas \id_stage|rf|register[5][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N3
cyclonev_lcell_comb \id_stage|rf|register[6][2]~feeder (
// Equation(s):
// \id_stage|rf|register[6][2]~feeder_combout  = ( \wb_stage|y[2]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[6][2]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \id_stage|rf|register[6][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~5_combout  = ( \id_stage|rf|register[5][2]~q  & ( \id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[4][2]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # 
// ((\id_stage|rf|register[7][2]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][2]~q  & ( \id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[4][2]~q )) # (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (\inst_reg|inst 
// [17] & ((\id_stage|rf|register[7][2]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[5][2]~q  & ( !\id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[4][2]~q ))) # (\inst_reg|inst [16] & 
// ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[7][2]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][2]~q  & ( !\id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[4][2]~q ))) # (\inst_reg|inst 
// [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[7][2]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[4][2]~q ),
	.datad(!\id_stage|rf|register[7][2]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[5][2]~q ),
	.dataf(!\id_stage|rf|register[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~6_combout  = ( \id_stage|rf|register[3][2]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux29~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # 
// (\id_stage|rf|register[2][2]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[1][2]~q )))) ) ) ) # ( !\id_stage|rf|register[3][2]~DUPLICATE_q  & ( 
// \id_stage|forwarding_db|Mux29~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][2]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][2]~q  & 
// !\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( \id_stage|rf|register[3][2]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux29~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][2]~q  & 
// ((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[1][2]~q )))) ) ) ) # ( !\id_stage|rf|register[3][2]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_db|Mux29~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][2]~q  & ((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][2]~q  & 
// !\id_stage|forwarding_db|Mux17~4_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|rf|register[2][2]~q ),
	.datac(!\id_stage|rf|register[1][2]~q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[3][2]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~6 .lut_mask = 64'h05220577AF22AF77;
defparam \id_stage|forwarding_db|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \id_stage|rf|register[26][2]~feeder (
// Equation(s):
// \id_stage|rf|register[26][2]~feeder_combout  = ( \wb_stage|y[2]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][2]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N58
dffeas \id_stage|rf|register[26][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N26
dffeas \id_stage|rf|register[22][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N2
dffeas \id_stage|rf|register[30][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \id_stage|rf|register[18][2]~feeder (
// Equation(s):
// \id_stage|rf|register[18][2]~feeder_combout  = ( \wb_stage|y[2]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][2]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N28
dffeas \id_stage|rf|register[18][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~2_combout  = ( \id_stage|rf|register[30][2]~q  & ( \id_stage|rf|register[18][2]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][2]~q )))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[26][2]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[30][2]~q  & ( \id_stage|rf|register[18][2]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[22][2]~q )))) # (\inst_reg|inst 
// [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[26][2]~q ))) ) ) ) # ( \id_stage|rf|register[30][2]~q  & ( !\id_stage|rf|register[18][2]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[22][2]~q )))) # (\inst_reg|inst 
// [19] & (((\id_stage|rf|register[26][2]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[30][2]~q  & ( !\id_stage|rf|register[18][2]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[22][2]~q )))) # 
// (\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[26][2]~q ))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[26][2]~q ),
	.datad(!\id_stage|rf|register[22][2]~q ),
	.datae(!\id_stage|rf|register[30][2]~q ),
	.dataf(!\id_stage|rf|register[18][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_db|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N38
dffeas \id_stage|rf|register[23][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N44
dffeas \id_stage|rf|register[31][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N10
dffeas \id_stage|rf|register[27][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N55
dffeas \id_stage|rf|register[19][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~3_combout  = ( \id_stage|rf|register[27][2]~q  & ( \id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][2]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][2]~q )))) ) ) ) # ( !\id_stage|rf|register[27][2]~q  & ( \id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])) # (\id_stage|rf|register[23][2]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[31][2]~q  & \inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[27][2]~q  & ( !\id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[23][2]~q  & ((\inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18]) # (\id_stage|rf|register[31][2]~q )))) ) ) ) # ( !\id_stage|rf|register[27][2]~q  & ( !\id_stage|rf|register[19][2]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[23][2]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[31][2]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[23][2]~q ),
	.datab(!\id_stage|rf|register[31][2]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[27][2]~q ),
	.dataf(!\id_stage|rf|register[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~3 .lut_mask = 64'h00530F53F053FF53;
defparam \id_stage|forwarding_db|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N38
dffeas \id_stage|rf|register[29][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N44
dffeas \id_stage|rf|register[25][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \id_stage|rf|register[21][2]~feeder (
// Equation(s):
// \id_stage|rf|register[21][2]~feeder_combout  = ( \wb_stage|y[2]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[21][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[21][2]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[21][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[21][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \id_stage|rf|register[21][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N45
cyclonev_lcell_comb \id_stage|rf|register[17][2]~feeder (
// Equation(s):
// \id_stage|rf|register[17][2]~feeder_combout  = ( \wb_stage|y[2]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[17][2]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N46
dffeas \id_stage|rf|register[17][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~1_combout  = ( \id_stage|rf|register[21][2]~q  & ( \id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][2]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[29][2]~q ))) ) ) ) # ( !\id_stage|rf|register[21][2]~q  & ( \id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[25][2]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] & 
// (\id_stage|rf|register[29][2]~q ))) ) ) ) # ( \id_stage|rf|register[21][2]~q  & ( !\id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[25][2]~q )))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[29][2]~q )))) ) ) ) # ( !\id_stage|rf|register[21][2]~q  & ( !\id_stage|rf|register[17][2]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[25][2]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[29][2]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[29][2]~q ),
	.datad(!\id_stage|rf|register[25][2]~q ),
	.datae(!\id_stage|rf|register[21][2]~q ),
	.dataf(!\id_stage|rf|register[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N5
dffeas \id_stage|rf|register[16][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N8
dffeas \id_stage|rf|register[28][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N56
dffeas \id_stage|rf|register[24][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N53
dffeas \id_stage|rf|register[20][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~0_combout  = ( \id_stage|rf|register[24][2]~q  & ( \id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[16][2]~q ))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # 
// (\id_stage|rf|register[28][2]~q )))) ) ) ) # ( !\id_stage|rf|register[24][2]~q  & ( \id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[16][2]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[28][2]~q  & \inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[24][2]~q  & ( !\id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[16][2]~q  & ((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18]) # (\id_stage|rf|register[28][2]~q )))) ) ) ) # ( !\id_stage|rf|register[24][2]~q  & ( !\id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[16][2]~q  & ((!\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & (((\id_stage|rf|register[28][2]~q  & \inst_reg|inst [18])))) ) ) )

	.dataa(!\id_stage|rf|register[16][2]~q ),
	.datab(!\id_stage|rf|register[28][2]~q ),
	.datac(!\inst_reg|inst [19]),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[24][2]~q ),
	.dataf(!\id_stage|rf|register[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \id_stage|forwarding_db|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~4_combout  = ( \id_stage|forwarding_db|Mux29~1_combout  & ( \id_stage|forwarding_db|Mux29~0_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux29~2_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux29~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux29~1_combout  & ( \id_stage|forwarding_db|Mux29~0_combout  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux29~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux29~3_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux29~1_combout  & ( !\id_stage|forwarding_db|Mux29~0_combout  & ( (!\inst_reg|inst [17] & 
// (\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux29~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux29~3_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux29~1_combout  & ( 
// !\id_stage|forwarding_db|Mux29~0_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux29~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux29~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux29~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux29~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux29~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N8
dffeas \id_stage|rf|register[13][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N56
dffeas \id_stage|rf|register[14][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N19
dffeas \id_stage|rf|register[12][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N43
dffeas \id_stage|rf|register[15][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~8_combout  = ( \id_stage|rf|register[12][2]~q  & ( \id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][2]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][2]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[12][2]~q  & ( \id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[14][2]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][2]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[12][2]~q  & ( !\id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][2]~q )))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[13][2]~q ))) ) ) ) # ( !\id_stage|rf|register[12][2]~q  & ( !\id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & ((\id_stage|rf|register[14][2]~q )))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & (\id_stage|rf|register[13][2]~q ))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[13][2]~q ),
	.datad(!\id_stage|rf|register[14][2]~q ),
	.datae(!\id_stage|rf|register[12][2]~q ),
	.dataf(!\id_stage|rf|register[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_db|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~9_combout  = ( \id_stage|forwarding_db|Mux29~4_combout  & ( \id_stage|forwarding_db|Mux29~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # 
// ((\id_stage|forwarding_db|Mux29~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux29~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux29~4_combout  & ( 
// \id_stage|forwarding_db|Mux29~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux29~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (((\id_stage|forwarding_db|Mux29~6_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux29~4_combout  & ( !\id_stage|forwarding_db|Mux29~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux29~7_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux29~6_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux29~4_combout  & ( !\id_stage|forwarding_db|Mux29~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux29~7_combout ))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux29~6_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux29~7_combout ),
	.datad(!\id_stage|forwarding_db|Mux29~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux29~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~11_combout  = ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & ((\mem_stage|dram|altsyncram_component|auto_generated|q_a [2]) # (\em_reg|malu [7]))) ) ) # ( 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2] & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [2])) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~11 .lut_mask = 64'h00A000A050F050F0;
defparam \id_stage|forwarding_db|Mux29~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux29~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux29~10_combout  = ( \id_stage|forwarding_db|Mux29~9_combout  & ( \id_stage|forwarding_db|Mux29~11_combout  ) ) # ( !\id_stage|forwarding_db|Mux29~9_combout  & ( \id_stage|forwarding_db|Mux29~11_combout  ) ) # ( 
// \id_stage|forwarding_db|Mux29~9_combout  & ( !\id_stage|forwarding_db|Mux29~11_combout  & ( (((\em_reg|malu [2] & \id_stage|forwarding_db|Mux31~0_combout )) # (\id_stage|forwarding_db|Mux29~12_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) 
// # ( !\id_stage|forwarding_db|Mux29~9_combout  & ( !\id_stage|forwarding_db|Mux29~11_combout  & ( ((\em_reg|malu [2] & \id_stage|forwarding_db|Mux31~0_combout )) # (\id_stage|forwarding_db|Mux29~12_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datab(!\em_reg|malu [2]),
	.datac(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux29~12_combout ),
	.datae(!\id_stage|forwarding_db|Mux29~9_combout ),
	.dataf(!\id_stage|forwarding_db|Mux29~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux29~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux29~10 .lut_mask = 64'h03FF57FFFFFFFFFF;
defparam \id_stage|forwarding_db|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N35
dffeas \de_reg|eb[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_db|Mux29~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[2] .is_wysiwyg = "true";
defparam \de_reg|eb[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~15 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout  = ( !\de_reg|ea [0] & ( (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [2])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [2]))))) ) )

	.dataa(!\de_reg|eb [2]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [2]),
	.datae(gnd),
	.dataf(!\de_reg|ea [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~15 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~15 .lut_mask = 64'h1013101300000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~17 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~44_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout  & (!\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout  & 
// (!\exe_stage|alu_b|y[4]~19_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~44_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout  & 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout )) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~15_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~16_combout ),
	.datac(!\exe_stage|alu_b|y[4]~19_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~17 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~17 .lut_mask = 64'h8800880080008000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~19 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout  = ( \de_reg|ea [2] & ( (!\de_reg|ea [3] & \exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ) ) ) # ( !\de_reg|ea [2] & ( (!\de_reg|ea [3] & !\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ) ) 
// )

	.dataa(!\de_reg|ea [3]),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~17_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ea [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~19 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~19 .lut_mask = 64'hA0A0A0A000AA00AA;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~37 (
// Equation(s):
// \exe_stage|call_sub|y[4]~37_combout  = ( \exe_stage|call_sub|y[6]~33_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout  & ( (!\de_reg|ea [4] & (!\exe_stage|alu_b|y[4]~19_combout  & !\exe_stage|call_sub|y[4]~36_combout )) ) ) ) # ( 
// !\exe_stage|call_sub|y[6]~33_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout  & ( (!\exe_stage|call_sub|y[4]~36_combout  & ((!\exe_stage|call_sub|y[4]~35_combout ) # (!\de_reg|ea [4] $ (\exe_stage|alu_b|y[4]~19_combout )))) ) ) ) # ( 
// \exe_stage|call_sub|y[6]~33_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout  & ( (!\de_reg|ea [4] & !\exe_stage|alu_b|y[4]~19_combout ) ) ) ) # ( !\exe_stage|call_sub|y[6]~33_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout  & ( (!\exe_stage|call_sub|y[4]~35_combout ) # (!\de_reg|ea [4] $ (\exe_stage|alu_b|y[4]~19_combout )) ) ) )

	.dataa(!\de_reg|ea [4]),
	.datab(!\exe_stage|alu_b|y[4]~19_combout ),
	.datac(!\exe_stage|call_sub|y[4]~35_combout ),
	.datad(!\exe_stage|call_sub|y[4]~36_combout ),
	.datae(!\exe_stage|call_sub|y[6]~33_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~37 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~37 .lut_mask = 64'hF9F98888F9008800;
defparam \exe_stage|call_sub|y[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~40 (
// Equation(s):
// \exe_stage|call_sub|y[4]~40_combout  = ( \exe_stage|agorithm_logic_unit|Add0~17_sumout  & ( ((\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|ea [4] & \exe_stage|alu_b|y[4]~19_combout ))) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|Add0~17_sumout  & ( (\exe_stage|call_sub|y[4]~38_combout  & (\de_reg|ea [4] & \exe_stage|alu_b|y[4]~19_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(!\de_reg|ea [4]),
	.datac(!\exe_stage|call_sub|y[4]~39_combout ),
	.datad(!\exe_stage|alu_b|y[4]~19_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~40 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~40 .lut_mask = 64'h001100110F1F0F1F;
defparam \exe_stage|call_sub|y[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \mw_reg|walu[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[4] .is_wysiwyg = "true";
defparam \mw_reg|walu[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N9
cyclonev_lcell_comb \wb_stage|y[4]~15 (
// Equation(s):
// \wb_stage|y[4]~15_combout  = ( \mw_reg|wmo [4] & ( \mw_reg|walu [4] ) ) # ( !\mw_reg|wmo [4] & ( \mw_reg|walu [4] & ( !\mw_reg|wm2reg~q  ) ) ) # ( \mw_reg|wmo [4] & ( !\mw_reg|walu [4] & ( \mw_reg|wm2reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(!\mw_reg|wmo [4]),
	.dataf(!\mw_reg|walu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[4]~15 .extended_lut = "off";
defparam \wb_stage|y[4]~15 .lut_mask = 64'h000000FFFF00FFFF;
defparam \wb_stage|y[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \id_stage|rf|register[11][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N38
dffeas \id_stage|rf|register[8][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N26
dffeas \id_stage|rf|register[9][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N36
cyclonev_lcell_comb \id_stage|rf|register[10][4]~feeder (
// Equation(s):
// \id_stage|rf|register[10][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[10][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N37
dffeas \id_stage|rf|register[10][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~7_combout  = ( \id_stage|rf|register[9][4]~q  & ( \id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[8][4]~q )))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # 
// (\id_stage|rf|register[11][4]~q ))) ) ) ) # ( !\id_stage|rf|register[9][4]~q  & ( \id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17]) # (\id_stage|rf|register[8][4]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[11][4]~q  & ((\inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[9][4]~q  & ( !\id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][4]~q  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17])) # (\id_stage|rf|register[11][4]~q ))) ) ) ) # ( !\id_stage|rf|register[9][4]~q  & ( !\id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [16] & (((\id_stage|rf|register[8][4]~q  & !\inst_reg|inst [17])))) # (\inst_reg|inst [16] 
// & (\id_stage|rf|register[11][4]~q  & ((\inst_reg|inst [17])))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[11][4]~q ),
	.datac(!\id_stage|rf|register[8][4]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[9][4]~q ),
	.dataf(!\id_stage|rf|register[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~7 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \id_stage|forwarding_db|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N14
dffeas \id_stage|rf|register[12][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N2
dffeas \id_stage|rf|register[13][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N4
dffeas \id_stage|rf|register[15][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N20
dffeas \id_stage|rf|register[14][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~8_combout  = ( \id_stage|rf|register[15][4]~q  & ( \id_stage|rf|register[14][4]~q  & ( ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][4]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[13][4]~q )))) # 
// (\inst_reg|inst [17]) ) ) ) # ( !\id_stage|rf|register[15][4]~q  & ( \id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])) # (\id_stage|rf|register[12][4]~q ))) # (\inst_reg|inst [16] & (((!\inst_reg|inst [17] & 
// \id_stage|rf|register[13][4]~q )))) ) ) ) # ( \id_stage|rf|register[15][4]~q  & ( !\id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[12][4]~q  & (!\inst_reg|inst [17]))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][4]~q ) # (\inst_reg|inst [17])))) ) ) ) # ( !\id_stage|rf|register[15][4]~q  & ( !\id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[12][4]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[13][4]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[12][4]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[13][4]~q ),
	.datae(!\id_stage|rf|register[15][4]~q ),
	.dataf(!\id_stage|rf|register[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~8 .lut_mask = 64'h207025752A7A2F7F;
defparam \id_stage|forwarding_db|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \id_stage|rf|register[3][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N38
dffeas \id_stage|rf|register[1][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \id_stage|rf|register[6][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N46
dffeas \id_stage|rf|register[7][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N56
dffeas \id_stage|rf|register[5][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \id_stage|rf|register[4][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~5_combout  = ( \id_stage|rf|register[5][4]~q  & ( \id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][4]~DUPLICATE_q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][4]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][4]~q  & ( \id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[6][4]~DUPLICATE_q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[7][4]~DUPLICATE_q  & \inst_reg|inst [17])))) ) ) ) # ( \id_stage|rf|register[5][4]~q  & ( !\id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[6][4]~DUPLICATE_q  & ((\inst_reg|inst [17])))) # 
// (\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[7][4]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[5][4]~q  & ( !\id_stage|rf|register[4][4]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|rf|register[6][4]~DUPLICATE_q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[6][4]~DUPLICATE_q ),
	.datac(!\id_stage|rf|register[7][4]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[5][4]~q ),
	.dataf(!\id_stage|rf|register[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~5 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_db|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \id_stage|rf|register[2][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~6_combout  = ( \id_stage|forwarding_db|Mux27~5_combout  & ( \id_stage|rf|register[2][4]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][4]~q ))) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][4]~q ))) ) ) ) # ( !\id_stage|forwarding_db|Mux27~5_combout  & ( \id_stage|rf|register[2][4]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][4]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][4]~q 
// )))) ) ) ) # ( \id_stage|forwarding_db|Mux27~5_combout  & ( !\id_stage|rf|register[2][4]~q  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][4]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][4]~q )))) ) ) ) # ( !\id_stage|forwarding_db|Mux27~5_combout  & ( !\id_stage|rf|register[2][4]~q  & ( 
// (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][4]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][4]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|rf|register[3][4]~q ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[1][4]~q ),
	.datae(!\id_stage|forwarding_db|Mux27~5_combout ),
	.dataf(!\id_stage|rf|register[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~6 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_db|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N32
dffeas \id_stage|rf|register[16][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \id_stage|rf|register[20][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N20
dffeas \id_stage|rf|register[24][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N41
dffeas \id_stage|rf|register[28][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~0_combout  = ( \inst_reg|inst [19] & ( \id_stage|rf|register[28][4]~q  & ( (\id_stage|rf|register[24][4]~q ) # (\inst_reg|inst [18]) ) ) ) # ( !\inst_reg|inst [19] & ( \id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [18] 
// & (\id_stage|rf|register[16][4]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][4]~q ))) ) ) ) # ( \inst_reg|inst [19] & ( !\id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [18] & \id_stage|rf|register[24][4]~q ) ) ) ) # ( !\inst_reg|inst 
// [19] & ( !\id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[16][4]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][4]~q ))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\id_stage|rf|register[16][4]~q ),
	.datac(!\id_stage|rf|register[20][4]~q ),
	.datad(!\id_stage|rf|register[24][4]~q ),
	.datae(!\inst_reg|inst [19]),
	.dataf(!\id_stage|rf|register[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~0 .lut_mask = 64'h272700AA272755FF;
defparam \id_stage|forwarding_db|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \id_stage|rf|register[18][4]~feeder (
// Equation(s):
// \id_stage|rf|register[18][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N20
dffeas \id_stage|rf|register[18][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N38
dffeas \id_stage|rf|register[26][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N2
dffeas \id_stage|rf|register[22][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N54
cyclonev_lcell_comb \id_stage|rf|register[30][4]~feeder (
// Equation(s):
// \id_stage|rf|register[30][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[30][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[30][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N55
dffeas \id_stage|rf|register[30][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~2_combout  = ( \id_stage|rf|register[22][4]~q  & ( \id_stage|rf|register[30][4]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][4]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][4]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[22][4]~q  & ( \id_stage|rf|register[30][4]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[18][4]~q  & (!\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[26][4]~q ) # 
// (\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[22][4]~q  & ( !\id_stage|rf|register[30][4]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[18][4]~q ))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18] & 
// \id_stage|rf|register[26][4]~q )))) ) ) ) # ( !\id_stage|rf|register[22][4]~q  & ( !\id_stage|rf|register[30][4]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][4]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[26][4]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[18][4]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[26][4]~q ),
	.datae(!\id_stage|rf|register[22][4]~q ),
	.dataf(!\id_stage|rf|register[30][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \id_stage|forwarding_db|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N38
dffeas \id_stage|rf|register[25][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \id_stage|rf|register[21][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N56
dffeas \id_stage|rf|register[17][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \id_stage|rf|register[29][4]~feeder (
// Equation(s):
// \id_stage|rf|register[29][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[29][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[29][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[29][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[29][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N44
dffeas \id_stage|rf|register[29][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~1_combout  = ( \id_stage|rf|register[17][4]~DUPLICATE_q  & ( \id_stage|rf|register[29][4]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[21][4]~q )))) # (\inst_reg|inst [19] & 
// (((\inst_reg|inst [18])) # (\id_stage|rf|register[25][4]~q ))) ) ) ) # ( !\id_stage|rf|register[17][4]~DUPLICATE_q  & ( \id_stage|rf|register[29][4]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[21][4]~q )))) # 
// (\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[25][4]~q ))) ) ) ) # ( \id_stage|rf|register[17][4]~DUPLICATE_q  & ( !\id_stage|rf|register[29][4]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # 
// (\id_stage|rf|register[21][4]~q )))) # (\inst_reg|inst [19] & (\id_stage|rf|register[25][4]~q  & (!\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[17][4]~DUPLICATE_q  & ( !\id_stage|rf|register[29][4]~q  & ( (!\inst_reg|inst [19] & 
// (((\inst_reg|inst [18] & \id_stage|rf|register[21][4]~q )))) # (\inst_reg|inst [19] & (\id_stage|rf|register[25][4]~q  & (!\inst_reg|inst [18]))) ) ) )

	.dataa(!\id_stage|rf|register[25][4]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[21][4]~q ),
	.datae(!\id_stage|rf|register[17][4]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[29][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \id_stage|forwarding_db|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N2
dffeas \id_stage|rf|register[27][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N8
dffeas \id_stage|rf|register[23][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N24
cyclonev_lcell_comb \id_stage|rf|register[19][4]~feeder (
// Equation(s):
// \id_stage|rf|register[19][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \id_stage|rf|register[19][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N30
cyclonev_lcell_comb \id_stage|rf|register[31][4]~feeder (
// Equation(s):
// \id_stage|rf|register[31][4]~feeder_combout  = ( \wb_stage|y[4]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][4]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \id_stage|rf|register[31][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~3_combout  = ( \id_stage|rf|register[19][4]~q  & ( \id_stage|rf|register[31][4]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[23][4]~q )))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[27][4]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[19][4]~q  & ( \id_stage|rf|register[31][4]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & ((\id_stage|rf|register[23][4]~q )))) # 
// (\inst_reg|inst [19] & (((\id_stage|rf|register[27][4]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[19][4]~q  & ( !\id_stage|rf|register[31][4]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # 
// ((\id_stage|rf|register[23][4]~q )))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[27][4]~q ))) ) ) ) # ( !\id_stage|rf|register[19][4]~q  & ( !\id_stage|rf|register[31][4]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & 
// (\inst_reg|inst [18] & ((\id_stage|rf|register[23][4]~q )))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[27][4]~q ))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[27][4]~q ),
	.datad(!\id_stage|rf|register[23][4]~q ),
	.datae(!\id_stage|rf|register[19][4]~q ),
	.dataf(!\id_stage|rf|register[31][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_db|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~4_combout  = ( \id_stage|forwarding_db|Mux27~1_combout  & ( \id_stage|forwarding_db|Mux27~3_combout  & ( ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux27~0_combout )) # (\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux27~2_combout )))) # (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|forwarding_db|Mux27~1_combout  & ( \id_stage|forwarding_db|Mux27~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux27~0_combout )) # (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux27~2_combout ))))) # (\inst_reg|inst [16] & (\inst_reg|inst [17])) ) ) ) # ( \id_stage|forwarding_db|Mux27~1_combout  & ( 
// !\id_stage|forwarding_db|Mux27~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux27~0_combout )) # (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux27~2_combout ))))) # (\inst_reg|inst [16] & (!\inst_reg|inst 
// [17])) ) ) ) # ( !\id_stage|forwarding_db|Mux27~1_combout  & ( !\id_stage|forwarding_db|Mux27~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux27~0_combout )) # (\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux27~2_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux27~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux27~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux27~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \id_stage|forwarding_db|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~9_combout  = ( \id_stage|forwarding_db|Mux27~6_combout  & ( \id_stage|forwarding_db|Mux27~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux27~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux27~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux27~6_combout  & ( \id_stage|forwarding_db|Mux27~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux27~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux17~6_combout  & 
// \id_stage|forwarding_db|Mux27~8_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux27~6_combout  & ( !\id_stage|forwarding_db|Mux27~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux27~7_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout ) # (\id_stage|forwarding_db|Mux27~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux27~6_combout  & ( 
// !\id_stage|forwarding_db|Mux27~4_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux27~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux27~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux27~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux27~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux27~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~11_combout  = ( !\id_stage|forwarding_db|Mux17~2_combout  & ( \id_stage|forwarding_db|Mux27~9_combout  & ( (!\exe_stage|call_sub|y[4]~40_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # ((!\em_reg|malu [4])))) # 
// (\exe_stage|call_sub|y[4]~40_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # (!\em_reg|malu [4])))) ) ) ) # ( \id_stage|forwarding_db|Mux17~2_combout  & ( !\id_stage|forwarding_db|Mux27~9_combout  & ( 
// (!\exe_stage|call_sub|y[4]~40_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # ((!\em_reg|malu [4])))) # (\exe_stage|call_sub|y[4]~40_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # 
// (!\em_reg|malu [4])))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~2_combout  & ( !\id_stage|forwarding_db|Mux27~9_combout  & ( (!\exe_stage|call_sub|y[4]~40_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # ((!\em_reg|malu [4])))) # 
// (\exe_stage|call_sub|y[4]~40_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  & ((!\id_stage|forwarding_db|Mux31~0_combout ) # (!\em_reg|malu [4])))) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~40_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datac(!\em_reg|malu [4]),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux17~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~11 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \id_stage|forwarding_db|Mux27~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~12_combout  = ( \id_stage|forwarding_db|Mux27~11_combout  & ( (!\exe_stage|call_sub|y[4]~31_combout ) # ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[4]~29_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[4]~31_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[4]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux27~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~12 .lut_mask = 64'h00000000FEFEFEFE;
defparam \id_stage|forwarding_db|Mux27~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux27~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux27~10_combout  = ( \id_stage|forwarding_db|Mux31~2_combout  & ( \id_stage|forwarding_db|Mux27~12_combout  & ( (!\exe_stage|call_sub|y[4]~37_combout  & (\id_stage|forwarding_db|Mux31~1_combout  & 
// \exe_stage|call_sub|y[29]~34_combout )) ) ) ) # ( !\id_stage|forwarding_db|Mux31~2_combout  & ( \id_stage|forwarding_db|Mux27~12_combout  & ( ((!\exe_stage|call_sub|y[4]~37_combout  & (\id_stage|forwarding_db|Mux31~1_combout  & 
// \exe_stage|call_sub|y[29]~34_combout ))) # (\mem_stage|mem_out_mux|y[4]~15_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux31~2_combout  & ( !\id_stage|forwarding_db|Mux27~12_combout  ) ) # ( !\id_stage|forwarding_db|Mux31~2_combout  & ( 
// !\id_stage|forwarding_db|Mux27~12_combout  ) )

	.dataa(!\exe_stage|call_sub|y[4]~37_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\mem_stage|mem_out_mux|y[4]~15_combout ),
	.datad(!\exe_stage|call_sub|y[29]~34_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux27~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux27~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux27~10 .lut_mask = 64'hFFFFFFFF0F2F0022;
defparam \id_stage|forwarding_db|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N50
dffeas \de_reg|eb[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux27~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[4] .is_wysiwyg = "true";
defparam \de_reg|eb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~9 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout  = ( \de_reg|eb [2] & ( \de_reg|eimm [2] & ( (!\de_reg|ea [1]) # ((!\de_reg|ealuimm~q  & (\de_reg|eb [4])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [4])))) ) ) ) # ( !\de_reg|eb [2] & ( \de_reg|eimm [2] & 
// ( (!\de_reg|ea [1] & (((\de_reg|ealuimm~q )))) # (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [4])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [4]))))) ) ) ) # ( \de_reg|eb [2] & ( !\de_reg|eimm [2] & ( (!\de_reg|ea [1] & (((!\de_reg|ealuimm~q )))) # 
// (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [4])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [4]))))) ) ) ) # ( !\de_reg|eb [2] & ( !\de_reg|eimm [2] & ( (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [4])) # (\de_reg|ealuimm~q  & 
// ((\de_reg|eimm [4]))))) ) ) )

	.dataa(!\de_reg|eb [4]),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(!\de_reg|eimm [4]),
	.datae(!\de_reg|eb [2]),
	.dataf(!\de_reg|eimm [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~9 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~7 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout  = ( \de_reg|eimm [1] & ( \de_reg|eb [1] & ( (!\de_reg|ea [1]) # ((!\de_reg|ealuimm~q  & ((\de_reg|eb [3]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [3]))) ) ) ) # ( !\de_reg|eimm [1] & ( \de_reg|eb [1] & 
// ( (!\de_reg|ea [1] & (((!\de_reg|ealuimm~q )))) # (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & ((\de_reg|eb [3]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [3])))) ) ) ) # ( \de_reg|eimm [1] & ( !\de_reg|eb [1] & ( (!\de_reg|ea [1] & (((\de_reg|ealuimm~q )))) # 
// (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & ((\de_reg|eb [3]))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [3])))) ) ) ) # ( !\de_reg|eimm [1] & ( !\de_reg|eb [1] & ( (\de_reg|ea [1] & ((!\de_reg|ealuimm~q  & ((\de_reg|eb [3]))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [3])))) ) ) )

	.dataa(!\de_reg|eimm [3]),
	.datab(!\de_reg|eb [3]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|ealuimm~q ),
	.datae(!\de_reg|eimm [1]),
	.dataf(!\de_reg|eb [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~7 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~7 .lut_mask = 64'h030503F5F305F3F5;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~10 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~10_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0]) # ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout )) # (\de_reg|ea [1] & 
// ((\exe_stage|alu_b|y[8]~9_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout )) # 
// (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))))) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (!\de_reg|ea [0] & (((\de_reg|ea [1])))) # (\de_reg|ea [0] & ((!\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[6]~13_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|alu_b|y[5]~1_combout  & ( (\de_reg|ea [0] & ((!\de_reg|ea [1] & (\exe_stage|alu_b|y[6]~13_combout 
// )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[8]~9_combout ))))) ) ) )

	.dataa(!\exe_stage|alu_b|y[6]~13_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[8]~9_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~10 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~10 .lut_mask = 64'h110311CFDD03DDCF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~9 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~9_combout  = ( \exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[12]~5_combout  & ( (!\de_reg|ea [1] & (((!\de_reg|ea [0])) # (\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & 
// (((\exe_stage|alu_b|y[11]~10_combout ) # (\de_reg|ea [0])))) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[12]~5_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout  & (\de_reg|ea [0]))) # (\de_reg|ea [1] & 
// (((\exe_stage|alu_b|y[11]~10_combout ) # (\de_reg|ea [0])))) ) ) ) # ( \exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[12]~5_combout  & ( (!\de_reg|ea [1] & (((!\de_reg|ea [0])) # (\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [1] & 
// (((!\de_reg|ea [0] & \exe_stage|alu_b|y[11]~10_combout )))) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[12]~5_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[10]~8_combout  & (\de_reg|ea [0]))) # (\de_reg|ea [1] & 
// (((!\de_reg|ea [0] & \exe_stage|alu_b|y[11]~10_combout )))) ) ) )

	.dataa(!\exe_stage|alu_b|y[10]~8_combout ),
	.datab(!\de_reg|ea [1]),
	.datac(!\de_reg|ea [0]),
	.datad(!\exe_stage|alu_b|y[11]~10_combout ),
	.datae(!\exe_stage|alu_b|y[9]~11_combout ),
	.dataf(!\exe_stage|alu_b|y[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~9 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~9 .lut_mask = 64'h0434C4F40737C7F7;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ) # (\de_reg|ea [2]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout  & 
// ( (!\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~1 (
// Equation(s):
// \exe_stage|call_sub|y[1]~1_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~10_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # ((!\exe_stage|call_sub|y[2]~0_combout  
// & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( (!\exe_stage|call_sub|y[2]~0_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout )))) # (\exe_stage|call_sub|y[2]~0_combout  
// & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~10_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( 
// (!\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout )))) # (\exe_stage|call_sub|y[2]~0_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) 
// # ((\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// ((!\exe_stage|call_sub|y[2]~0_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ))) # (\exe_stage|call_sub|y[2]~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[2]~0_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~9_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~1 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \exe_stage|call_sub|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~0_combout  = ( \exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~1_combout  & ( \id_stage|forwarding_db|Mux31~1_combout  ) ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~1_combout  & 
// ( (\id_stage|forwarding_db|Mux31~1_combout  & (((\exe_stage|call_sub|y[1]~9_combout  & !\exe_stage|call_sub|y[1]~14_combout )) # (\exe_stage|call_sub|y[1]~3_combout ))) ) ) ) # ( \exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~1_combout  
// & ( \id_stage|forwarding_db|Mux31~1_combout  ) ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~1_combout  & ( (\id_stage|forwarding_db|Mux31~1_combout  & (\exe_stage|call_sub|y[1]~9_combout  & 
// !\exe_stage|call_sub|y[1]~14_combout )) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\exe_stage|call_sub|y[1]~3_combout ),
	.datac(!\exe_stage|call_sub|y[1]~9_combout ),
	.datad(!\exe_stage|call_sub|y[1]~14_combout ),
	.datae(!\exe_stage|call_sub|y[1]~8_combout ),
	.dataf(!\exe_stage|call_sub|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~0 .lut_mask = 64'h0500555515115555;
defparam \id_stage|forwarding_db|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~15 (
// Equation(s):
// \exe_stage|call_sub|y[1]~15_combout  = ( \exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~14_combout  ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~14_combout  & ( (\exe_stage|call_sub|y[1]~3_combout  & 
// \exe_stage|call_sub|y[1]~1_combout ) ) ) ) # ( \exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~14_combout  ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~14_combout  & ( ((\exe_stage|call_sub|y[1]~3_combout  & 
// \exe_stage|call_sub|y[1]~1_combout )) # (\exe_stage|call_sub|y[1]~9_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~9_combout ),
	.datab(!\exe_stage|call_sub|y[1]~3_combout ),
	.datac(!\exe_stage|call_sub|y[1]~1_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[1]~8_combout ),
	.dataf(!\exe_stage|call_sub|y[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~15 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~15 .lut_mask = 64'h5757FFFF0303FFFF;
defparam \exe_stage|call_sub|y[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N35
dffeas \em_reg|malu[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[1]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[1] .is_wysiwyg = "true";
defparam \em_reg|malu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N59
dffeas \mw_reg|walu[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[1] .is_wysiwyg = "true";
defparam \mw_reg|walu[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \wb_stage|y[1]~22 (
// Equation(s):
// \wb_stage|y[1]~22_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [1] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [1] ) )

	.dataa(!\mw_reg|wmo [1]),
	.datab(gnd),
	.datac(!\mw_reg|walu [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[1]~22 .extended_lut = "off";
defparam \wb_stage|y[1]~22 .lut_mask = 64'h0F0F0F0F55555555;
defparam \wb_stage|y[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \id_stage|rf|register[18][1]~feeder (
// Equation(s):
// \id_stage|rf|register[18][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \id_stage|rf|register[18][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N56
dffeas \id_stage|rf|register[26][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \id_stage|rf|register[30][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N32
dffeas \id_stage|rf|register[22][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~3_combout  = ( \id_stage|rf|register[30][1]~q  & ( \id_stage|rf|register[22][1]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][1]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[26][1]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[30][1]~q  & ( \id_stage|rf|register[22][1]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[18][1]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[26][1]~q )))) ) ) ) # ( \id_stage|rf|register[30][1]~q  & ( !\id_stage|rf|register[22][1]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[18][1]~q ))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[26][1]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[30][1]~q  & ( !\id_stage|rf|register[22][1]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[18][1]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[26][1]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[18][1]~q ),
	.datad(!\id_stage|rf|register[26][1]~q ),
	.datae(!\id_stage|rf|register[30][1]~q ),
	.dataf(!\id_stage|rf|register[22][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \id_stage|forwarding_db|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N3
cyclonev_lcell_comb \id_stage|rf|register[28][1]~feeder (
// Equation(s):
// \id_stage|rf|register[28][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N4
dffeas \id_stage|rf|register[28][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N2
dffeas \id_stage|rf|register[24][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N38
dffeas \id_stage|rf|register[16][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N20
dffeas \id_stage|rf|register[20][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~1_combout  = ( \id_stage|rf|register[16][1]~q  & ( \id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][1]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][1]~q ))) ) ) ) # ( !\id_stage|rf|register[16][1]~q  & ( \id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[24][1]~q )))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[28][1]~q )))) ) ) ) # ( \id_stage|rf|register[16][1]~q  & ( !\id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[24][1]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] 
// & (\id_stage|rf|register[28][1]~q ))) ) ) ) # ( !\id_stage|rf|register[16][1]~q  & ( !\id_stage|rf|register[20][1]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[24][1]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[28][1]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[28][1]~q ),
	.datad(!\id_stage|rf|register[24][1]~q ),
	.datae(!\id_stage|rf|register[16][1]~q ),
	.dataf(!\id_stage|rf|register[20][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N35
dffeas \id_stage|rf|register[25][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N44
dffeas \id_stage|rf|register[17][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \id_stage|rf|register[21][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \id_stage|rf|register[29][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~2_combout  = ( \id_stage|rf|register[21][1]~q  & ( \id_stage|rf|register[29][1]~q  & ( ((!\inst_reg|inst [19] & ((\id_stage|rf|register[17][1]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[25][1]~q ))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[21][1]~q  & ( \id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[17][1]~q )))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[25][1]~q )) # 
// (\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[21][1]~q  & ( !\id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[17][1]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & 
// (\id_stage|rf|register[25][1]~q ))) ) ) ) # ( !\id_stage|rf|register[21][1]~q  & ( !\id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[17][1]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[25][1]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[25][1]~q ),
	.datad(!\id_stage|rf|register[17][1]~q ),
	.datae(!\id_stage|rf|register[21][1]~q ),
	.dataf(!\id_stage|rf|register[29][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~2 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_db|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N44
dffeas \id_stage|rf|register[19][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N26
dffeas \id_stage|rf|register[31][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N49
dffeas \id_stage|rf|register[23][1]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][1]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \id_stage|rf|register[27][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~4_combout  = ( \id_stage|rf|register[23][1]~DUPLICATE_q  & ( \id_stage|rf|register[27][1]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # (\id_stage|rf|register[19][1]~q ))) # (\inst_reg|inst [19] & 
// (((!\inst_reg|inst [18]) # (\id_stage|rf|register[31][1]~q )))) ) ) ) # ( !\id_stage|rf|register[23][1]~DUPLICATE_q  & ( \id_stage|rf|register[27][1]~q  & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[19][1]~q  & (!\inst_reg|inst [18]))) # 
// (\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[31][1]~q )))) ) ) ) # ( \id_stage|rf|register[23][1]~DUPLICATE_q  & ( !\id_stage|rf|register[27][1]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])) # 
// (\id_stage|rf|register[19][1]~q ))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[31][1]~q )))) ) ) ) # ( !\id_stage|rf|register[23][1]~DUPLICATE_q  & ( !\id_stage|rf|register[27][1]~q  & ( (!\inst_reg|inst [19] & 
// (\id_stage|rf|register[19][1]~q  & (!\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[31][1]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[19][1]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[31][1]~q ),
	.datae(!\id_stage|rf|register[23][1]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[27][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \id_stage|forwarding_db|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~5_combout  = ( \id_stage|forwarding_db|Mux30~2_combout  & ( \id_stage|forwarding_db|Mux30~4_combout  & ( ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux30~1_combout ))) # (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux30~3_combout ))) # (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|forwarding_db|Mux30~2_combout  & ( \id_stage|forwarding_db|Mux30~4_combout  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux30~1_combout )))) # (\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux30~3_combout )) # (\inst_reg|inst [16]))) ) ) ) # ( \id_stage|forwarding_db|Mux30~2_combout  & ( !\id_stage|forwarding_db|Mux30~4_combout  & ( 
// (!\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux30~1_combout )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux30~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux30~2_combout  & ( 
// !\id_stage|forwarding_db|Mux30~4_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux30~1_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux30~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux30~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux30~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux30~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~5 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_db|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \id_stage|rf|register[15][1]~feeder (
// Equation(s):
// \id_stage|rf|register[15][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[15][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N43
dffeas \id_stage|rf|register[15][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N26
dffeas \id_stage|rf|register[13][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N20
dffeas \id_stage|rf|register[14][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N4
dffeas \id_stage|rf|register[12][1]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][1]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~9_combout  = ( \id_stage|rf|register[14][1]~q  & ( \id_stage|rf|register[12][1]~DUPLICATE_q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][1]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][1]~q ))) ) ) ) # ( !\id_stage|rf|register[14][1]~q  & ( \id_stage|rf|register[12][1]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[13][1]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][1]~q )))) ) ) ) # ( \id_stage|rf|register[14][1]~q  & ( !\id_stage|rf|register[12][1]~DUPLICATE_q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # 
// (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][1]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][1]~q )))) ) ) ) # ( !\id_stage|rf|register[14][1]~q  & ( !\id_stage|rf|register[12][1]~DUPLICATE_q  & ( 
// (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][1]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][1]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[15][1]~q ),
	.datac(!\id_stage|rf|register[13][1]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[14][1]~q ),
	.dataf(!\id_stage|rf|register[12][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~9 .lut_mask = 64'h051105BBAF11AFBB;
defparam \id_stage|forwarding_db|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \id_stage|rf|register[1][1]~feeder (
// Equation(s):
// \id_stage|rf|register[1][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N49
dffeas \id_stage|rf|register[1][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \id_stage|rf|register[2][1]~feeder (
// Equation(s):
// \id_stage|rf|register[2][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N37
dffeas \id_stage|rf|register[2][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N43
dffeas \id_stage|rf|register[3][1]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][1]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \id_stage|rf|register[4][1]~feeder (
// Equation(s):
// \id_stage|rf|register[4][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N32
dffeas \id_stage|rf|register[4][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \id_stage|rf|register[6][1]~feeder (
// Equation(s):
// \id_stage|rf|register[6][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[6][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N14
dffeas \id_stage|rf|register[6][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \id_stage|rf|register[5][1]~feeder (
// Equation(s):
// \id_stage|rf|register[5][1]~feeder_combout  = ( \wb_stage|y[1]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][1]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \id_stage|rf|register[5][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N59
dffeas \id_stage|rf|register[7][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~6_combout  = ( \id_stage|rf|register[5][1]~q  & ( \id_stage|rf|register[7][1]~q  & ( ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][1]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[6][1]~q )))) # (\inst_reg|inst 
// [16]) ) ) ) # ( !\id_stage|rf|register[5][1]~q  & ( \id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [17] & (\id_stage|rf|register[4][1]~q  & ((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|rf|register[6][1]~q 
// )))) ) ) ) # ( \id_stage|rf|register[5][1]~q  & ( !\id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])) # (\id_stage|rf|register[4][1]~q ))) # (\inst_reg|inst [17] & (((\id_stage|rf|register[6][1]~q  & !\inst_reg|inst 
// [16])))) ) ) ) # ( !\id_stage|rf|register[5][1]~q  & ( !\id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[4][1]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[6][1]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[4][1]~q ),
	.datac(!\id_stage|rf|register[6][1]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[5][1]~q ),
	.dataf(!\id_stage|rf|register[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~6 .lut_mask = 64'h270027AA275527FF;
defparam \id_stage|forwarding_db|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~7_combout  = ( \id_stage|rf|register[3][1]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux30~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # 
// ((\id_stage|rf|register[2][1]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][1]~q )) # (\id_stage|forwarding_db|Mux17~4_combout ))) ) ) ) # ( !\id_stage|rf|register[3][1]~DUPLICATE_q  & ( 
// \id_stage|forwarding_db|Mux30~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[2][1]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][1]~q ))) ) ) ) # ( \id_stage|rf|register[3][1]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux30~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[2][1]~q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][1]~q )) # (\id_stage|forwarding_db|Mux17~4_combout ))) ) ) ) # ( 
// !\id_stage|rf|register[3][1]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux30~6_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[2][1]~q )))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (!\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[1][1]~q ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[1][1]~q ),
	.datad(!\id_stage|rf|register[2][1]~q ),
	.datae(!\id_stage|rf|register[3][1]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_db|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N2
dffeas \id_stage|rf|register[9][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N20
dffeas \id_stage|rf|register[11][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N56
dffeas \id_stage|rf|register[10][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N43
dffeas \id_stage|rf|register[8][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~8_combout  = ( \id_stage|rf|register[10][1]~q  & ( \id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][1]~q )) # (\inst_reg|inst [17] & 
// ((\id_stage|rf|register[11][1]~q )))) ) ) ) # ( !\id_stage|rf|register[10][1]~q  & ( \id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|rf|register[9][1]~q )) 
// # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][1]~q ))))) ) ) ) # ( \id_stage|rf|register[10][1]~q  & ( !\id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|rf|register[9][1]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][1]~q ))))) ) ) ) # ( !\id_stage|rf|register[10][1]~q  & ( !\id_stage|rf|register[8][1]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// (\id_stage|rf|register[9][1]~q )) # (\inst_reg|inst [17] & ((\id_stage|rf|register[11][1]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[9][1]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[11][1]~q ),
	.datae(!\id_stage|rf|register[10][1]~q ),
	.dataf(!\id_stage|rf|register[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~8 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_db|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~10_combout  = ( \id_stage|forwarding_db|Mux30~7_combout  & ( \id_stage|forwarding_db|Mux30~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux30~5_combout )) # 
// (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux30~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux30~7_combout  & ( 
// \id_stage|forwarding_db|Mux30~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux30~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux30~9_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux30~7_combout  & ( !\id_stage|forwarding_db|Mux30~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux30~5_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux30~9_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux30~7_combout  & ( !\id_stage|forwarding_db|Mux30~8_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux30~5_combout ))) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & ((\id_stage|forwarding_db|Mux30~9_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux30~5_combout ),
	.datad(!\id_stage|forwarding_db|Mux30~9_combout ),
	.datae(!\id_stage|forwarding_db|Mux30~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux30~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~10 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~13 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~13_combout  = ( \id_stage|forwarding_db|Mux31~0_combout  & ( \id_stage|forwarding_db|Mux30~10_combout  & ( (\id_stage|forwarding_db|Mux17~2_combout ) # (\em_reg|malu [1]) ) ) ) # ( !\id_stage|forwarding_db|Mux31~0_combout  & 
// ( \id_stage|forwarding_db|Mux30~10_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( \id_stage|forwarding_db|Mux31~0_combout  & ( !\id_stage|forwarding_db|Mux30~10_combout  & ( \em_reg|malu [1] ) ) )

	.dataa(!\em_reg|malu [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux30~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~13 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~13 .lut_mask = 64'h0000555500FF55FF;
defparam \id_stage|forwarding_db|Mux30~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \in_port1[1]~input (
	.i(in_port1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[1]~input_o ));
// synopsys translate_off
defparam \in_port1[1]~input .bus_hold = "false";
defparam \in_port1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N26
dffeas \mem_stage|io_input_regx2|in_reg1[1] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg1[1] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \in_port0[1]~input (
	.i(in_port0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[1]~input_o ));
// synopsys translate_off
defparam \in_port0[1]~input .bus_hold = "false";
defparam \in_port0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \mem_stage|io_input_regx2|in_reg0[1] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg0[1] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout  = ( \mem_stage|io_input_regx2|in_reg0 [1] & ( (!\em_reg|malu [2]) # (\mem_stage|io_input_regx2|in_reg1 [1]) ) ) # ( !\mem_stage|io_input_regx2|in_reg0 [1] & ( (\em_reg|malu [2] & 
// \mem_stage|io_input_regx2|in_reg1 [1]) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [2]),
	.datac(!\mem_stage|io_input_regx2|in_reg1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|in_reg0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N9
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[1] (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] = ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout  & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ) ) ) # ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout  & ( (!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  & 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.datad(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[1] .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~12_combout  = ( \id_stage|forwarding_db|Mux30~13_combout  & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] ) ) # ( !\id_stage|forwarding_db|Mux30~13_combout  & ( 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( ((!\id_stage|forwarding_db|Mux31~2_combout  & ((\mem_stage|dram|altsyncram_component|auto_generated|q_a [1]) # (\em_reg|malu [7])))) # (\id_stage|forwarding_db|Mux30~0_combout ) ) ) ) # ( 
// \id_stage|forwarding_db|Mux30~13_combout  & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] ) ) # ( !\id_stage|forwarding_db|Mux30~13_combout  & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( ((!\em_reg|malu [7] & 
// (\mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & !\id_stage|forwarding_db|Mux31~2_combout ))) # (\id_stage|forwarding_db|Mux30~0_combout ) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux30~0_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datae(!\id_stage|forwarding_db|Mux30~13_combout ),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~12 .lut_mask = 64'h3B33FFFF7F33FFFF;
defparam \id_stage|forwarding_db|Mux30~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N2
dffeas \de_reg|eb[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_db|Mux30~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[1] .is_wysiwyg = "true";
defparam \de_reg|eb[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \exe_stage|alu_b|y[1]~14 (
// Equation(s):
// \exe_stage|alu_b|y[1]~14_combout  = ( \de_reg|eb [1] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [1]) ) ) # ( !\de_reg|eb [1] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [1]) ) )

	.dataa(gnd),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[1]~14 .extended_lut = "off";
defparam \exe_stage|alu_b|y[1]~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \exe_stage|alu_b|y[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~12 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  = ( \exe_stage|alu_b|y[2]~3_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1])) # (\exe_stage|alu_b|y[0]~0_combout ))) # (\de_reg|ea [0] & (((\exe_stage|alu_b|y[1]~14_combout  & !\de_reg|ea [1])))) ) 
// ) # ( !\exe_stage|alu_b|y[2]~3_combout  & ( (!\de_reg|ea [0] & (\exe_stage|alu_b|y[0]~0_combout  & ((\de_reg|ea [1])))) # (\de_reg|ea [0] & (((\exe_stage|alu_b|y[1]~14_combout  & !\de_reg|ea [1])))) ) )

	.dataa(!\exe_stage|alu_b|y[0]~0_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|alu_b|y[1]~14_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~12 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~12 .lut_mask = 64'h03440344CF44CF44;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~23 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  & ( !\de_reg|ea [3] ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  
// & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  & ( (!\de_reg|ea [2] & !\de_reg|ea [3]) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout  & ( (\de_reg|ea [2] & !\de_reg|ea 
// [3]) ) ) )

	.dataa(!\de_reg|ea [2]),
	.datab(gnd),
	.datac(!\de_reg|ea [3]),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~12_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~23 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~23 .lut_mask = 64'h00005050A0A0F0F0;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~49 (
// Equation(s):
// \exe_stage|call_sub|y[6]~49_combout  = ( \exe_stage|alu_b|y[6]~13_combout  & ( \exe_stage|call_sub|y[4]~36_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & (!\exe_stage|call_sub|y[6]~33_combout  & 
// ((!\exe_stage|call_sub|y[4]~35_combout ) # (\de_reg|ea [6])))) ) ) ) # ( !\exe_stage|alu_b|y[6]~13_combout  & ( \exe_stage|call_sub|y[4]~36_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout  & ((!\de_reg|ea [6]) # 
// ((!\exe_stage|call_sub|y[6]~33_combout  & !\exe_stage|call_sub|y[4]~35_combout )))) ) ) ) # ( \exe_stage|alu_b|y[6]~13_combout  & ( !\exe_stage|call_sub|y[4]~36_combout  & ( (!\exe_stage|call_sub|y[6]~33_combout  & ((!\exe_stage|call_sub|y[4]~35_combout ) 
// # (\de_reg|ea [6]))) ) ) ) # ( !\exe_stage|alu_b|y[6]~13_combout  & ( !\exe_stage|call_sub|y[4]~36_combout  & ( (!\de_reg|ea [6]) # ((!\exe_stage|call_sub|y[6]~33_combout  & !\exe_stage|call_sub|y[4]~35_combout )) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~23_combout ),
	.datab(!\exe_stage|call_sub|y[6]~33_combout ),
	.datac(!\de_reg|ea [6]),
	.datad(!\exe_stage|call_sub|y[4]~35_combout ),
	.datae(!\exe_stage|alu_b|y[6]~13_combout ),
	.dataf(!\exe_stage|call_sub|y[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~49 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~49 .lut_mask = 64'hFCF0CC0CA8A08808;
defparam \exe_stage|call_sub|y[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[6]~51 (
// Equation(s):
// \exe_stage|call_sub|y[6]~51_combout  = ( \exe_stage|call_sub|y[6]~48_combout  & ( \exe_stage|call_sub|y[6]~50_combout  ) ) # ( !\exe_stage|call_sub|y[6]~48_combout  & ( \exe_stage|call_sub|y[6]~50_combout  ) ) # ( \exe_stage|call_sub|y[6]~48_combout  & ( 
// !\exe_stage|call_sub|y[6]~50_combout  & ( ((\exe_stage|call_sub|y[29]~34_combout  & !\exe_stage|call_sub|y[6]~49_combout )) # (\exe_stage|call_sub|y[4]~31_combout ) ) ) ) # ( !\exe_stage|call_sub|y[6]~48_combout  & ( !\exe_stage|call_sub|y[6]~50_combout  
// & ( (\exe_stage|call_sub|y[29]~34_combout  & !\exe_stage|call_sub|y[6]~49_combout ) ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|call_sub|y[4]~31_combout ),
	.datac(!\exe_stage|call_sub|y[29]~34_combout ),
	.datad(!\exe_stage|call_sub|y[6]~49_combout ),
	.datae(!\exe_stage|call_sub|y[6]~48_combout ),
	.dataf(!\exe_stage|call_sub|y[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[6]~51 .extended_lut = "off";
defparam \exe_stage|call_sub|y[6]~51 .lut_mask = 64'h0F003F33FFFFFFFF;
defparam \exe_stage|call_sub|y[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N53
dffeas \em_reg|malu[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[6]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[6] .is_wysiwyg = "true";
defparam \em_reg|malu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \mw_reg|walu[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[30] .is_wysiwyg = "true";
defparam \mw_reg|walu[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N21
cyclonev_lcell_comb \wb_stage|y[30]~14 (
// Equation(s):
// \wb_stage|y[30]~14_combout  = ( \mw_reg|wmo [30] & ( (\mw_reg|walu [30]) # (\mw_reg|wm2reg~q ) ) ) # ( !\mw_reg|wmo [30] & ( (!\mw_reg|wm2reg~q  & \mw_reg|walu [30]) ) )

	.dataa(!\mw_reg|wm2reg~q ),
	.datab(gnd),
	.datac(!\mw_reg|walu [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wmo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[30]~14 .extended_lut = "off";
defparam \wb_stage|y[30]~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \wb_stage|y[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N44
dffeas \id_stage|rf|register[9][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N56
dffeas \id_stage|rf|register[11][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \id_stage|rf|register[8][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N14
dffeas \id_stage|rf|register[10][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~7_combout  = ( \id_stage|rf|register[8][30]~q  & ( \id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][30]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][30]~q )))) ) ) ) # ( !\id_stage|rf|register[8][30]~q  & ( \id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][30]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21]) 
// # (\id_stage|rf|register[11][30]~q )))) ) ) ) # ( \id_stage|rf|register[8][30]~q  & ( !\id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[9][30]~q ))) # (\inst_reg|inst [22] & (((\inst_reg|inst 
// [21] & \id_stage|rf|register[11][30]~q )))) ) ) ) # ( !\id_stage|rf|register[8][30]~q  & ( !\id_stage|rf|register[10][30]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][30]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][30]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[9][30]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[11][30]~q ),
	.datae(!\id_stage|rf|register[8][30]~q ),
	.dataf(!\id_stage|rf|register[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~7 .lut_mask = 64'h0207A2A75257F2F7;
defparam \id_stage|forwarding_da|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \id_stage|rf|register[2][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N32
dffeas \id_stage|rf|register[3][30]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][30]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N38
dffeas \id_stage|rf|register[5][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \id_stage|rf|register[4][30]~feeder (
// Equation(s):
// \id_stage|rf|register[4][30]~feeder_combout  = ( \wb_stage|y[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][30]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \id_stage|rf|register[4][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \id_stage|rf|register[7][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N43
dffeas \id_stage|rf|register[6][30]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][30]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~5_combout  = ( \id_stage|rf|register[7][30]~q  & ( \id_stage|rf|register[6][30]~DUPLICATE_q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[4][30]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][30]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[7][30]~q  & ( \id_stage|rf|register[6][30]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22]) # (\id_stage|rf|register[4][30]~q )))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[5][30]~q  & ((!\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[7][30]~q  & ( !\id_stage|rf|register[6][30]~DUPLICATE_q  & ( (!\inst_reg|inst [21] & (((\id_stage|rf|register[4][30]~q  & !\inst_reg|inst [22])))) # 
// (\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[5][30]~q ))) ) ) ) # ( !\id_stage|rf|register[7][30]~q  & ( !\id_stage|rf|register[6][30]~DUPLICATE_q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[4][30]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[5][30]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[5][30]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[4][30]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[7][30]~q ),
	.dataf(!\id_stage|rf|register[6][30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~5 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \id_stage|forwarding_da|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \id_stage|rf|register[1][30]~feeder (
// Equation(s):
// \id_stage|rf|register[1][30]~feeder_combout  = ( \wb_stage|y[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][30]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N34
dffeas \id_stage|rf|register[1][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~6_combout  = ( \id_stage|forwarding_da|Mux1~5_combout  & ( \id_stage|rf|register[1][30]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][30]~q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][30]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux1~5_combout  & ( \id_stage|rf|register[1][30]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((\id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][30]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((\id_stage|rf|register[3][30]~DUPLICATE_q ))))) ) ) ) # ( \id_stage|forwarding_da|Mux1~5_combout  & ( !\id_stage|rf|register[1][30]~q  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout )))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][30]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][30]~DUPLICATE_q ))))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux1~5_combout  & ( !\id_stage|rf|register[1][30]~q  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][30]~q )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((\id_stage|rf|register[3][30]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][30]~q ),
	.datab(!\id_stage|rf|register[3][30]~DUPLICATE_q ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux1~5_combout ),
	.dataf(!\id_stage|rf|register[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~6 .lut_mask = 64'h0503F50305F3F5F3;
defparam \id_stage|forwarding_da|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \id_stage|rf|register[13][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N14
dffeas \id_stage|rf|register[14][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N44
dffeas \id_stage|rf|register[15][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \id_stage|rf|register[12][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~8_combout  = ( \id_stage|rf|register[15][30]~q  & ( \id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][30]~q )))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[13][30]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[15][30]~q  & ( \id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][30]~q )))) # (\inst_reg|inst 
// [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][30]~q ))) ) ) ) # ( \id_stage|rf|register[15][30]~q  & ( !\id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|rf|register[14][30]~q )))) # 
// (\inst_reg|inst [21] & (((\id_stage|rf|register[13][30]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[15][30]~q  & ( !\id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|rf|register[14][30]~q 
// )))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][30]~q ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[13][30]~q ),
	.datad(!\id_stage|rf|register[14][30]~q ),
	.datae(!\id_stage|rf|register[15][30]~q ),
	.dataf(!\id_stage|rf|register[12][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~8 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \id_stage|rf|register[30][30]~feeder (
// Equation(s):
// \id_stage|rf|register[30][30]~feeder_combout  = ( \wb_stage|y[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[30][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[30][30]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[30][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[30][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N56
dffeas \id_stage|rf|register[30][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N46
dffeas \id_stage|rf|register[26][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \id_stage|rf|register[22][30]~feeder (
// Equation(s):
// \id_stage|rf|register[22][30]~feeder_combout  = ( \wb_stage|y[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[22][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[22][30]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[22][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[22][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N38
dffeas \id_stage|rf|register[22][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N10
dffeas \id_stage|rf|register[18][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~2_combout  = ( \id_stage|rf|register[22][30]~q  & ( \id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][30]~q ))) ) ) ) # ( !\id_stage|rf|register[22][30]~q  & ( \id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][30]~q )))) ) ) ) # ( \id_stage|rf|register[22][30]~q  & ( !\id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][30]~q )))) ) ) ) # ( !\id_stage|rf|register[22][30]~q  & ( !\id_stage|rf|register[18][30]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][30]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][30]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[26][30]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[22][30]~q ),
	.dataf(!\id_stage|rf|register[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_da|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N26
dffeas \id_stage|rf|register[23][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N8
dffeas \id_stage|rf|register[27][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N56
dffeas \id_stage|rf|register[31][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N36
cyclonev_lcell_comb \id_stage|rf|register[19][30]~feeder (
// Equation(s):
// \id_stage|rf|register[19][30]~feeder_combout  = ( \wb_stage|y[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][30]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N38
dffeas \id_stage|rf|register[19][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~3_combout  = ( \id_stage|rf|register[31][30]~q  & ( \id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[23][30]~q ))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23]) 
// # (\id_stage|rf|register[27][30]~q )))) ) ) ) # ( !\id_stage|rf|register[31][30]~q  & ( \id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[23][30]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[27][30]~q  & !\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[31][30]~q  & ( !\id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[23][30]~q  & ((\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & (((\inst_reg|inst [23]) # (\id_stage|rf|register[27][30]~q )))) ) ) ) # ( !\id_stage|rf|register[31][30]~q  & ( !\id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[23][30]~q  & ((\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & (((\id_stage|rf|register[27][30]~q  & !\inst_reg|inst [23])))) ) ) )

	.dataa(!\id_stage|rf|register[23][30]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[27][30]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[31][30]~q ),
	.dataf(!\id_stage|rf|register[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~3 .lut_mask = 64'h03440377CF44CF77;
defparam \id_stage|forwarding_da|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N2
dffeas \id_stage|rf|register[20][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N14
dffeas \id_stage|rf|register[16][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N38
dffeas \id_stage|rf|register[24][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N53
dffeas \id_stage|rf|register[28][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~0_combout  = ( \id_stage|rf|register[24][30]~q  & ( \id_stage|rf|register[28][30]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][30]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][30]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[24][30]~q  & ( \id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][30]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][30]~q 
// )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23])) ) ) ) # ( \id_stage|rf|register[24][30]~q  & ( !\id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][30]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[20][30]~q )))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23])) ) ) ) # ( !\id_stage|rf|register[24][30]~q  & ( !\id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[16][30]~q 
// ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[20][30]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[20][30]~q ),
	.datad(!\id_stage|rf|register[16][30]~q ),
	.datae(!\id_stage|rf|register[24][30]~q ),
	.dataf(!\id_stage|rf|register[28][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N44
dffeas \id_stage|rf|register[29][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N52
dffeas \id_stage|rf|register[21][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N38
dffeas \id_stage|rf|register[25][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N34
dffeas \id_stage|rf|register[17][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~1_combout  = ( \id_stage|rf|register[25][30]~q  & ( \id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][30]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][30]~q ))) ) ) ) # ( !\id_stage|rf|register[25][30]~q  & ( \id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[21][30]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][30]~q  & (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[25][30]~q  & ( !\id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[21][30]~q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[29][30]~q ))) ) ) ) # ( !\id_stage|rf|register[25][30]~q  & ( !\id_stage|rf|register[17][30]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][30]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[29][30]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[29][30]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[21][30]~q ),
	.datae(!\id_stage|rf|register[25][30]~q ),
	.dataf(!\id_stage|rf|register[17][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_da|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~4_combout  = ( \id_stage|forwarding_da|Mux1~0_combout  & ( \id_stage|forwarding_da|Mux1~1_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux1~2_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux1~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux1~0_combout  & ( \id_stage|forwarding_da|Mux1~1_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux1~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux1~3_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux1~0_combout  & ( !\id_stage|forwarding_da|Mux1~1_combout  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst 
// [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux1~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux1~3_combout ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux1~0_combout  & ( 
// !\id_stage|forwarding_da|Mux1~1_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux1~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux1~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux1~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux1~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux1~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~10_combout  = ( \id_stage|forwarding_da|Mux1~8_combout  & ( \id_stage|forwarding_da|Mux1~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # 
// (\id_stage|forwarding_da|Mux1~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux1~6_combout ) # (\id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux1~8_combout  & ( 
// \id_stage|forwarding_da|Mux1~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout )) # (\id_stage|forwarding_da|Mux1~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (((!\id_stage|forwarding_da|Mux27~4_combout  & \id_stage|forwarding_da|Mux1~6_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux1~8_combout  & ( !\id_stage|forwarding_da|Mux1~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux1~7_combout  & (\id_stage|forwarding_da|Mux27~4_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux1~6_combout ) # (\id_stage|forwarding_da|Mux27~4_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux1~8_combout  & ( !\id_stage|forwarding_da|Mux1~4_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux1~7_combout  & (\id_stage|forwarding_da|Mux27~4_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (((!\id_stage|forwarding_da|Mux27~4_combout  & \id_stage|forwarding_da|Mux1~6_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux1~7_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux1~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux1~8_combout ),
	.dataf(!\id_stage|forwarding_da|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~10 .lut_mask = 64'h02520757A2F2A7F7;
defparam \id_stage|forwarding_da|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~11_combout  = ( \id_stage|forwarding_da|Mux26~1_combout  & ( \id_stage|forwarding_da|Mux1~10_combout  & ( (\id_stage|forwarding_da|Mux12~3_combout ) # (\em_reg|malu [30]) ) ) ) # ( !\id_stage|forwarding_da|Mux26~1_combout  & ( 
// \id_stage|forwarding_da|Mux1~10_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( \id_stage|forwarding_da|Mux26~1_combout  & ( !\id_stage|forwarding_da|Mux1~10_combout  & ( \em_reg|malu [30] ) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [30]),
	.datac(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux26~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~11 .lut_mask = 64'h000033330F0F3F3F;
defparam \id_stage|forwarding_da|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux1~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux1~9_combout  = ( \exe_stage|call_sub|y[30]~186_combout  & ( \id_stage|forwarding_da|Mux1~11_combout  ) ) # ( !\exe_stage|call_sub|y[30]~186_combout  & ( \id_stage|forwarding_da|Mux1~11_combout  ) ) # ( 
// \exe_stage|call_sub|y[30]~186_combout  & ( !\id_stage|forwarding_da|Mux1~11_combout  & ( ((!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [30] & \id_stage|forwarding_da|Mux26~2_combout ))) # 
// (\id_stage|forwarding_da|Mux26~0_combout ) ) ) ) # ( !\exe_stage|call_sub|y[30]~186_combout  & ( !\id_stage|forwarding_da|Mux1~11_combout  & ( (!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [30] & 
// \id_stage|forwarding_da|Mux26~2_combout )) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datae(!\exe_stage|call_sub|y[30]~186_combout ),
	.dataf(!\id_stage|forwarding_da|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux1~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux1~9 .lut_mask = 64'h000A333BFFFFFFFF;
defparam \id_stage|forwarding_da|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N41
dffeas \de_reg|ea[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [30]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[30] .is_wysiwyg = "true";
defparam \de_reg|ea[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~185 (
// Equation(s):
// \exe_stage|call_sub|y[30]~185_combout  = ( \exe_stage|alu_b|y[30]~16_combout  & ( \de_reg|ea [30] & ( (\exe_stage|call_sub|y[8]~66_combout ) # (\exe_stage|call_sub|y[4]~38_combout ) ) ) ) # ( !\exe_stage|alu_b|y[30]~16_combout  & ( \de_reg|ea [30] & ( 
// \exe_stage|call_sub|y[8]~66_combout  ) ) ) # ( \exe_stage|alu_b|y[30]~16_combout  & ( !\de_reg|ea [30] & ( \exe_stage|call_sub|y[8]~66_combout  ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~38_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[8]~66_combout ),
	.datad(gnd),
	.datae(!\exe_stage|alu_b|y[30]~16_combout ),
	.dataf(!\de_reg|ea [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~185 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~185 .lut_mask = 64'h00000F0F0F0F5F5F;
defparam \exe_stage|call_sub|y[30]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~181 (
// Equation(s):
// \exe_stage|call_sub|y[30]~181_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( (\exe_stage|call_sub|y[28]~160_combout  & ((!\exe_stage|agorithm_logic_unit|Mux0~0_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~6_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout  & ( (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout  & \exe_stage|call_sub|y[28]~160_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~6_combout ),
	.datad(!\exe_stage|call_sub|y[28]~160_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~181 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~181 .lut_mask = 64'h0001000100AB00AB;
defparam \exe_stage|call_sub|y[30]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N9
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~72 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  = ( \de_reg|eimm [16] & ( \de_reg|ealuimm~q  ) ) # ( \de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( (!\de_reg|ea [1] & (\de_reg|eb [29])) # (\de_reg|ea [1] & ((\de_reg|eb [27]))) ) ) ) # ( !\de_reg|eimm 
// [16] & ( !\de_reg|ealuimm~q  & ( (!\de_reg|ea [1] & (\de_reg|eb [29])) # (\de_reg|ea [1] & ((\de_reg|eb [27]))) ) ) )

	.dataa(!\de_reg|ea [1]),
	.datab(!\de_reg|eb [29]),
	.datac(!\de_reg|eb [27]),
	.datad(gnd),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~72 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~72 .lut_mask = 64'h272727270000FFFF;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~73 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout  = ( \de_reg|ea [1] & ( \de_reg|eb [28] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( !\de_reg|ea [1] & ( \de_reg|eb [28] & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [30])) # (\de_reg|ealuimm~q  
// & ((\de_reg|eimm [16]))) ) ) ) # ( \de_reg|ea [1] & ( !\de_reg|eb [28] & ( (\de_reg|eimm [16] & \de_reg|ealuimm~q ) ) ) ) # ( !\de_reg|ea [1] & ( !\de_reg|eb [28] & ( (!\de_reg|ealuimm~q  & (\de_reg|eb [30])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) 
// ) ) )

	.dataa(!\de_reg|eb [30]),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(gnd),
	.datae(!\de_reg|ea [1]),
	.dataf(!\de_reg|eb [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~73 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~73 .lut_mask = 64'h535303035353F3F3;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~182 (
// Equation(s):
// \exe_stage|call_sub|y[30]~182_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # 
// ((!\exe_stage|call_sub|y[30]~164_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & (((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout )))) # (\exe_stage|call_sub|y[30]~164_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) # (\exe_stage|call_sub|y[30]~164_combout  & (((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ))) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ((!\exe_stage|call_sub|y[30]~164_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~73_combout ),
	.datac(!\exe_stage|call_sub|y[30]~164_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~57_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~182 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~182 .lut_mask = 64'h00350F35F035FF35;
defparam \exe_stage|call_sub|y[30]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~183 (
// Equation(s):
// \exe_stage|call_sub|y[30]~183_combout  = ( \de_reg|ealuc [2] & ( \de_reg|ea [30] & ( (!\de_reg|ealuc [0] & \exe_stage|alu_b|y[14]~4_combout ) ) ) ) # ( !\de_reg|ealuc [2] & ( \de_reg|ea [30] & ( (!\de_reg|ealuc [0] & !\exe_stage|alu_b|y[30]~16_combout ) ) 
// ) ) # ( \de_reg|ealuc [2] & ( !\de_reg|ea [30] & ( (!\de_reg|ealuc [0] & \exe_stage|alu_b|y[14]~4_combout ) ) ) ) # ( !\de_reg|ealuc [2] & ( !\de_reg|ea [30] & ( (!\de_reg|ealuc [0] & \exe_stage|alu_b|y[30]~16_combout ) ) ) )

	.dataa(!\de_reg|ealuc [0]),
	.datab(!\exe_stage|alu_b|y[14]~4_combout ),
	.datac(!\exe_stage|alu_b|y[30]~16_combout ),
	.datad(gnd),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\de_reg|ea [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~183 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~183 .lut_mask = 64'h0A0A2222A0A02222;
defparam \exe_stage|call_sub|y[30]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~184 (
// Equation(s):
// \exe_stage|call_sub|y[30]~184_combout  = ( \exe_stage|call_sub|y[30]~182_combout  & ( !\exe_stage|call_sub|y[30]~183_combout  & ( (!\exe_stage|call_sub|y[28]~162_combout  & (!\exe_stage|call_sub|y[28]~166_combout  & 
// ((!\exe_stage|call_sub|y[28]~163_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[30]~182_combout  & ( !\exe_stage|call_sub|y[30]~183_combout  & ( (!\exe_stage|call_sub|y[28]~162_combout  & 
// ((!\exe_stage|call_sub|y[28]~163_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout ))) ) ) )

	.dataa(!\exe_stage|call_sub|y[28]~163_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~60_combout ),
	.datac(!\exe_stage|call_sub|y[28]~162_combout ),
	.datad(!\exe_stage|call_sub|y[28]~166_combout ),
	.datae(!\exe_stage|call_sub|y[30]~182_combout ),
	.dataf(!\exe_stage|call_sub|y[30]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~184 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~184 .lut_mask = 64'hE0E0E00000000000;
defparam \exe_stage|call_sub|y[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~127 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~127_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [29]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [29] ) + ( \exe_stage|agorithm_logic_unit|Add0~124  ))
// \exe_stage|agorithm_logic_unit|Add0~128  = CARRY(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [29]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [29] ) + ( \exe_stage|agorithm_logic_unit|Add0~124  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [29]),
	.datae(gnd),
	.dataf(!\de_reg|ea [29]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~124 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~127_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~128 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~127 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~127 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~131 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~131_sumout  = SUM(( \de_reg|ea [30] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [30]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~128  ))
// \exe_stage|agorithm_logic_unit|Add0~132  = CARRY(( \de_reg|ea [30] ) + ( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [30]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \exe_stage|agorithm_logic_unit|Add0~128  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ea [30]),
	.datae(gnd),
	.dataf(!\de_reg|eb [30]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~128 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~131_sumout ),
	.cout(\exe_stage|agorithm_logic_unit|Add0~132 ),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~131 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~131 .lut_mask = 64'h0000A965000000FF;
defparam \exe_stage|agorithm_logic_unit|Add0~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[30]~186 (
// Equation(s):
// \exe_stage|call_sub|y[30]~186_combout  = ( \exe_stage|call_sub|y[30]~184_combout  & ( \exe_stage|agorithm_logic_unit|Add0~131_sumout  & ( (((\exe_stage|call_sub|y[12]~86_combout  & \exe_stage|call_sub|y[30]~181_combout )) # 
// (\exe_stage|call_sub|y[30]~185_combout )) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( !\exe_stage|call_sub|y[30]~184_combout  & ( \exe_stage|agorithm_logic_unit|Add0~131_sumout  & ( ((\exe_stage|call_sub|y[30]~185_combout ) # 
// (\exe_stage|call_sub|y[12]~86_combout )) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( \exe_stage|call_sub|y[30]~184_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~131_sumout  & ( ((\exe_stage|call_sub|y[12]~86_combout  & 
// \exe_stage|call_sub|y[30]~181_combout )) # (\exe_stage|call_sub|y[30]~185_combout ) ) ) ) # ( !\exe_stage|call_sub|y[30]~184_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~131_sumout  & ( (\exe_stage|call_sub|y[30]~185_combout ) # 
// (\exe_stage|call_sub|y[12]~86_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~39_combout ),
	.datab(!\exe_stage|call_sub|y[12]~86_combout ),
	.datac(!\exe_stage|call_sub|y[30]~185_combout ),
	.datad(!\exe_stage|call_sub|y[30]~181_combout ),
	.datae(!\exe_stage|call_sub|y[30]~184_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~131_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[30]~186 .extended_lut = "off";
defparam \exe_stage|call_sub|y[30]~186 .lut_mask = 64'h3F3F0F3F7F7F5F7F;
defparam \exe_stage|call_sub|y[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N2
dffeas \em_reg|malu[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[30]~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[30] .is_wysiwyg = "true";
defparam \em_reg|malu[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~7_combout  = ( \id_stage|rf|register[8][30]~q  & ( \id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][30]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][30]~q ))) ) ) ) # ( !\id_stage|rf|register[8][30]~q  & ( \id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][30]~q 
// ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][30]~q )))) ) ) ) # ( \id_stage|rf|register[8][30]~q  & ( !\id_stage|rf|register[10][30]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[9][30]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][30]~q )))) ) ) ) # ( !\id_stage|rf|register[8][30]~q  & ( !\id_stage|rf|register[10][30]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[9][30]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][30]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][30]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[9][30]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[8][30]~q ),
	.dataf(!\id_stage|rf|register[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~7 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_db|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~8_combout  = ( \id_stage|rf|register[13][30]~q  & ( \id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][30]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][30]~q ))) ) ) ) # ( !\id_stage|rf|register[13][30]~q  & ( \id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[14][30]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][30]~q  & (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[13][30]~q  & ( !\id_stage|rf|register[12][30]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|rf|register[14][30]~q )))) # (\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17])) # (\id_stage|rf|register[15][30]~q ))) ) ) ) # ( !\id_stage|rf|register[13][30]~q  & ( !\id_stage|rf|register[12][30]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][30]~q ))) # (\inst_reg|inst 
// [16] & (\id_stage|rf|register[15][30]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[15][30]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[14][30]~q ),
	.datae(!\id_stage|rf|register[13][30]~q ),
	.dataf(!\id_stage|rf|register[12][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~8 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_db|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \id_stage|rf|register[3][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N2
dffeas \id_stage|rf|register[2][30]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][30]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N35
dffeas \id_stage|rf|register[1][30]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][30]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N44
dffeas \id_stage|rf|register[6][30] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[30]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][30] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~5_combout  = ( \id_stage|rf|register[5][30]~q  & ( \id_stage|rf|register[4][30]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][30]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][30]~q )))) ) ) ) # ( !\id_stage|rf|register[5][30]~q  & ( \id_stage|rf|register[4][30]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[6][30]~q ))) # (\inst_reg|inst [16] & (((\inst_reg|inst 
// [17] & \id_stage|rf|register[7][30]~q )))) ) ) ) # ( \id_stage|rf|register[5][30]~q  & ( !\id_stage|rf|register[4][30]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[6][30]~q  & (\inst_reg|inst [17]))) # (\inst_reg|inst [16] & (((!\inst_reg|inst 
// [17]) # (\id_stage|rf|register[7][30]~q )))) ) ) ) # ( !\id_stage|rf|register[5][30]~q  & ( !\id_stage|rf|register[4][30]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|rf|register[6][30]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][30]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[6][30]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[7][30]~q ),
	.datae(!\id_stage|rf|register[5][30]~q ),
	.dataf(!\id_stage|rf|register[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~5 .lut_mask = 64'h02075257A2A7F2F7;
defparam \id_stage|forwarding_db|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~6_combout  = ( \id_stage|rf|register[1][30]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux1~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[2][30]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[3][30]~q ))) ) ) ) # ( !\id_stage|rf|register[1][30]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux1~5_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[2][30]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & 
// (\id_stage|rf|register[3][30]~q ))) ) ) ) # ( \id_stage|rf|register[1][30]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux1~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((\id_stage|rf|register[2][30]~DUPLICATE_q )))) # (\id_stage|forwarding_db|Mux17~3_combout  & ((!\id_stage|forwarding_db|Mux17~4_combout ) # ((\id_stage|rf|register[3][30]~q )))) ) ) ) # ( !\id_stage|rf|register[1][30]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_db|Mux1~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[2][30]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[3][30]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datac(!\id_stage|rf|register[3][30]~q ),
	.datad(!\id_stage|rf|register[2][30]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[1][30]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_db|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~2_combout  = ( \id_stage|rf|register[22][30]~q  & ( \id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[30][30]~q ))) ) ) ) # ( !\id_stage|rf|register[22][30]~q  & ( \id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][30]~q )))) ) ) ) # ( \id_stage|rf|register[22][30]~q  & ( !\id_stage|rf|register[18][30]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # (\inst_reg|inst 
// [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][30]~q )))) ) ) ) # ( !\id_stage|rf|register[22][30]~q  & ( !\id_stage|rf|register[18][30]~q  & ( (\inst_reg|inst [19] & 
// ((!\inst_reg|inst [18] & ((\id_stage|rf|register[26][30]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[30][30]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][30]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[26][30]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[22][30]~q ),
	.dataf(!\id_stage|rf|register[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_db|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~3_combout  = ( \id_stage|rf|register[31][30]~q  & ( \id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[23][30]~q )))) # (\inst_reg|inst [19] & 
// (((\id_stage|rf|register[27][30]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[31][30]~q  & ( \id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18]) # ((\id_stage|rf|register[23][30]~q )))) # (\inst_reg|inst 
// [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[27][30]~q )))) ) ) ) # ( \id_stage|rf|register[31][30]~q  & ( !\id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & (\id_stage|rf|register[23][30]~q ))) # 
// (\inst_reg|inst [19] & (((\id_stage|rf|register[27][30]~q )) # (\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[31][30]~q  & ( !\id_stage|rf|register[19][30]~q  & ( (!\inst_reg|inst [19] & (\inst_reg|inst [18] & (\id_stage|rf|register[23][30]~q 
// ))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[27][30]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[23][30]~q ),
	.datad(!\id_stage|rf|register[27][30]~q ),
	.datae(!\id_stage|rf|register[31][30]~q ),
	.dataf(!\id_stage|rf|register[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_db|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~1_combout  = ( \id_stage|rf|register[25][30]~q  & ( \id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][30]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[29][30]~q ))) ) ) ) # ( !\id_stage|rf|register[25][30]~q  & ( \id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[21][30]~q 
// ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][30]~q )))) ) ) ) # ( \id_stage|rf|register[25][30]~q  & ( !\id_stage|rf|register[17][30]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[21][30]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][30]~q )))) ) ) ) # ( !\id_stage|rf|register[25][30]~q  & ( !\id_stage|rf|register[17][30]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[21][30]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[29][30]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[29][30]~q ),
	.datad(!\id_stage|rf|register[21][30]~q ),
	.datae(!\id_stage|rf|register[25][30]~q ),
	.dataf(!\id_stage|rf|register[17][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~1 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~0_combout  = ( \id_stage|rf|register[24][30]~q  & ( \id_stage|rf|register[28][30]~q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][30]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[20][30]~q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[24][30]~q  & ( \id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & (\id_stage|rf|register[16][30]~q ))) # (\inst_reg|inst [18] & (((\id_stage|rf|register[20][30]~q )) 
// # (\inst_reg|inst [19]))) ) ) ) # ( \id_stage|rf|register[24][30]~q  & ( !\id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[16][30]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & (!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[20][30]~q )))) ) ) ) # ( !\id_stage|rf|register[24][30]~q  & ( !\id_stage|rf|register[28][30]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[16][30]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[20][30]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[16][30]~q ),
	.datad(!\id_stage|rf|register[20][30]~q ),
	.datae(!\id_stage|rf|register[24][30]~q ),
	.dataf(!\id_stage|rf|register[28][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_db|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~4_combout  = ( \id_stage|forwarding_db|Mux1~1_combout  & ( \id_stage|forwarding_db|Mux1~0_combout  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux1~2_combout )) # (\inst_reg|inst [16] & 
// ((\id_stage|forwarding_db|Mux1~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux1~1_combout  & ( \id_stage|forwarding_db|Mux1~0_combout  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux1~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux1~3_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux1~1_combout  & ( !\id_stage|forwarding_db|Mux1~0_combout  & ( (!\inst_reg|inst [17] & (\inst_reg|inst 
// [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux1~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux1~3_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux1~1_combout  & ( 
// !\id_stage|forwarding_db|Mux1~0_combout  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux1~2_combout )) # (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux1~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux1~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux1~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux1~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~10_combout  = ( \id_stage|forwarding_db|Mux1~6_combout  & ( \id_stage|forwarding_db|Mux1~4_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux1~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux1~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux1~6_combout  & ( \id_stage|forwarding_db|Mux1~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux1~7_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux1~8_combout  & 
// \id_stage|forwarding_db|Mux17~6_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux1~6_combout  & ( !\id_stage|forwarding_db|Mux1~4_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux1~7_combout  & 
// ((\id_stage|forwarding_db|Mux17~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout ) # (\id_stage|forwarding_db|Mux1~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux1~6_combout  & ( 
// !\id_stage|forwarding_db|Mux1~4_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux1~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux1~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux1~7_combout ),
	.datac(!\id_stage|forwarding_db|Mux1~8_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux1~6_combout ),
	.dataf(!\id_stage|forwarding_db|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~10 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_db|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~11_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [30] & ( \id_stage|forwarding_db|Mux1~10_combout  & ( ((!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [30] & ( \id_stage|forwarding_db|Mux1~10_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [30] & ( !\id_stage|forwarding_db|Mux1~10_combout  & ( (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [30]),
	.dataf(!\id_stage|forwarding_db|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~11 .lut_mask = 64'h0000A0A000FFA0FF;
defparam \id_stage|forwarding_db|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux1~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux1~9_combout  = ( \exe_stage|call_sub|y[30]~186_combout  & ( \id_stage|forwarding_db|Mux1~11_combout  ) ) # ( !\exe_stage|call_sub|y[30]~186_combout  & ( \id_stage|forwarding_db|Mux1~11_combout  ) ) # ( 
// \exe_stage|call_sub|y[30]~186_combout  & ( !\id_stage|forwarding_db|Mux1~11_combout  & ( ((\em_reg|malu [30] & \id_stage|forwarding_db|Mux31~0_combout )) # (\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( !\exe_stage|call_sub|y[30]~186_combout  & ( 
// !\id_stage|forwarding_db|Mux1~11_combout  & ( (\em_reg|malu [30] & \id_stage|forwarding_db|Mux31~0_combout ) ) ) )

	.dataa(!\em_reg|malu [30]),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(!\exe_stage|call_sub|y[30]~186_combout ),
	.dataf(!\id_stage|forwarding_db|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux1~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux1~9 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \id_stage|forwarding_db|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N44
dffeas \de_reg|eb[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_db|Mux1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[30] .is_wysiwyg = "true";
defparam \de_reg|eb[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~31 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  = ( !\de_reg|ealuimm~q  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1] & (\de_reg|eb [29])) # (\de_reg|ea [1] & ((\de_reg|eb [31])))))) # (\de_reg|ea [0] & (((\de_reg|eb [30] & ((!\de_reg|ea [1])))))) ) ) 
// # ( \de_reg|ealuimm~q  & ( ((\de_reg|eimm [16] & ((!\de_reg|ea [0]) # ((!\de_reg|ea [1]))))) ) )

	.dataa(!\de_reg|eb [29]),
	.datab(!\de_reg|ea [0]),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [31]),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\de_reg|ea [1]),
	.datag(!\de_reg|eb [30]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~31 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~31 .lut_mask = 64'h47470F0F00CC0C0C;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N27
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~3_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [3] & (((\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout )))) # (\de_reg|ea [3] & (((!\de_reg|ea [2])) # 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout  & ( (!\de_reg|ea [3] & (((\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout )))) # (\de_reg|ea [3] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & (\de_reg|ea [2]))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.datab(!\de_reg|ea [3]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~3 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~10 (
// Equation(s):
// \exe_stage|call_sub|y[1]~10_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout  & ( (!\de_reg|ealuc [0] & (((!\de_reg|ealuc [2])))) # (\de_reg|ealuc [0] & 
// (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ((!\de_reg|ealuc [3]) # (\de_reg|ealuc [2])))) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datad(!\de_reg|ealuc [2]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~10 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~10 .lut_mask = 64'h000000000000CE03;
defparam \exe_stage|call_sub|y[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~14 (
// Equation(s):
// \exe_stage|call_sub|y[1]~14_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( !\exe_stage|call_sub|y[1]~10_combout  & ( (!\exe_stage|call_sub|y[1]~11_combout  & ((!\exe_stage|call_sub|y[1]~12_combout ) # 
// (!\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout ))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout  & ( !\exe_stage|call_sub|y[1]~10_combout  & ( (!\exe_stage|call_sub|y[1]~11_combout  & (!\exe_stage|call_sub|y[1]~13_combout  & 
// ((!\exe_stage|call_sub|y[1]~12_combout ) # (!\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~11_combout ),
	.datab(!\exe_stage|call_sub|y[1]~12_combout ),
	.datac(!\exe_stage|call_sub|y[1]~13_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~3_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~18_combout ),
	.dataf(!\exe_stage|call_sub|y[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~14 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~14 .lut_mask = 64'hA080AA8800000000;
defparam \exe_stage|call_sub|y[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~0_combout  = ( \exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~1_combout  & ( \id_stage|forwarding_da|Mux31~0_combout  ) ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( \exe_stage|call_sub|y[1]~1_combout  & 
// ( (\id_stage|forwarding_da|Mux31~0_combout  & (((\exe_stage|call_sub|y[1]~9_combout  & !\exe_stage|call_sub|y[1]~14_combout )) # (\exe_stage|call_sub|y[1]~3_combout ))) ) ) ) # ( \exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~1_combout  
// & ( \id_stage|forwarding_da|Mux31~0_combout  ) ) ) # ( !\exe_stage|call_sub|y[1]~8_combout  & ( !\exe_stage|call_sub|y[1]~1_combout  & ( (\exe_stage|call_sub|y[1]~9_combout  & (!\exe_stage|call_sub|y[1]~14_combout  & 
// \id_stage|forwarding_da|Mux31~0_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~9_combout ),
	.datab(!\exe_stage|call_sub|y[1]~3_combout ),
	.datac(!\exe_stage|call_sub|y[1]~14_combout ),
	.datad(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datae(!\exe_stage|call_sub|y[1]~8_combout ),
	.dataf(!\exe_stage|call_sub|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~0 .lut_mask = 64'h005000FF007300FF;
defparam \id_stage|forwarding_da|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~1_combout  = ( \id_stage|rf|register[16][1]~q  & ( \id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][1]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][1]~q ))) ) ) ) # ( !\id_stage|rf|register[16][1]~q  & ( \id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[24][1]~q )))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[28][1]~q )))) ) ) ) # ( \id_stage|rf|register[16][1]~q  & ( !\id_stage|rf|register[20][1]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[24][1]~q )))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] 
// & (\id_stage|rf|register[28][1]~q ))) ) ) ) # ( !\id_stage|rf|register[16][1]~q  & ( !\id_stage|rf|register[20][1]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][1]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][1]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[28][1]~q ),
	.datad(!\id_stage|rf|register[24][1]~q ),
	.datae(!\id_stage|rf|register[16][1]~q ),
	.dataf(!\id_stage|rf|register[20][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~3_combout  = ( \id_stage|rf|register[30][1]~q  & ( \id_stage|rf|register[18][1]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[26][1]~q )))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24])) 
// # (\id_stage|rf|register[22][1]~q ))) ) ) ) # ( !\id_stage|rf|register[30][1]~q  & ( \id_stage|rf|register[18][1]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[26][1]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[22][1]~q  & (!\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[30][1]~q  & ( !\id_stage|rf|register[18][1]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[26][1]~q )))) # (\inst_reg|inst [23] & 
// (((\inst_reg|inst [24])) # (\id_stage|rf|register[22][1]~q ))) ) ) ) # ( !\id_stage|rf|register[30][1]~q  & ( !\id_stage|rf|register[18][1]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[26][1]~q )))) # (\inst_reg|inst [23] 
// & (\id_stage|rf|register[22][1]~q  & (!\inst_reg|inst [24]))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[22][1]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[26][1]~q ),
	.datae(!\id_stage|rf|register[30][1]~q ),
	.dataf(!\id_stage|rf|register[18][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~3 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \id_stage|forwarding_da|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N50
dffeas \id_stage|rf|register[23][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~4_combout  = ( \id_stage|rf|register[19][1]~q  & ( \id_stage|rf|register[31][1]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][1]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[23][1]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[19][1]~q  & ( \id_stage|rf|register[31][1]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][1]~q  & (\inst_reg|inst [24]))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[23][1]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( \id_stage|rf|register[19][1]~q  & ( !\id_stage|rf|register[31][1]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[27][1]~q ))) # (\inst_reg|inst 
// [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][1]~q )))) ) ) ) # ( !\id_stage|rf|register[19][1]~q  & ( !\id_stage|rf|register[31][1]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[27][1]~q  & (\inst_reg|inst [24]))) # (\inst_reg|inst 
// [23] & (((!\inst_reg|inst [24] & \id_stage|rf|register[23][1]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[27][1]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[23][1]~q ),
	.datae(!\id_stage|rf|register[19][1]~q ),
	.dataf(!\id_stage|rf|register[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \id_stage|forwarding_da|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~2_combout  = ( \id_stage|rf|register[21][1]~q  & ( \id_stage|rf|register[29][1]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][1]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[25][1]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[21][1]~q  & ( \id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[17][1]~q  & (!\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (((\id_stage|rf|register[25][1]~q ) # 
// (\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[21][1]~q  & ( !\id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[17][1]~q ))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23] & 
// \id_stage|rf|register[25][1]~q )))) ) ) ) # ( !\id_stage|rf|register[21][1]~q  & ( !\id_stage|rf|register[29][1]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[17][1]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[25][1]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[17][1]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[25][1]~q ),
	.datae(!\id_stage|rf|register[21][1]~q ),
	.dataf(!\id_stage|rf|register[29][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~2 .lut_mask = 64'h20702A7A25752F7F;
defparam \id_stage|forwarding_da|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~5_combout  = ( \id_stage|forwarding_da|Mux30~4_combout  & ( \id_stage|forwarding_da|Mux30~2_combout  & ( ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux30~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux30~3_combout )))) # (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|forwarding_da|Mux30~4_combout  & ( \id_stage|forwarding_da|Mux30~2_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux30~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux30~3_combout ))))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) ) ) ) # ( \id_stage|forwarding_da|Mux30~4_combout  & ( 
// !\id_stage|forwarding_da|Mux30~2_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux30~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux30~3_combout ))))) # (\inst_reg|inst [21] & (((\inst_reg|inst 
// [22])))) ) ) ) # ( !\id_stage|forwarding_da|Mux30~4_combout  & ( !\id_stage|forwarding_da|Mux30~2_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux30~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux30~3_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux30~1_combout ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux30~3_combout ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|forwarding_da|Mux30~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~5 .lut_mask = 64'h440C443F770C773F;
defparam \id_stage|forwarding_da|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N44
dffeas \id_stage|rf|register[3][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~6_combout  = ( \inst_reg|inst [21] & ( \id_stage|rf|register[7][1]~q  & ( (\id_stage|rf|register[5][1]~q ) # (\inst_reg|inst [22]) ) ) ) # ( !\inst_reg|inst [21] & ( \id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[4][1]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[6][1]~q )) ) ) ) # ( \inst_reg|inst [21] & ( !\id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [22] & \id_stage|rf|register[5][1]~q ) ) ) ) # ( !\inst_reg|inst [21] & ( 
// !\id_stage|rf|register[7][1]~q  & ( (!\inst_reg|inst [22] & ((\id_stage|rf|register[4][1]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[6][1]~q )) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[6][1]~q ),
	.datac(!\id_stage|rf|register[4][1]~q ),
	.datad(!\id_stage|rf|register[5][1]~q ),
	.datae(!\inst_reg|inst [21]),
	.dataf(!\id_stage|rf|register[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~6 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \id_stage|forwarding_da|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~7_combout  = ( \id_stage|rf|register[2][1]~q  & ( \id_stage|forwarding_da|Mux30~6_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][1]~q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][1]~q )))) ) ) ) # ( !\id_stage|rf|register[2][1]~q  & ( \id_stage|forwarding_da|Mux30~6_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((!\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][1]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][1]~q 
// ))))) ) ) ) # ( \id_stage|rf|register[2][1]~q  & ( !\id_stage|forwarding_da|Mux30~6_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][1]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][1]~q ))))) ) ) ) # ( !\id_stage|rf|register[2][1]~q  & ( !\id_stage|forwarding_da|Mux30~6_combout  & ( 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][1]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][1]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[1][1]~q ),
	.datab(!\id_stage|rf|register[3][1]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datae(!\id_stage|rf|register[2][1]~q ),
	.dataf(!\id_stage|forwarding_da|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~7 .lut_mask = 64'h050305F3F503F5F3;
defparam \id_stage|forwarding_da|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~8_combout  = ( \id_stage|rf|register[10][1]~q  & ( \id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][1]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][1]~q )))) ) ) ) # ( !\id_stage|rf|register[10][1]~q  & ( \id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[9][1]~q ))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21] 
// & \id_stage|rf|register[11][1]~q )))) ) ) ) # ( \id_stage|rf|register[10][1]~q  & ( !\id_stage|rf|register[8][1]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][1]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # 
// (\id_stage|rf|register[11][1]~q )))) ) ) ) # ( !\id_stage|rf|register[10][1]~q  & ( !\id_stage|rf|register[8][1]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][1]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][1]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[9][1]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[11][1]~q ),
	.datae(!\id_stage|rf|register[10][1]~q ),
	.dataf(!\id_stage|rf|register[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~8 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_da|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \id_stage|rf|register[12][1] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[1]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][1] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~9_combout  = ( \id_stage|rf|register[14][1]~q  & ( \id_stage|rf|register[15][1]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[12][1]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[13][1]~q )))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[14][1]~q  & ( \id_stage|rf|register[15][1]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[12][1]~q  & (!\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((\id_stage|rf|register[13][1]~q ) # 
// (\inst_reg|inst [22])))) ) ) ) # ( \id_stage|rf|register[14][1]~q  & ( !\id_stage|rf|register[15][1]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])) # (\id_stage|rf|register[12][1]~q ))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22] & 
// \id_stage|rf|register[13][1]~q )))) ) ) ) # ( !\id_stage|rf|register[14][1]~q  & ( !\id_stage|rf|register[15][1]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[12][1]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[13][1]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[12][1]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[13][1]~q ),
	.datae(!\id_stage|rf|register[14][1]~q ),
	.dataf(!\id_stage|rf|register[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~9 .lut_mask = 64'h40704C7C43734F7F;
defparam \id_stage|forwarding_da|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~10_combout  = ( \id_stage|forwarding_da|Mux30~8_combout  & ( \id_stage|forwarding_da|Mux30~9_combout  & ( ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux30~5_combout )) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux30~7_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux30~8_combout  & ( \id_stage|forwarding_da|Mux30~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux30~5_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux30~7_combout ))))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux27~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux30~8_combout  & ( !\id_stage|forwarding_da|Mux30~9_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux30~5_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux30~7_combout ))))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (((!\id_stage|forwarding_da|Mux27~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux30~8_combout  & ( !\id_stage|forwarding_da|Mux30~9_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux30~5_combout )) # (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux30~7_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux30~5_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux30~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux30~8_combout ),
	.dataf(!\id_stage|forwarding_da|Mux30~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~10 .lut_mask = 64'h202A707A252F757F;
defparam \id_stage|forwarding_da|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~14_combout  = (\id_stage|fwda~2_combout  & \em_reg|malu [1])

	.dataa(!\id_stage|fwda~2_combout ),
	.datab(gnd),
	.datac(!\em_reg|malu [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~14 .lut_mask = 64'h0505050505050505;
defparam \id_stage|forwarding_da|Mux30~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N24
cyclonev_lcell_comb \id_stage|fwda~1 (
// Equation(s):
// \id_stage|fwda~1_combout  = ( \em_reg|mm2reg~q  & ( \id_stage|Equal4~1_combout  & ( (!\id_stage|Equal6~0_combout  & \id_stage|Equal4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|Equal6~0_combout ),
	.datad(!\id_stage|Equal4~0_combout ),
	.datae(!\em_reg|mm2reg~q ),
	.dataf(!\id_stage|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwda~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwda~1 .extended_lut = "off";
defparam \id_stage|fwda~1 .lut_mask = 64'h00000000000000F0;
defparam \id_stage|fwda~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \id_stage|comb~8 (
// Equation(s):
// \id_stage|comb~8_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( ((\id_stage|forwarding_da|Mux30~14_combout  & !\id_stage|Equal18~0_combout )) # 
// (\id_stage|fwda~1_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( (!\id_stage|fwda~1_combout  & (((\id_stage|forwarding_da|Mux30~14_combout  & 
// !\id_stage|Equal18~0_combout )))) # (\id_stage|fwda~1_combout  & (\em_reg|malu [7])) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( (!\id_stage|fwda~1_combout  & 
// (((\id_stage|forwarding_da|Mux30~14_combout  & !\id_stage|Equal18~0_combout )))) # (\id_stage|fwda~1_combout  & (!\em_reg|malu [7])) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( (\id_stage|forwarding_da|Mux30~14_combout  & (!\id_stage|Equal18~0_combout  & !\id_stage|fwda~1_combout )) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux30~14_combout ),
	.datac(!\id_stage|Equal18~0_combout ),
	.datad(!\id_stage|fwda~1_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~8 .extended_lut = "off";
defparam \id_stage|comb~8 .lut_mask = 64'h300030AA305530FF;
defparam \id_stage|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~13_combout  = ( \id_stage|forwarding_da|Mux30~10_combout  & ( \id_stage|comb~8_combout  ) ) # ( !\id_stage|forwarding_da|Mux30~10_combout  & ( \id_stage|comb~8_combout  ) ) # ( \id_stage|forwarding_da|Mux30~10_combout  & ( 
// !\id_stage|comb~8_combout  & ( ((\id_stage|forwarding_da|Mux31~12_combout ) # (\id_stage|forwarding_da|Mux30~0_combout )) # (\id_stage|forwarding_da|Mux30~12_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux30~10_combout  & ( !\id_stage|comb~8_combout  & ( 
// (\id_stage|forwarding_da|Mux30~0_combout ) # (\id_stage|forwarding_da|Mux30~12_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux30~12_combout ),
	.datab(!\id_stage|forwarding_da|Mux30~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datad(gnd),
	.datae(!\id_stage|forwarding_da|Mux30~10_combout ),
	.dataf(!\id_stage|comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~13 .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \id_stage|forwarding_da|Mux30~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N53
dffeas \de_reg|ea[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux30~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [1]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[1] .is_wysiwyg = "true";
defparam \de_reg|ea[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~10 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout  = ( \de_reg|ea [0] & ( \exe_stage|alu_b|y[1]~14_combout  & ( (\exe_stage|alu_b|y[0]~0_combout  & !\de_reg|ea [1]) ) ) ) # ( !\de_reg|ea [0] & ( \exe_stage|alu_b|y[1]~14_combout  & ( !\de_reg|ea [1] ) ) 
// ) # ( \de_reg|ea [0] & ( !\exe_stage|alu_b|y[1]~14_combout  & ( (\exe_stage|alu_b|y[0]~0_combout  & !\de_reg|ea [1]) ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[0]~0_combout ),
	.datac(gnd),
	.datad(!\de_reg|ea [1]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\exe_stage|alu_b|y[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~10 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~10 .lut_mask = 64'h00003300FF003300;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~21 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [3] & ((!\de_reg|ea [2]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ))) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout  & ( (!\de_reg|ea [3] & (\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout )) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~21 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~21 .lut_mask = 64'h0022002288AA88AA;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \exe_stage|call_sub|y[5]~44 (
// Equation(s):
// \exe_stage|call_sub|y[5]~44_combout  = ( !\exe_stage|call_sub|y[4]~36_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout  & ( (!\exe_stage|call_sub|y[6]~33_combout  & ((!\exe_stage|call_sub|y[4]~35_combout ) # (!\de_reg|ea [5] $ 
// (\exe_stage|alu_b|y[5]~1_combout )))) # (\exe_stage|call_sub|y[6]~33_combout  & (((!\de_reg|ea [5] & !\exe_stage|alu_b|y[5]~1_combout )))) ) ) ) # ( \exe_stage|call_sub|y[4]~36_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout  & ( 
// (!\exe_stage|call_sub|y[6]~33_combout  & ((!\exe_stage|call_sub|y[4]~35_combout ) # (!\de_reg|ea [5] $ (\exe_stage|alu_b|y[5]~1_combout )))) # (\exe_stage|call_sub|y[6]~33_combout  & (((!\de_reg|ea [5] & !\exe_stage|alu_b|y[5]~1_combout )))) ) ) ) # ( 
// !\exe_stage|call_sub|y[4]~36_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout  & ( (!\exe_stage|call_sub|y[6]~33_combout  & ((!\exe_stage|call_sub|y[4]~35_combout ) # (!\de_reg|ea [5] $ (\exe_stage|alu_b|y[5]~1_combout )))) # 
// (\exe_stage|call_sub|y[6]~33_combout  & (((!\de_reg|ea [5] & !\exe_stage|alu_b|y[5]~1_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[6]~33_combout ),
	.datab(!\exe_stage|call_sub|y[4]~35_combout ),
	.datac(!\de_reg|ea [5]),
	.datad(!\exe_stage|alu_b|y[5]~1_combout ),
	.datae(!\exe_stage|call_sub|y[4]~36_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[5]~44 .extended_lut = "off";
defparam \exe_stage|call_sub|y[5]~44 .lut_mask = 64'hF88AF88AF88A0000;
defparam \exe_stage|call_sub|y[5]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[5]~42 (
// Equation(s):
// \exe_stage|call_sub|y[5]~42_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~14_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [3] & (\exe_stage|alu_b|y[31]~15_combout ))) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ((!\de_reg|ealuc [3]) # ((\exe_stage|agorithm_logic_unit|ShiftRight1~47_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~14_combout  & ( (\de_reg|ealuc [3] & 
// ((!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\exe_stage|alu_b|y[31]~15_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~47_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[5]~42 .extended_lut = "off";
defparam \exe_stage|call_sub|y[5]~42 .lut_mask = 64'h0213021346574657;
defparam \exe_stage|call_sub|y[5]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[5]~43 (
// Equation(s):
// \exe_stage|call_sub|y[5]~43_combout  = ( \exe_stage|call_sub|y[5]~42_combout  & ( \exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout ) # ((!\exe_stage|call_sub|y[6]~27_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout )) # (\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[5]~42_combout  & ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout  & (((\exe_stage|call_sub|y[6]~27_combout )))) # (\exe_stage|call_sub|y[6]~28_combout  & ((!\exe_stage|call_sub|y[6]~27_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout )) # (\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ))))) ) ) ) # ( \exe_stage|call_sub|y[5]~42_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (!\exe_stage|call_sub|y[6]~28_combout  & (((!\exe_stage|call_sub|y[6]~27_combout )))) # (\exe_stage|call_sub|y[6]~28_combout  & ((!\exe_stage|call_sub|y[6]~27_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout )) # (\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ))))) ) ) ) # ( !\exe_stage|call_sub|y[5]~42_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout  & ( (\exe_stage|call_sub|y[6]~28_combout  & ((!\exe_stage|call_sub|y[6]~27_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout )) # (\exe_stage|call_sub|y[6]~27_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ))))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~10_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~9_combout ),
	.datac(!\exe_stage|call_sub|y[6]~28_combout ),
	.datad(!\exe_stage|call_sub|y[6]~27_combout ),
	.datae(!\exe_stage|call_sub|y[5]~42_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[5]~43 .extended_lut = "off";
defparam \exe_stage|call_sub|y[5]~43 .lut_mask = 64'h0503F50305F3F5F3;
defparam \exe_stage|call_sub|y[5]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \mw_reg|walu[5]~feeder (
// Equation(s):
// \mw_reg|walu[5]~feeder_combout  = ( \em_reg|malu [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em_reg|malu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mw_reg|walu[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mw_reg|walu[5]~feeder .extended_lut = "off";
defparam \mw_reg|walu[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mw_reg|walu[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N26
dffeas \mw_reg|walu[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\mw_reg|walu[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[5] .is_wysiwyg = "true";
defparam \mw_reg|walu[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \wb_stage|y[5]~16 (
// Equation(s):
// \wb_stage|y[5]~16_combout  = ( \mw_reg|walu [5] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [5]) ) ) # ( !\mw_reg|walu [5] & ( (\mw_reg|wmo [5] & \mw_reg|wm2reg~q ) ) )

	.dataa(!\mw_reg|wmo [5]),
	.datab(gnd),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|walu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[5]~16 .extended_lut = "off";
defparam \wb_stage|y[5]~16 .lut_mask = 64'h05050505F5F5F5F5;
defparam \wb_stage|y[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \id_stage|rf|register[11][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N20
dffeas \id_stage|rf|register[9][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N44
dffeas \id_stage|rf|register[8][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N4
dffeas \id_stage|rf|register[10][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~7_combout  = ( \id_stage|rf|register[8][5]~q  & ( \id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][5]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][5]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[8][5]~q  & ( \id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[9][5]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][5]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[8][5]~q  & ( !\id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17])))) # 
// (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][5]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][5]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[8][5]~q  & ( !\id_stage|rf|register[10][5]~q  & ( (\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][5]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][5]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\id_stage|rf|register[11][5]~DUPLICATE_q ),
	.datac(!\id_stage|rf|register[9][5]~q ),
	.datad(!\inst_reg|inst [17]),
	.datae(!\id_stage|rf|register[8][5]~q ),
	.dataf(!\id_stage|rf|register[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~7 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_db|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N14
dffeas \id_stage|rf|register[14][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N56
dffeas \id_stage|rf|register[13][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N38
dffeas \id_stage|rf|register[12][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N53
dffeas \id_stage|rf|register[15][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~8_combout  = ( \id_stage|rf|register[12][5]~q  & ( \id_stage|rf|register[15][5]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][5]~q )))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][5]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|rf|register[12][5]~q  & ( \id_stage|rf|register[15][5]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[14][5]~q ))) # (\inst_reg|inst [16] & 
// (((\id_stage|rf|register[13][5]~q )) # (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[12][5]~q  & ( !\id_stage|rf|register[15][5]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|rf|register[14][5]~q )))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[13][5]~q )))) ) ) ) # ( !\id_stage|rf|register[12][5]~q  & ( !\id_stage|rf|register[15][5]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|rf|register[14][5]~q ))) # (\inst_reg|inst 
// [16] & (!\inst_reg|inst [17] & ((\id_stage|rf|register[13][5]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[14][5]~q ),
	.datad(!\id_stage|rf|register[13][5]~q ),
	.datae(!\id_stage|rf|register[12][5]~q ),
	.dataf(!\id_stage|rf|register[15][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N14
dffeas \id_stage|rf|register[24][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N38
dffeas \id_stage|rf|register[16][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N21
cyclonev_lcell_comb \id_stage|rf|register[28][5]~feeder (
// Equation(s):
// \id_stage|rf|register[28][5]~feeder_combout  = ( \wb_stage|y[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[28][5]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \id_stage|rf|register[28][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \id_stage|rf|register[20][5]~feeder (
// Equation(s):
// \id_stage|rf|register[20][5]~feeder_combout  = ( \wb_stage|y[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][5]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N10
dffeas \id_stage|rf|register[20][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~0_combout  = ( \id_stage|rf|register[28][5]~q  & ( \id_stage|rf|register[20][5]~q  & ( ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][5]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[24][5]~q ))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[28][5]~q  & ( \id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][5]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[24][5]~q )))) # 
// (\inst_reg|inst [18] & (!\inst_reg|inst [19])) ) ) ) # ( \id_stage|rf|register[28][5]~q  & ( !\id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][5]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[24][5]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst [19])) ) ) ) # ( !\id_stage|rf|register[28][5]~q  & ( !\id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[16][5]~q ))) 
// # (\inst_reg|inst [19] & (\id_stage|rf|register[24][5]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[24][5]~q ),
	.datad(!\id_stage|rf|register[16][5]~q ),
	.datae(!\id_stage|rf|register[28][5]~q ),
	.dataf(!\id_stage|rf|register[20][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \id_stage|forwarding_db|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \id_stage|rf|register[19][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N35
dffeas \id_stage|rf|register[27][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N47
dffeas \id_stage|rf|register[23][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N22
dffeas \id_stage|rf|register[31][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~3_combout  = ( \id_stage|rf|register[23][5]~q  & ( \id_stage|rf|register[31][5]~q  & ( ((!\inst_reg|inst [19] & (\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[27][5]~q )))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[23][5]~q  & ( \id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & (\id_stage|rf|register[19][5]~q ))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[27][5]~q )) # 
// (\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[23][5]~q  & ( !\id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[27][5]~q )))) ) ) ) # ( !\id_stage|rf|register[23][5]~q  & ( !\id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[27][5]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[19][5]~q ),
	.datad(!\id_stage|rf|register[27][5]~q ),
	.datae(!\id_stage|rf|register[23][5]~q ),
	.dataf(!\id_stage|rf|register[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_db|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N8
dffeas \id_stage|rf|register[26][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N46
dffeas \id_stage|rf|register[22][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N53
dffeas \id_stage|rf|register[18][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N37
dffeas \id_stage|rf|register[30][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~2_combout  = ( \id_stage|rf|register[18][5]~q  & ( \id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[22][5]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])) 
// # (\id_stage|rf|register[26][5]~q ))) ) ) ) # ( !\id_stage|rf|register[18][5]~q  & ( \id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[22][5]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])) 
// # (\id_stage|rf|register[26][5]~q ))) ) ) ) # ( \id_stage|rf|register[18][5]~q  & ( !\id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[22][5]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[26][5]~q  & (!\inst_reg|inst [18]))) ) ) ) # ( !\id_stage|rf|register[18][5]~q  & ( !\id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18] & \id_stage|rf|register[22][5]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[26][5]~q  & (!\inst_reg|inst [18]))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[26][5]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[22][5]~q ),
	.datae(!\id_stage|rf|register[18][5]~q ),
	.dataf(!\id_stage|rf|register[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~2 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \id_stage|forwarding_db|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N20
dffeas \id_stage|rf|register[21][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N26
dffeas \id_stage|rf|register[29][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \id_stage|rf|register[17][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \id_stage|rf|register[25][5]~feeder (
// Equation(s):
// \id_stage|rf|register[25][5]~feeder_combout  = ( \wb_stage|y[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[25][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[25][5]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[25][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[25][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \id_stage|rf|register[25][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~1_combout  = ( \id_stage|rf|register[17][5]~q  & ( \id_stage|rf|register[25][5]~DUPLICATE_q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[29][5]~q )))) ) ) ) # ( !\id_stage|rf|register[17][5]~q  & ( \id_stage|rf|register[25][5]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][5]~q ))))) ) ) ) # ( \id_stage|rf|register[17][5]~q  & ( !\id_stage|rf|register[25][5]~DUPLICATE_q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][5]~q ))))) ) ) ) # ( !\id_stage|rf|register[17][5]~q  & ( !\id_stage|rf|register[25][5]~DUPLICATE_q  & ( 
// (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[29][5]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[21][5]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[29][5]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[17][5]~q ),
	.dataf(!\id_stage|rf|register[25][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \id_stage|forwarding_db|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~4_combout  = ( \id_stage|forwarding_db|Mux26~2_combout  & ( \id_stage|forwarding_db|Mux26~1_combout  & ( (!\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux26~0_combout )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & 
// ((!\inst_reg|inst [16]) # ((\id_stage|forwarding_db|Mux26~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux26~2_combout  & ( \id_stage|forwarding_db|Mux26~1_combout  & ( (!\inst_reg|inst [17] & (((\id_stage|forwarding_db|Mux26~0_combout )) # 
// (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux26~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux26~2_combout  & ( !\id_stage|forwarding_db|Mux26~1_combout  & ( (!\inst_reg|inst [17] & 
// (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux26~0_combout ))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|forwarding_db|Mux26~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux26~2_combout  & ( 
// !\id_stage|forwarding_db|Mux26~1_combout  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|forwarding_db|Mux26~0_combout ))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux26~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux26~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux26~3_combout ),
	.datae(!\id_stage|forwarding_db|Mux26~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N56
dffeas \id_stage|rf|register[2][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N34
dffeas \id_stage|rf|register[3][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N20
dffeas \id_stage|rf|register[1][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \id_stage|rf|register[4][5]~feeder (
// Equation(s):
// \id_stage|rf|register[4][5]~feeder_combout  = ( \wb_stage|y[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][5]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N20
dffeas \id_stage|rf|register[4][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N14
dffeas \id_stage|rf|register[7][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N2
dffeas \id_stage|rf|register[6][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \id_stage|rf|register[5][5]~feeder (
// Equation(s):
// \id_stage|rf|register[5][5]~feeder_combout  = ( \wb_stage|y[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][5]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \id_stage|rf|register[5][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~5_combout  = ( \id_stage|rf|register[6][5]~q  & ( \id_stage|rf|register[5][5]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][5]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[7][5]~q )))) ) ) ) # ( !\id_stage|rf|register[6][5]~q  & ( \id_stage|rf|register[5][5]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][5]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][5]~q )))) ) ) ) # ( \id_stage|rf|register[6][5]~q  & ( !\id_stage|rf|register[5][5]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][5]~q ))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # 
// ((\id_stage|rf|register[7][5]~q )))) ) ) ) # ( !\id_stage|rf|register[6][5]~q  & ( !\id_stage|rf|register[5][5]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & (\id_stage|rf|register[4][5]~q ))) # (\inst_reg|inst [17] & (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][5]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][5]~q ),
	.datad(!\id_stage|rf|register[7][5]~q ),
	.datae(!\id_stage|rf|register[6][5]~q ),
	.dataf(!\id_stage|rf|register[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \id_stage|forwarding_db|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~6_combout  = ( \id_stage|rf|register[1][5]~q  & ( \id_stage|forwarding_db|Mux26~5_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][5]~q )) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][5]~q )))) ) ) ) # ( !\id_stage|rf|register[1][5]~q  & ( \id_stage|forwarding_db|Mux26~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][5]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|forwarding_db|Mux17~4_combout  & \id_stage|rf|register[3][5]~q )))) ) ) ) # ( \id_stage|rf|register[1][5]~q  & ( 
// !\id_stage|forwarding_db|Mux26~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][5]~q  & (\id_stage|forwarding_db|Mux17~4_combout ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[3][5]~q )))) ) ) ) # ( !\id_stage|rf|register[1][5]~q  & ( !\id_stage|forwarding_db|Mux26~5_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & 
// ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][5]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][5]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[2][5]~q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[3][5]~q ),
	.datae(!\id_stage|rf|register[1][5]~q ),
	.dataf(!\id_stage|forwarding_db|Mux26~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~6 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~9_combout  = ( \id_stage|forwarding_db|Mux26~4_combout  & ( \id_stage|forwarding_db|Mux26~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux26~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux26~8_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux26~4_combout  & ( \id_stage|forwarding_db|Mux26~6_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux26~7_combout )) # 
// (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux26~8_combout ))))) ) ) ) # ( \id_stage|forwarding_db|Mux26~4_combout  & ( !\id_stage|forwarding_db|Mux26~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (!\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux26~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux26~8_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux26~4_combout  & ( !\id_stage|forwarding_db|Mux26~6_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux26~7_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux26~8_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux26~7_combout ),
	.datad(!\id_stage|forwarding_db|Mux26~8_combout ),
	.datae(!\id_stage|forwarding_db|Mux26~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_db|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~11_combout  = ( !\id_stage|forwarding_db|Mux17~2_combout  & ( \id_stage|forwarding_db|Mux26~9_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & (((!\id_stage|forwarding_db|Mux31~1_combout ) # 
// (!\exe_stage|call_sub|y[5]~45_combout )))) # (\id_stage|forwarding_db|Mux31~0_combout  & (!\em_reg|malu [5] & ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[5]~45_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux17~2_combout  & ( 
// !\id_stage|forwarding_db|Mux26~9_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & (((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[5]~45_combout )))) # (\id_stage|forwarding_db|Mux31~0_combout  & (!\em_reg|malu [5] & 
// ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[5]~45_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~2_combout  & ( !\id_stage|forwarding_db|Mux26~9_combout  & ( (!\id_stage|forwarding_db|Mux31~0_combout  & 
// (((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[5]~45_combout )))) # (\id_stage|forwarding_db|Mux31~0_combout  & (!\em_reg|malu [5] & ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[5]~45_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datab(!\em_reg|malu [5]),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(!\exe_stage|call_sub|y[5]~45_combout ),
	.datae(!\id_stage|forwarding_db|Mux17~2_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~11 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \id_stage|forwarding_db|Mux26~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~12_combout  = ( \exe_stage|call_sub|y[5]~43_combout  & ( \id_stage|forwarding_db|Mux26~11_combout  & ( (!\exe_stage|call_sub|y[4]~31_combout ) # (!\id_stage|forwarding_db|Mux31~1_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[5]~43_combout  & ( \id_stage|forwarding_db|Mux26~11_combout  ) )

	.dataa(!\exe_stage|call_sub|y[4]~31_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[5]~43_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~12 .lut_mask = 64'h00000000FFFFFAFA;
defparam \id_stage|forwarding_db|Mux26~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \id_stage|forwarding_db|Mux26~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux26~10_combout  = ( \mem_stage|mem_out_mux|y[5]~16_combout  & ( \id_stage|forwarding_db|Mux26~12_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # ((!\exe_stage|call_sub|y[5]~44_combout  & 
// (\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[29]~34_combout ))) ) ) ) # ( !\mem_stage|mem_out_mux|y[5]~16_combout  & ( \id_stage|forwarding_db|Mux26~12_combout  & ( (!\exe_stage|call_sub|y[5]~44_combout  & 
// (\id_stage|forwarding_db|Mux31~1_combout  & \exe_stage|call_sub|y[29]~34_combout )) ) ) ) # ( \mem_stage|mem_out_mux|y[5]~16_combout  & ( !\id_stage|forwarding_db|Mux26~12_combout  ) ) # ( !\mem_stage|mem_out_mux|y[5]~16_combout  & ( 
// !\id_stage|forwarding_db|Mux26~12_combout  ) )

	.dataa(!\exe_stage|call_sub|y[5]~44_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datad(!\exe_stage|call_sub|y[29]~34_combout ),
	.datae(!\mem_stage|mem_out_mux|y[5]~16_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux26~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux26~10 .lut_mask = 64'hFFFFFFFF0022F0F2;
defparam \id_stage|forwarding_db|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N2
dffeas \de_reg|eb[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux26~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[5] .is_wysiwyg = "true";
defparam \de_reg|eb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \exe_stage|alu_b|y[5]~1 (
// Equation(s):
// \exe_stage|alu_b|y[5]~1_combout  = ( \de_reg|eimm [5] & ( \de_reg|ealuimm~q  ) ) # ( \de_reg|eimm [5] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [5] ) ) ) # ( !\de_reg|eimm [5] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eb [5]),
	.datad(gnd),
	.datae(!\de_reg|eimm [5]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[5]~1 .extended_lut = "off";
defparam \exe_stage|alu_b|y[5]~1 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \exe_stage|alu_b|y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[5]~45 (
// Equation(s):
// \exe_stage|call_sub|y[5]~45_combout  = ( \exe_stage|call_sub|y[4]~38_combout  & ( \exe_stage|agorithm_logic_unit|Add0~21_sumout  & ( ((\exe_stage|alu_b|y[5]~1_combout  & \de_reg|ea [5])) # (\exe_stage|call_sub|y[4]~39_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[4]~38_combout  & ( \exe_stage|agorithm_logic_unit|Add0~21_sumout  & ( \exe_stage|call_sub|y[4]~39_combout  ) ) ) # ( \exe_stage|call_sub|y[4]~38_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~21_sumout  & ( 
// (\exe_stage|alu_b|y[5]~1_combout  & \de_reg|ea [5]) ) ) )

	.dataa(!\exe_stage|alu_b|y[5]~1_combout ),
	.datab(!\exe_stage|call_sub|y[4]~39_combout ),
	.datac(!\de_reg|ea [5]),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[4]~38_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[5]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[5]~45 .extended_lut = "off";
defparam \exe_stage|call_sub|y[5]~45 .lut_mask = 64'h0000050533333737;
defparam \exe_stage|call_sub|y[5]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[5]~46 (
// Equation(s):
// \exe_stage|call_sub|y[5]~46_combout  = ( \exe_stage|call_sub|y[5]~43_combout  & ( \exe_stage|call_sub|y[5]~44_combout  & ( (\exe_stage|call_sub|y[5]~45_combout ) # (\exe_stage|call_sub|y[4]~31_combout ) ) ) ) # ( !\exe_stage|call_sub|y[5]~43_combout  & ( 
// \exe_stage|call_sub|y[5]~44_combout  & ( \exe_stage|call_sub|y[5]~45_combout  ) ) ) # ( \exe_stage|call_sub|y[5]~43_combout  & ( !\exe_stage|call_sub|y[5]~44_combout  & ( ((\exe_stage|call_sub|y[5]~45_combout ) # (\exe_stage|call_sub|y[4]~31_combout )) # 
// (\exe_stage|call_sub|y[29]~34_combout ) ) ) ) # ( !\exe_stage|call_sub|y[5]~43_combout  & ( !\exe_stage|call_sub|y[5]~44_combout  & ( (\exe_stage|call_sub|y[5]~45_combout ) # (\exe_stage|call_sub|y[29]~34_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[29]~34_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[4]~31_combout ),
	.datad(!\exe_stage|call_sub|y[5]~45_combout ),
	.datae(!\exe_stage|call_sub|y[5]~43_combout ),
	.dataf(!\exe_stage|call_sub|y[5]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[5]~46 .extended_lut = "off";
defparam \exe_stage|call_sub|y[5]~46 .lut_mask = 64'h55FF5FFF00FF0FFF;
defparam \exe_stage|call_sub|y[5]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N50
dffeas \em_reg|malu[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[5]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[5] .is_wysiwyg = "true";
defparam \em_reg|malu[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \em_reg|malu[29]~feeder (
// Equation(s):
// \em_reg|malu[29]~feeder_combout  = ( \exe_stage|call_sub|y[29]~180_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[29]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em_reg|malu[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em_reg|malu[29]~feeder .extended_lut = "off";
defparam \em_reg|malu[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \em_reg|malu[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N2
dffeas \em_reg|malu[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\em_reg|malu[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[29] .is_wysiwyg = "true";
defparam \em_reg|malu[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N2
dffeas \mw_reg|walu[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[29] .is_wysiwyg = "true";
defparam \mw_reg|walu[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \wb_stage|y[29]~13 (
// Equation(s):
// \wb_stage|y[29]~13_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [29] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [29] ) )

	.dataa(!\mw_reg|wmo [29]),
	.datab(gnd),
	.datac(!\mw_reg|walu [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[29]~13 .extended_lut = "off";
defparam \wb_stage|y[29]~13 .lut_mask = 64'h0F0F0F0F55555555;
defparam \wb_stage|y[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N8
dffeas \id_stage|rf|register[15][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N26
dffeas \id_stage|rf|register[13][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N56
dffeas \id_stage|rf|register[14][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N45
cyclonev_lcell_comb \id_stage|rf|register[12][29]~feeder (
// Equation(s):
// \id_stage|rf|register[12][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N47
dffeas \id_stage|rf|register[12][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~8_combout  = ( \id_stage|rf|register[14][29]~q  & ( \id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[15][29]~q ))) ) ) ) # ( !\id_stage|rf|register[14][29]~q  & ( \id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17])) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[13][29]~q 
// ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][29]~q )))) ) ) ) # ( \id_stage|rf|register[14][29]~q  & ( !\id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17])) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][29]~q )))) ) ) ) # ( !\id_stage|rf|register[14][29]~q  & ( !\id_stage|rf|register[12][29]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[15][29]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[15][29]~q ),
	.datad(!\id_stage|rf|register[13][29]~q ),
	.datae(!\id_stage|rf|register[14][29]~q ),
	.dataf(!\id_stage|rf|register[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~8 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N51
cyclonev_lcell_comb \id_stage|rf|register[22][29]~feeder (
// Equation(s):
// \id_stage|rf|register[22][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[22][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[22][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[22][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[22][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N53
dffeas \id_stage|rf|register[22][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[22][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N6
cyclonev_lcell_comb \id_stage|rf|register[30][29]~feeder (
// Equation(s):
// \id_stage|rf|register[30][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[30][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[30][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[30][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[30][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N8
dffeas \id_stage|rf|register[30][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N57
cyclonev_lcell_comb \id_stage|rf|register[26][29]~feeder (
// Equation(s):
// \id_stage|rf|register[26][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N59
dffeas \id_stage|rf|register[26][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N21
cyclonev_lcell_comb \id_stage|rf|register[18][29]~feeder (
// Equation(s):
// \id_stage|rf|register[18][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \id_stage|rf|register[18][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~2_combout  = ( \id_stage|rf|register[26][29]~q  & ( \id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][29]~q )) # (\inst_reg|inst [19] & 
// ((\id_stage|rf|register[30][29]~q )))) ) ) ) # ( !\id_stage|rf|register[26][29]~q  & ( \id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & (\id_stage|rf|register[22][29]~q 
// )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][29]~q ))))) ) ) ) # ( \id_stage|rf|register[26][29]~q  & ( !\id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19])) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][29]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][29]~q ))))) ) ) ) # ( !\id_stage|rf|register[26][29]~q  & ( !\id_stage|rf|register[18][29]~q  & ( (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// (\id_stage|rf|register[22][29]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[30][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[22][29]~q ),
	.datad(!\id_stage|rf|register[30][29]~q ),
	.datae(!\id_stage|rf|register[26][29]~q ),
	.dataf(!\id_stage|rf|register[18][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_db|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \id_stage|rf|register[17][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N2
dffeas \id_stage|rf|register[21][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N13
dffeas \id_stage|rf|register[29][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N57
cyclonev_lcell_comb \id_stage|rf|register[25][29]~feeder (
// Equation(s):
// \id_stage|rf|register[25][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[25][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[25][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[25][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[25][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N58
dffeas \id_stage|rf|register[25][29]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][29]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~1_combout  = ( \id_stage|rf|register[29][29]~q  & ( \id_stage|rf|register[25][29]~DUPLICATE_q  & ( ((!\inst_reg|inst [18] & (\id_stage|rf|register[17][29]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[21][29]~q )))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[29][29]~q  & ( \id_stage|rf|register[25][29]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[17][29]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[21][29]~q ))))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18])) ) ) ) # ( \id_stage|rf|register[29][29]~q  & ( !\id_stage|rf|register[25][29]~DUPLICATE_q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// (\id_stage|rf|register[17][29]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[21][29]~q ))))) # (\inst_reg|inst [19] & (\inst_reg|inst [18])) ) ) ) # ( !\id_stage|rf|register[29][29]~q  & ( !\id_stage|rf|register[25][29]~DUPLICATE_q  & ( 
// (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[17][29]~q )) # (\inst_reg|inst [18] & ((\id_stage|rf|register[21][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[17][29]~q ),
	.datad(!\id_stage|rf|register[21][29]~q ),
	.datae(!\id_stage|rf|register[29][29]~q ),
	.dataf(!\id_stage|rf|register[25][29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \id_stage|forwarding_db|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \id_stage|rf|register[20][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \id_stage|rf|register[16][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \id_stage|rf|register[28][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N33
cyclonev_lcell_comb \id_stage|rf|register[24][29]~feeder (
// Equation(s):
// \id_stage|rf|register[24][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[24][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[24][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[24][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[24][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N35
dffeas \id_stage|rf|register[24][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~0_combout  = ( \id_stage|rf|register[28][29]~q  & ( \id_stage|rf|register[24][29]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[16][29]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[20][29]~q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[28][29]~q  & ( \id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[16][29]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[20][29]~q 
// )))) # (\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[28][29]~q  & ( !\id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[16][29]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[20][29]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[28][29]~q  & ( !\id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[16][29]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[20][29]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[20][29]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[16][29]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[28][29]~q ),
	.dataf(!\id_stage|rf|register[24][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~0 .lut_mask = 64'h0C440C773F443F77;
defparam \id_stage|forwarding_db|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \id_stage|rf|register[31][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \id_stage|rf|register[27][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N57
cyclonev_lcell_comb \id_stage|rf|register[19][29]~feeder (
// Equation(s):
// \id_stage|rf|register[19][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y20_N58
dffeas \id_stage|rf|register[19][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \id_stage|rf|register[23][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N21
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~3_combout  = ( \id_stage|rf|register[19][29]~q  & ( \id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[27][29]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[31][29]~q ))) ) ) ) # ( !\id_stage|rf|register[19][29]~q  & ( \id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [18] & (\inst_reg|inst [19] & ((\id_stage|rf|register[27][29]~q )))) # (\inst_reg|inst [18] & ((!\inst_reg|inst 
// [19]) # ((\id_stage|rf|register[31][29]~q )))) ) ) ) # ( \id_stage|rf|register[19][29]~q  & ( !\id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # ((\id_stage|rf|register[27][29]~q )))) # (\inst_reg|inst [18] & 
// (\inst_reg|inst [19] & (\id_stage|rf|register[31][29]~q ))) ) ) ) # ( !\id_stage|rf|register[19][29]~q  & ( !\id_stage|rf|register[23][29]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[27][29]~q ))) # (\inst_reg|inst [18] 
// & (\id_stage|rf|register[31][29]~q )))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[31][29]~q ),
	.datad(!\id_stage|rf|register[27][29]~q ),
	.datae(!\id_stage|rf|register[19][29]~q ),
	.dataf(!\id_stage|rf|register[23][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_db|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~4_combout  = ( \id_stage|forwarding_db|Mux2~0_combout  & ( \id_stage|forwarding_db|Mux2~3_combout  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux2~2_combout )))) # (\inst_reg|inst [16] & 
// (((\id_stage|forwarding_db|Mux2~1_combout )) # (\inst_reg|inst [17]))) ) ) ) # ( !\id_stage|forwarding_db|Mux2~0_combout  & ( \id_stage|forwarding_db|Mux2~3_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux2~2_combout ))) # (\inst_reg|inst [16] & (((\id_stage|forwarding_db|Mux2~1_combout )) # (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|forwarding_db|Mux2~0_combout  & ( !\id_stage|forwarding_db|Mux2~3_combout  & ( (!\inst_reg|inst 
// [16] & ((!\inst_reg|inst [17]) # ((\id_stage|forwarding_db|Mux2~2_combout )))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux2~1_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux2~0_combout  & ( 
// !\id_stage|forwarding_db|Mux2~3_combout  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux2~2_combout ))) # (\inst_reg|inst [16] & (!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux2~1_combout )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|forwarding_db|Mux2~2_combout ),
	.datad(!\id_stage|forwarding_db|Mux2~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux2~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \id_stage|forwarding_db|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N50
dffeas \id_stage|rf|register[11][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N59
dffeas \id_stage|rf|register[9][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N2
dffeas \id_stage|rf|register[10][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \id_stage|rf|register[8][29]~feeder (
// Equation(s):
// \id_stage|rf|register[8][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[8][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y18_N20
dffeas \id_stage|rf|register[8][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~7_combout  = ( \id_stage|rf|register[10][29]~q  & ( \id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][29]~q ))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][29]~q ))) ) ) ) # ( !\id_stage|rf|register[10][29]~q  & ( \id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [16] & (!\inst_reg|inst [17])) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[9][29]~q ))) 
// # (\inst_reg|inst [17] & (\id_stage|rf|register[11][29]~q )))) ) ) ) # ( \id_stage|rf|register[10][29]~q  & ( !\id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [16] & (\inst_reg|inst [17])) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[9][29]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][29]~q )))) ) ) ) # ( !\id_stage|rf|register[10][29]~q  & ( !\id_stage|rf|register[8][29]~q  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|rf|register[9][29]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[11][29]~q )))) ) ) )

	.dataa(!\inst_reg|inst [16]),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[11][29]~q ),
	.datad(!\id_stage|rf|register[9][29]~q ),
	.datae(!\id_stage|rf|register[10][29]~q ),
	.dataf(!\id_stage|rf|register[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~7 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_db|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \id_stage|rf|register[2][29]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][29]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N44
dffeas \id_stage|rf|register[1][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N37
dffeas \id_stage|rf|register[3][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N53
dffeas \id_stage|rf|register[6][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \id_stage|rf|register[4][29]~feeder (
// Equation(s):
// \id_stage|rf|register[4][29]~feeder_combout  = ( \wb_stage|y[29]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][29]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N44
dffeas \id_stage|rf|register[4][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N44
dffeas \id_stage|rf|register[7][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N34
dffeas \id_stage|rf|register[5][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~5_combout  = ( \inst_reg|inst [17] & ( \id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[6][29]~q )) # (\inst_reg|inst [16] & ((\id_stage|rf|register[7][29]~q ))) ) ) ) # ( !\inst_reg|inst [17] 
// & ( \id_stage|rf|register[5][29]~q  & ( (\id_stage|rf|register[4][29]~q ) # (\inst_reg|inst [16]) ) ) ) # ( \inst_reg|inst [17] & ( !\id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [16] & (\id_stage|rf|register[6][29]~q )) # (\inst_reg|inst [16] & 
// ((\id_stage|rf|register[7][29]~q ))) ) ) ) # ( !\inst_reg|inst [17] & ( !\id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [16] & \id_stage|rf|register[4][29]~q ) ) ) )

	.dataa(!\id_stage|rf|register[6][29]~q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[4][29]~q ),
	.datad(!\id_stage|rf|register[7][29]~q ),
	.datae(!\inst_reg|inst [17]),
	.dataf(!\id_stage|rf|register[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~5 .lut_mask = 64'h0C0C44773F3F4477;
defparam \id_stage|forwarding_db|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~6_combout  = ( \id_stage|rf|register[3][29]~q  & ( \id_stage|forwarding_db|Mux2~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # 
// (\id_stage|rf|register[2][29]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][29]~q ) # (\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( !\id_stage|rf|register[3][29]~q  & ( 
// \id_stage|forwarding_db|Mux2~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][29]~DUPLICATE_q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// (((!\id_stage|forwarding_db|Mux17~4_combout  & \id_stage|rf|register[1][29]~q )))) ) ) ) # ( \id_stage|rf|register[3][29]~q  & ( !\id_stage|forwarding_db|Mux2~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[2][29]~DUPLICATE_q  & (\id_stage|forwarding_db|Mux17~4_combout ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[1][29]~q ) # (\id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( 
// !\id_stage|rf|register[3][29]~q  & ( !\id_stage|forwarding_db|Mux2~5_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][29]~DUPLICATE_q  & (\id_stage|forwarding_db|Mux17~4_combout ))) # 
// (\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout  & \id_stage|rf|register[1][29]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[2][29]~DUPLICATE_q ),
	.datab(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datad(!\id_stage|rf|register[1][29]~q ),
	.datae(!\id_stage|rf|register[3][29]~q ),
	.dataf(!\id_stage|forwarding_db|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~6 .lut_mask = 64'h04340737C4F4C7F7;
defparam \id_stage|forwarding_db|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~11_combout  = ( \id_stage|forwarding_db|Mux2~7_combout  & ( \id_stage|forwarding_db|Mux2~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux2~4_combout ) # 
// (\id_stage|forwarding_db|Mux17~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (((!\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux2~8_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux2~7_combout  & ( 
// \id_stage|forwarding_db|Mux2~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((\id_stage|forwarding_db|Mux2~4_combout ) # (\id_stage|forwarding_db|Mux17~5_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux2~8_combout  & (\id_stage|forwarding_db|Mux17~5_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux2~7_combout  & ( !\id_stage|forwarding_db|Mux2~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & 
// (((!\id_stage|forwarding_db|Mux17~5_combout  & \id_stage|forwarding_db|Mux2~4_combout )))) # (\id_stage|forwarding_db|Mux17~6_combout  & (((!\id_stage|forwarding_db|Mux17~5_combout )) # (\id_stage|forwarding_db|Mux2~8_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux2~7_combout  & ( !\id_stage|forwarding_db|Mux2~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout  & (((!\id_stage|forwarding_db|Mux17~5_combout  & \id_stage|forwarding_db|Mux2~4_combout )))) # 
// (\id_stage|forwarding_db|Mux17~6_combout  & (\id_stage|forwarding_db|Mux2~8_combout  & (\id_stage|forwarding_db|Mux17~5_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datab(!\id_stage|forwarding_db|Mux2~8_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datad(!\id_stage|forwarding_db|Mux2~4_combout ),
	.datae(!\id_stage|forwarding_db|Mux2~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~11 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \id_stage|forwarding_db|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~12_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux2~11_combout  ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux2~11_combout  & ( \em_reg|malu [29] ) ) ) # 
// ( !\id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux2~11_combout  & ( \em_reg|malu [29] ) ) )

	.dataa(!\em_reg|malu [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~12 .lut_mask = 64'h555500005555FFFF;
defparam \id_stage|forwarding_db|Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~9_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( \id_stage|forwarding_db|Mux2~12_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (!\id_stage|forwarding_db|Mux17~7_combout  & 
// ((!\em_reg|malu [7])))) # (\id_stage|forwarding_db|Mux17~0_combout  & (((\id_stage|forwarding_db|Mux17~1_combout )) # (\id_stage|forwarding_db|Mux17~7_combout ))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( 
// \id_stage|forwarding_db|Mux2~12_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & ((\id_stage|forwarding_db|Mux17~1_combout ) # (\id_stage|forwarding_db|Mux17~7_combout ))) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( 
// !\id_stage|forwarding_db|Mux2~12_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (!\id_stage|forwarding_db|Mux17~7_combout  & !\em_reg|malu [7])) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~7_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datad(!\em_reg|malu [7]),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\id_stage|forwarding_db|Mux2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~9 .lut_mask = 64'h0000880015159D15;
defparam \id_stage|forwarding_db|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux2~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux2~10_combout  = ((\exe_stage|call_sub|y[29]~180_combout  & \id_stage|forwarding_db|Mux31~1_combout )) # (\id_stage|forwarding_db|Mux2~9_combout )

	.dataa(!\exe_stage|call_sub|y[29]~180_combout ),
	.datab(!\id_stage|forwarding_db|Mux2~9_combout ),
	.datac(gnd),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux2~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux2~10 .lut_mask = 64'h3377337733773377;
defparam \id_stage|forwarding_db|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N47
dffeas \de_reg|eb[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[29] .is_wysiwyg = "true";
defparam \de_reg|eb[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \exe_stage|alu_b|y[29]~20 (
// Equation(s):
// \exe_stage|alu_b|y[29]~20_combout  = ( \de_reg|eb [29] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) # ( !\de_reg|eb [29] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [16]) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(!\de_reg|eimm [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|eb [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[29]~20 .extended_lut = "off";
defparam \exe_stage|alu_b|y[29]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \exe_stage|alu_b|y[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~179 (
// Equation(s):
// \exe_stage|call_sub|y[29]~179_combout  = ( \de_reg|ea [29] & ( ((\exe_stage|alu_b|y[29]~20_combout  & \exe_stage|call_sub|y[4]~38_combout )) # (\exe_stage|call_sub|y[8]~66_combout ) ) ) # ( !\de_reg|ea [29] & ( (\exe_stage|alu_b|y[29]~20_combout  & 
// \exe_stage|call_sub|y[8]~66_combout ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[29]~20_combout ),
	.datac(!\exe_stage|call_sub|y[8]~66_combout ),
	.datad(!\exe_stage|call_sub|y[4]~38_combout ),
	.datae(gnd),
	.dataf(!\de_reg|ea [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~179 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~179 .lut_mask = 64'h030303030F3F0F3F;
defparam \exe_stage|call_sub|y[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~177 (
// Equation(s):
// \exe_stage|call_sub|y[29]~177_combout  = ( \exe_stage|alu_b|y[13]~7_combout  & ( (!\exe_stage|alu_b|y[29]~20_combout  $ (!\de_reg|ea [29])) # (\de_reg|ealuc [2]) ) ) # ( !\exe_stage|alu_b|y[13]~7_combout  & ( (!\de_reg|ealuc [2] & 
// (!\exe_stage|alu_b|y[29]~20_combout  $ (!\de_reg|ea [29]))) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[29]~20_combout ),
	.datac(!\de_reg|ea [29]),
	.datad(!\de_reg|ealuc [2]),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~177 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~177 .lut_mask = 64'h3C003C003CFF3CFF;
defparam \exe_stage|call_sub|y[29]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \exe_stage|call_sub|y[17]~172 (
// Equation(s):
// \exe_stage|call_sub|y[17]~172_combout  = ( !\exe_stage|agorithm_logic_unit|Mux0~0_combout  & ( (\exe_stage|alu_b|y[31]~15_combout  & (\de_reg|ealuc [2] & \de_reg|ealuc [3])) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[31]~15_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ealuc [3]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[17]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[17]~172 .extended_lut = "off";
defparam \exe_stage|call_sub|y[17]~172 .lut_mask = 64'h0003000300000000;
defparam \exe_stage|call_sub|y[17]~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~175 (
// Equation(s):
// \exe_stage|call_sub|y[29]~175_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & 
// (((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) # (\exe_stage|call_sub|y[30]~164_combout  & (((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout )))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & 
// (((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ))) # (\exe_stage|call_sub|y[30]~164_combout  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout  & ( (!\exe_stage|call_sub|y[30]~164_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout  & ((!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) # (\exe_stage|call_sub|y[30]~164_combout  & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~1_combout )))) ) ) )

	.dataa(!\exe_stage|call_sub|y[30]~164_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~65_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~71_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~72_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~175 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~175 .lut_mask = 64'h220522AF770577AF;
defparam \exe_stage|call_sub|y[29]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~176 (
// Equation(s):
// \exe_stage|call_sub|y[29]~176_combout  = ( \de_reg|ea [4] & ( \exe_stage|call_sub|y[29]~175_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & (\de_reg|ealuc [3] & !\de_reg|ealuc [2])) ) ) ) # ( !\de_reg|ea [4] & ( 
// \exe_stage|call_sub|y[29]~175_combout  & ( (!\de_reg|ealuc [3] & (((\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & !\de_reg|ealuc [2])))) # (\de_reg|ealuc [3] & (\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & ((!\de_reg|ealuc [2]) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) ) ) ) # ( \de_reg|ea [4] & ( !\exe_stage|call_sub|y[29]~175_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & (\de_reg|ealuc [3] & !\de_reg|ealuc [2])) ) ) ) # ( !\de_reg|ea 
// [4] & ( !\exe_stage|call_sub|y[29]~175_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout  & (\de_reg|ealuc [3] & ((!\de_reg|ealuc [2]) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~59_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\de_reg|ealuc [2]),
	.datae(!\de_reg|ea [4]),
	.dataf(!\exe_stage|call_sub|y[29]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~176 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~176 .lut_mask = 64'h0501050035010500;
defparam \exe_stage|call_sub|y[29]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~173 (
// Equation(s):
// \exe_stage|call_sub|y[29]~173_combout  = ( \de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ealuc [3] & !\de_reg|ea [4]) ) ) ) # ( !\de_reg|ealuc [2] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( 
// (!\de_reg|ealuc [3] & \de_reg|ea [4]) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(gnd),
	.datac(!\de_reg|ea [4]),
	.datad(gnd),
	.datae(!\de_reg|ealuc [2]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~173 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~173 .lut_mask = 64'h000000000A0AA0A0;
defparam \exe_stage|call_sub|y[29]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N9
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~174 (
// Equation(s):
// \exe_stage|call_sub|y[29]~174_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( (\exe_stage|call_sub|y[29]~173_combout  & ((!\exe_stage|agorithm_logic_unit|Mux0~0_combout ) # ((\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & 
// \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout )))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout  & ( (\exe_stage|call_sub|y[29]~173_combout  & (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ))) ) )

	.dataa(!\exe_stage|call_sub|y[29]~173_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight0~1_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~174 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~174 .lut_mask = 64'h0001000144454445;
defparam \exe_stage|call_sub|y[29]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~178 (
// Equation(s):
// \exe_stage|call_sub|y[29]~178_combout  = ( \exe_stage|call_sub|y[29]~176_combout  & ( \exe_stage|call_sub|y[29]~174_combout  & ( (!\de_reg|ealuc [0] & (((!\exe_stage|call_sub|y[29]~177_combout )))) # (\de_reg|ealuc [0] & 
// (\exe_stage|call_sub|y[17]~98_combout  & ((!\exe_stage|call_sub|y[17]~172_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[29]~176_combout  & ( \exe_stage|call_sub|y[29]~174_combout  & ( (!\de_reg|ealuc [0] & (((!\exe_stage|call_sub|y[29]~177_combout )))) # 
// (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[17]~98_combout  & ((!\exe_stage|call_sub|y[17]~172_combout )))) ) ) ) # ( \exe_stage|call_sub|y[29]~176_combout  & ( !\exe_stage|call_sub|y[29]~174_combout  & ( (!\de_reg|ealuc [0] & 
// (((!\exe_stage|call_sub|y[29]~177_combout )))) # (\de_reg|ealuc [0] & (\exe_stage|call_sub|y[17]~98_combout  & ((!\exe_stage|call_sub|y[17]~172_combout )))) ) ) ) # ( !\exe_stage|call_sub|y[29]~176_combout  & ( !\exe_stage|call_sub|y[29]~174_combout  & ( 
// (!\de_reg|ealuc [0] & (!\exe_stage|call_sub|y[29]~177_combout )) # (\de_reg|ealuc [0] & ((!\exe_stage|call_sub|y[17]~172_combout ))) ) ) )

	.dataa(!\exe_stage|call_sub|y[17]~98_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|call_sub|y[29]~177_combout ),
	.datad(!\exe_stage|call_sub|y[17]~172_combout ),
	.datae(!\exe_stage|call_sub|y[29]~176_combout ),
	.dataf(!\exe_stage|call_sub|y[29]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~178 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~178 .lut_mask = 64'hF3C0D1C0D1C0D1C0;
defparam \exe_stage|call_sub|y[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[29]~180 (
// Equation(s):
// \exe_stage|call_sub|y[29]~180_combout  = ( \exe_stage|call_sub|y[29]~178_combout  & ( \exe_stage|agorithm_logic_unit|Add0~127_sumout  & ( ((!\exe_stage|call_sub|y[6]~33_combout  & (\exe_stage|call_sub|y[6]~32_combout  & !\de_reg|ejal~q ))) # 
// (\exe_stage|call_sub|y[29]~179_combout ) ) ) ) # ( !\exe_stage|call_sub|y[29]~178_combout  & ( \exe_stage|agorithm_logic_unit|Add0~127_sumout  & ( ((!\exe_stage|call_sub|y[6]~33_combout  & !\de_reg|ejal~q )) # (\exe_stage|call_sub|y[29]~179_combout ) ) ) 
// ) # ( \exe_stage|call_sub|y[29]~178_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~127_sumout  & ( \exe_stage|call_sub|y[29]~179_combout  ) ) ) # ( !\exe_stage|call_sub|y[29]~178_combout  & ( !\exe_stage|agorithm_logic_unit|Add0~127_sumout  & ( 
// ((!\exe_stage|call_sub|y[6]~33_combout  & (!\exe_stage|call_sub|y[6]~32_combout  & !\de_reg|ejal~q ))) # (\exe_stage|call_sub|y[29]~179_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[6]~33_combout ),
	.datab(!\exe_stage|call_sub|y[29]~179_combout ),
	.datac(!\exe_stage|call_sub|y[6]~32_combout ),
	.datad(!\de_reg|ejal~q ),
	.datae(!\exe_stage|call_sub|y[29]~178_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~127_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[29]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[29]~180 .extended_lut = "off";
defparam \exe_stage|call_sub|y[29]~180 .lut_mask = 64'hB3333333BB333B33;
defparam \exe_stage|call_sub|y[29]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~8_combout  = ( \id_stage|rf|register[14][29]~q  & ( \id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[15][29]~q ))) ) ) ) # ( !\id_stage|rf|register[14][29]~q  & ( \id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][29]~q 
// ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][29]~q )))) ) ) ) # ( \id_stage|rf|register[14][29]~q  & ( !\id_stage|rf|register[12][29]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][29]~q )))) ) ) ) # ( !\id_stage|rf|register[14][29]~q  & ( !\id_stage|rf|register[12][29]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[13][29]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[15][29]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[15][29]~q ),
	.datad(!\id_stage|rf|register[13][29]~q ),
	.datae(!\id_stage|rf|register[14][29]~q ),
	.dataf(!\id_stage|rf|register[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~8 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~7_combout  = ( \id_stage|rf|register[10][29]~q  & ( \id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][29]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][29]~q )))) ) ) ) # ( !\id_stage|rf|register[10][29]~q  & ( \id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[9][29]~q )))) # (\inst_reg|inst [22] & (\inst_reg|inst 
// [21] & ((\id_stage|rf|register[11][29]~q )))) ) ) ) # ( \id_stage|rf|register[10][29]~q  & ( !\id_stage|rf|register[8][29]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|rf|register[9][29]~q ))) # (\inst_reg|inst [22] & ((!\inst_reg|inst 
// [21]) # ((\id_stage|rf|register[11][29]~q )))) ) ) ) # ( !\id_stage|rf|register[10][29]~q  & ( !\id_stage|rf|register[8][29]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][29]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[9][29]~q ),
	.datad(!\id_stage|rf|register[11][29]~q ),
	.datae(!\id_stage|rf|register[10][29]~q ),
	.dataf(!\id_stage|rf|register[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N22
dffeas \id_stage|rf|register[2][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~5_combout  = ( \id_stage|rf|register[4][29]~q  & ( \id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[6][29]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[7][29]~q )))) ) ) ) # ( !\id_stage|rf|register[4][29]~q  & ( \id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[6][29]~q ))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # 
// ((\id_stage|rf|register[7][29]~q )))) ) ) ) # ( \id_stage|rf|register[4][29]~q  & ( !\id_stage|rf|register[5][29]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[6][29]~q )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] 
// & ((\id_stage|rf|register[7][29]~q )))) ) ) ) # ( !\id_stage|rf|register[4][29]~q  & ( !\id_stage|rf|register[5][29]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[6][29]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[7][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[6][29]~q ),
	.datad(!\id_stage|rf|register[7][29]~q ),
	.datae(!\id_stage|rf|register[4][29]~q ),
	.dataf(!\id_stage|rf|register[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~6_combout  = ( \id_stage|rf|register[1][29]~q  & ( \id_stage|forwarding_da|Mux2~5_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][29]~q ))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][29]~q ))) ) ) ) # ( !\id_stage|rf|register[1][29]~q  & ( \id_stage|forwarding_da|Mux2~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][29]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][29]~q ))) ) ) ) # ( \id_stage|rf|register[1][29]~q  & 
// ( !\id_stage|forwarding_da|Mux2~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[2][29]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[3][29]~q )))) ) ) ) # ( !\id_stage|rf|register[1][29]~q  & ( !\id_stage|forwarding_da|Mux2~5_combout  & ( (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][29]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][29]~q )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[3][29]~q ),
	.datad(!\id_stage|rf|register[2][29]~q ),
	.datae(!\id_stage|rf|register[1][29]~q ),
	.dataf(!\id_stage|forwarding_da|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~2_combout  = ( \id_stage|rf|register[26][29]~q  & ( \id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][29]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][29]~q )))) ) ) ) # ( !\id_stage|rf|register[26][29]~q  & ( \id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[22][29]~q )))) # (\inst_reg|inst [24] & (\inst_reg|inst 
// [23] & ((\id_stage|rf|register[30][29]~q )))) ) ) ) # ( \id_stage|rf|register[26][29]~q  & ( !\id_stage|rf|register[18][29]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23] & (\id_stage|rf|register[22][29]~q ))) # (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[30][29]~q )))) ) ) ) # ( !\id_stage|rf|register[26][29]~q  & ( !\id_stage|rf|register[18][29]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][29]~q )) # (\inst_reg|inst 
// [24] & ((\id_stage|rf|register[30][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[22][29]~q ),
	.datad(!\id_stage|rf|register[30][29]~q ),
	.datae(!\id_stage|rf|register[26][29]~q ),
	.dataf(!\id_stage|rf|register[18][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~3_combout  = ( \id_stage|rf|register[19][29]~q  & ( \id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][29]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][29]~q ))) ) ) ) # ( !\id_stage|rf|register[19][29]~q  & ( \id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[27][29]~q )))) # (\inst_reg|inst [23] & ((!\inst_reg|inst 
// [24]) # ((\id_stage|rf|register[31][29]~q )))) ) ) ) # ( \id_stage|rf|register[19][29]~q  & ( !\id_stage|rf|register[23][29]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[27][29]~q )))) # (\inst_reg|inst [23] & 
// (\inst_reg|inst [24] & (\id_stage|rf|register[31][29]~q ))) ) ) ) # ( !\id_stage|rf|register[19][29]~q  & ( !\id_stage|rf|register[23][29]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][29]~q ))) # (\inst_reg|inst [23] 
// & (\id_stage|rf|register[31][29]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[31][29]~q ),
	.datad(!\id_stage|rf|register[27][29]~q ),
	.datae(!\id_stage|rf|register[19][29]~q ),
	.dataf(!\id_stage|rf|register[23][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N32
dffeas \id_stage|rf|register[16][29]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][29]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~0_combout  = ( \id_stage|rf|register[28][29]~q  & ( \id_stage|rf|register[24][29]~q  & ( ((!\inst_reg|inst [23] & (\id_stage|rf|register[16][29]~DUPLICATE_q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[20][29]~q )))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[28][29]~q  & ( \id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[16][29]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24] & 
// \id_stage|rf|register[20][29]~q )))) ) ) ) # ( \id_stage|rf|register[28][29]~q  & ( !\id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[16][29]~DUPLICATE_q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[20][29]~q ) # (\inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[28][29]~q  & ( !\id_stage|rf|register[24][29]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[16][29]~DUPLICATE_q )) # 
// (\inst_reg|inst [23] & ((\id_stage|rf|register[20][29]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[16][29]~DUPLICATE_q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[20][29]~q ),
	.datae(!\id_stage|rf|register[28][29]~q ),
	.dataf(!\id_stage|rf|register[24][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \id_stage|forwarding_da|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N14
dffeas \id_stage|rf|register[29][29]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[29]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][29]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N59
dffeas \id_stage|rf|register[25][29] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][29] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~1_combout  = ( \id_stage|rf|register[17][29]~q  & ( \id_stage|rf|register[25][29]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][29]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][29]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[17][29]~q  & ( \id_stage|rf|register[25][29]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[21][29]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][29]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[17][29]~q  & ( !\id_stage|rf|register[25][29]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][29]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][29]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[17][29]~q  & ( !\id_stage|rf|register[25][29]~q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][29]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][29]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[29][29]~DUPLICATE_q ),
	.datac(!\id_stage|rf|register[21][29]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[17][29]~q ),
	.dataf(!\id_stage|rf|register[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~4_combout  = ( \id_stage|forwarding_da|Mux2~0_combout  & ( \id_stage|forwarding_da|Mux2~1_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux2~2_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux2~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux2~0_combout  & ( \id_stage|forwarding_da|Mux2~1_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux2~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux2~3_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux2~0_combout  & ( !\id_stage|forwarding_da|Mux2~1_combout  & ( (!\inst_reg|inst [22] & (!\inst_reg|inst 
// [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux2~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux2~3_combout ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux2~0_combout  & ( 
// !\id_stage|forwarding_da|Mux2~1_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux2~2_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux2~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux2~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux2~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux2~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~11_combout  = ( \id_stage|forwarding_da|Mux2~6_combout  & ( \id_stage|forwarding_da|Mux2~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux2~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux2~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux2~6_combout  & ( \id_stage|forwarding_da|Mux2~4_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux2~7_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux2~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux2~6_combout  & ( !\id_stage|forwarding_da|Mux2~4_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (((\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux2~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux2~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux2~6_combout  & ( !\id_stage|forwarding_da|Mux2~4_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux2~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux2~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux2~8_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datad(!\id_stage|forwarding_da|Mux2~7_combout ),
	.datae(!\id_stage|forwarding_da|Mux2~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~11 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~12_combout  = ( \id_stage|forwarding_da|Mux12~1_combout  & ( \id_stage|forwarding_da|Mux2~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux12~1_combout  & ( \id_stage|forwarding_da|Mux2~11_combout  & ( \em_reg|malu [29] ) ) ) # 
// ( !\id_stage|forwarding_da|Mux12~1_combout  & ( !\id_stage|forwarding_da|Mux2~11_combout  & ( \em_reg|malu [29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em_reg|malu [29]),
	.datae(!\id_stage|forwarding_da|Mux12~1_combout ),
	.dataf(!\id_stage|forwarding_da|Mux2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~12 .lut_mask = 64'h00FF000000FFFFFF;
defparam \id_stage|forwarding_da|Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~9_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( \id_stage|forwarding_da|Mux2~12_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (!\em_reg|malu [7] & 
// ((\id_stage|forwarding_da|Mux12~2_combout )))) # (\id_stage|forwarding_da|Mux12~0_combout  & (((!\id_stage|forwarding_da|Mux12~2_combout ) # (\id_stage|forwarding_da|Mux12~1_combout )))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a 
// [29] & ( \id_stage|forwarding_da|Mux2~12_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|forwarding_da|Mux12~2_combout ) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a 
// [29] & ( !\id_stage|forwarding_da|Mux2~12_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_da|Mux12~0_combout  & \id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\id_stage|forwarding_da|Mux2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~9 .lut_mask = 64'h000000A00F030FA3;
defparam \id_stage|forwarding_da|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux2~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux2~10_combout  = ( \id_stage|forwarding_da|Mux2~9_combout  ) # ( !\id_stage|forwarding_da|Mux2~9_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & \exe_stage|call_sub|y[29]~180_combout ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\exe_stage|call_sub|y[29]~180_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux2~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux2~10 .lut_mask = 64'h00550055FFFFFFFF;
defparam \id_stage|forwarding_da|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N32
dffeas \de_reg|ea[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [29]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[29] .is_wysiwyg = "true";
defparam \de_reg|ea[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N56
dffeas \de_reg|ea[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [31]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[31] .is_wysiwyg = "true";
defparam \de_reg|ea[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout  = ( !\de_reg|ea [31] & ( (!\de_reg|ea [29] & !\de_reg|ea [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ea [29]),
	.datad(!\de_reg|ea [30]),
	.datae(gnd),
	.dataf(!\de_reg|ea [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~0 .lut_mask = 64'hF000F00000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout  = ( !\de_reg|ea [23] & ( !\de_reg|ea [26] & ( (!\de_reg|ea [27] & (!\de_reg|ea [24] & (!\de_reg|ea [28] & !\de_reg|ea [25]))) ) ) )

	.dataa(!\de_reg|ea [27]),
	.datab(!\de_reg|ea [24]),
	.datac(!\de_reg|ea [28]),
	.datad(!\de_reg|ea [25]),
	.datae(!\de_reg|ea [23]),
	.dataf(!\de_reg|ea [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~1 .lut_mask = 64'h8000000000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout  = ( !\de_reg|ea [17] & ( !\de_reg|ea [21] & ( (!\de_reg|ea [20] & (!\de_reg|ea [22] & (!\de_reg|ea [18] & !\de_reg|ea [19]))) ) ) )

	.dataa(!\de_reg|ea [20]),
	.datab(!\de_reg|ea [22]),
	.datac(!\de_reg|ea [18]),
	.datad(!\de_reg|ea [19]),
	.datae(!\de_reg|ea [17]),
	.dataf(!\de_reg|ea [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~2 .lut_mask = 64'h8000000000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N54
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout  = ( !\de_reg|ea [13] & ( !\de_reg|ea [11] & ( (!\de_reg|ea [14] & (!\de_reg|ea [16] & (!\de_reg|ea [12] & !\de_reg|ea [15]))) ) ) )

	.dataa(!\de_reg|ea [14]),
	.datab(!\de_reg|ea [16]),
	.datac(!\de_reg|ea [12]),
	.datad(!\de_reg|ea [15]),
	.datae(!\de_reg|ea [13]),
	.dataf(!\de_reg|ea [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~4 .lut_mask = 64'h8000000000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout ))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~5 .lut_mask = 64'h0000000000010001;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~3 (
// Equation(s):
// \exe_stage|call_sub|y[1]~3_combout  = ( \exe_stage|call_sub|y[1]~2_combout  & ( (\de_reg|ealuc [2] & (\de_reg|ealuc [0] & (!\de_reg|ea [4] & \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ))) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\de_reg|ea [4]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~3 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~3 .lut_mask = 64'h0000000000100010;
defparam \exe_stage|call_sub|y[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \exe_stage|call_sub|y[3]~25 (
// Equation(s):
// \exe_stage|call_sub|y[3]~25_combout  = ( \exe_stage|call_sub|y[3]~21_combout  & ( \exe_stage|call_sub|y[3]~23_combout  & ( (\exe_stage|call_sub|y[3]~24_combout ) # (\exe_stage|call_sub|y[1]~3_combout ) ) ) ) # ( !\exe_stage|call_sub|y[3]~21_combout  & ( 
// \exe_stage|call_sub|y[3]~23_combout  & ( \exe_stage|call_sub|y[3]~24_combout  ) ) ) # ( \exe_stage|call_sub|y[3]~21_combout  & ( !\exe_stage|call_sub|y[3]~23_combout  & ( ((\exe_stage|call_sub|y[3]~24_combout ) # (\exe_stage|call_sub|y[1]~3_combout )) # 
// (\exe_stage|call_sub|y[1]~9_combout ) ) ) ) # ( !\exe_stage|call_sub|y[3]~21_combout  & ( !\exe_stage|call_sub|y[3]~23_combout  & ( (\exe_stage|call_sub|y[3]~24_combout ) # (\exe_stage|call_sub|y[1]~9_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~9_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[1]~3_combout ),
	.datad(!\exe_stage|call_sub|y[3]~24_combout ),
	.datae(!\exe_stage|call_sub|y[3]~21_combout ),
	.dataf(!\exe_stage|call_sub|y[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[3]~25 .extended_lut = "off";
defparam \exe_stage|call_sub|y[3]~25 .lut_mask = 64'h55FF5FFF00FF0FFF;
defparam \exe_stage|call_sub|y[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \em_reg|malu[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[3]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[3] .is_wysiwyg = "true";
defparam \em_reg|malu[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~14_combout  = ( !\id_stage|fwda [1] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [2] & ( (!\id_stage|forwarding_da|Mux12~0_combout  & ((!\em_reg|malu [7]) # 
// ((\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2])))) # (\id_stage|forwarding_da|Mux12~0_combout  & (((\em_reg|malu [2])))) ) ) ) # ( !\id_stage|fwda [1] & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\id_stage|forwarding_da|Mux12~0_combout  & (\em_reg|malu [7] & ((\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2])))) # (\id_stage|forwarding_da|Mux12~0_combout  & (((\em_reg|malu [2])))) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\em_reg|malu [2]),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [2]),
	.datae(!\id_stage|fwda [1]),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~14 .lut_mask = 64'h03530000A3F30000;
defparam \id_stage|forwarding_da|Mux29~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~9_combout  = ( \id_stage|rf|register[10][2]~q  & ( \id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][2]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][2]~q ))) ) ) ) # ( !\id_stage|rf|register[10][2]~q  & ( \id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][2]~q ))) 
// # (\inst_reg|inst [22] & (\id_stage|rf|register[11][2]~q )))) ) ) ) # ( \id_stage|rf|register[10][2]~q  & ( !\id_stage|rf|register[8][2]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][2]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][2]~q )))) ) ) ) # ( !\id_stage|rf|register[10][2]~q  & ( !\id_stage|rf|register[8][2]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][2]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][2]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][2]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[9][2]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[10][2]~q ),
	.dataf(!\id_stage|rf|register[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~9 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_da|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N59
dffeas \id_stage|rf|register[2][2]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][2]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N50
dffeas \id_stage|rf|register[3][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N44
dffeas \id_stage|rf|register[7][2] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][2] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~7_combout  = ( \id_stage|rf|register[4][2]~q  & ( \id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][2]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][2]~q ))) ) ) ) # ( !\id_stage|rf|register[4][2]~q  & ( \id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][2]~q ))) # 
// (\inst_reg|inst [22] & (\id_stage|rf|register[7][2]~q )))) ) ) ) # ( \id_stage|rf|register[4][2]~q  & ( !\id_stage|rf|register[6][2]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][2]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][2]~q )))) ) ) ) # ( !\id_stage|rf|register[4][2]~q  & ( !\id_stage|rf|register[6][2]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][2]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][2]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[7][2]~q ),
	.datac(!\id_stage|rf|register[5][2]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[4][2]~q ),
	.dataf(!\id_stage|rf|register[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~7 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \id_stage|forwarding_da|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N43
dffeas \id_stage|rf|register[1][2]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[2]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][2]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~8_combout  = ( \id_stage|forwarding_da|Mux29~7_combout  & ( \id_stage|rf|register[1][2]~DUPLICATE_q  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][2]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][2]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux29~7_combout  & ( \id_stage|rf|register[1][2]~DUPLICATE_q  & ( 
// (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][2]~DUPLICATE_q )) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][2]~q ))))) ) ) ) # ( \id_stage|forwarding_da|Mux29~7_combout  & ( !\id_stage|rf|register[1][2]~DUPLICATE_q  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[2][2]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((\id_stage|rf|register[3][2]~q ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux29~7_combout  & ( !\id_stage|rf|register[1][2]~DUPLICATE_q  & ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|rf|register[2][2]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[3][2]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|rf|register[2][2]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[3][2]~q ),
	.datae(!\id_stage|forwarding_da|Mux29~7_combout ),
	.dataf(!\id_stage|rf|register[1][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~8 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~10_combout  = ( \id_stage|rf|register[12][2]~q  & ( \id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[13][2]~q ))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[14][2]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[12][2]~q  & ( \id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[13][2]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[14][2]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[12][2]~q  & ( !\id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[13][2]~q ))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21] & \id_stage|rf|register[14][2]~q )))) ) ) ) # ( !\id_stage|rf|register[12][2]~q  & ( !\id_stage|rf|register[15][2]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[13][2]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21] & \id_stage|rf|register[14][2]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[13][2]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[14][2]~q ),
	.datae(!\id_stage|rf|register[12][2]~q ),
	.dataf(!\id_stage|rf|register[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~10 .lut_mask = 64'h0252A2F20757A7F7;
defparam \id_stage|forwarding_da|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~4_combout  = ( \id_stage|rf|register[26][2]~q  & ( \id_stage|rf|register[22][2]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[18][2]~q ))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # 
// (\id_stage|rf|register[30][2]~q )))) ) ) ) # ( !\id_stage|rf|register[26][2]~q  & ( \id_stage|rf|register[22][2]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])) # (\id_stage|rf|register[18][2]~q ))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23] 
// & \id_stage|rf|register[30][2]~q )))) ) ) ) # ( \id_stage|rf|register[26][2]~q  & ( !\id_stage|rf|register[22][2]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[18][2]~q  & (!\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (((!\inst_reg|inst [23]) 
// # (\id_stage|rf|register[30][2]~q )))) ) ) ) # ( !\id_stage|rf|register[26][2]~q  & ( !\id_stage|rf|register[22][2]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[18][2]~q  & (!\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23] 
// & \id_stage|rf|register[30][2]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[18][2]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[30][2]~q ),
	.datae(!\id_stage|rf|register[26][2]~q ),
	.dataf(!\id_stage|rf|register[22][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~4 .lut_mask = 64'h404370734C4F7C7F;
defparam \id_stage|forwarding_da|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~5_combout  = ( \id_stage|rf|register[27][2]~q  & ( \id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][2]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][2]~q ))) ) ) ) # ( !\id_stage|rf|register[27][2]~q  & ( \id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[23][2]~q )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][2]~q ))) ) ) ) # ( \id_stage|rf|register[27][2]~q  & ( !\id_stage|rf|register[19][2]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23] & ((\id_stage|rf|register[23][2]~q )))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # 
// ((\id_stage|rf|register[31][2]~q )))) ) ) ) # ( !\id_stage|rf|register[27][2]~q  & ( !\id_stage|rf|register[19][2]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][2]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][2]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[31][2]~q ),
	.datad(!\id_stage|rf|register[23][2]~q ),
	.datae(!\id_stage|rf|register[27][2]~q ),
	.dataf(!\id_stage|rf|register[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~5 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~3_combout  = ( \id_stage|rf|register[21][2]~q  & ( \id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][2]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[29][2]~q )))) ) ) ) # ( !\id_stage|rf|register[21][2]~q  & ( \id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23])) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][2]~q )) # 
// (\inst_reg|inst [23] & ((\id_stage|rf|register[29][2]~q ))))) ) ) ) # ( \id_stage|rf|register[21][2]~q  & ( !\id_stage|rf|register[17][2]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23])) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][2]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][2]~q ))))) ) ) ) # ( !\id_stage|rf|register[21][2]~q  & ( !\id_stage|rf|register[17][2]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][2]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][2]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[25][2]~q ),
	.datad(!\id_stage|rf|register[29][2]~q ),
	.datae(!\id_stage|rf|register[21][2]~q ),
	.dataf(!\id_stage|rf|register[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \id_stage|forwarding_da|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~2_combout  = ( \id_stage|rf|register[24][2]~q  & ( \id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[16][2]~q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # 
// (\id_stage|rf|register[28][2]~q )))) ) ) ) # ( !\id_stage|rf|register[24][2]~q  & ( \id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[16][2]~q  & ((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) 
// # (\id_stage|rf|register[28][2]~q )))) ) ) ) # ( \id_stage|rf|register[24][2]~q  & ( !\id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[16][2]~q ))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[28][2]~q  & \inst_reg|inst [24])))) ) ) ) # ( !\id_stage|rf|register[24][2]~q  & ( !\id_stage|rf|register[20][2]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[16][2]~q  & ((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & 
// (((\id_stage|rf|register[28][2]~q  & \inst_reg|inst [24])))) ) ) )

	.dataa(!\id_stage|rf|register[16][2]~q ),
	.datab(!\id_stage|rf|register[28][2]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[24][2]~q ),
	.dataf(!\id_stage|rf|register[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~2 .lut_mask = 64'h500350F35F035FF3;
defparam \id_stage|forwarding_da|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~6_combout  = ( \id_stage|forwarding_da|Mux29~3_combout  & ( \id_stage|forwarding_da|Mux29~2_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux29~4_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux29~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux29~3_combout  & ( \id_stage|forwarding_da|Mux29~2_combout  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux29~4_combout )))) # 
// (\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux29~5_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux29~3_combout  & ( !\id_stage|forwarding_da|Mux29~2_combout  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux29~4_combout ))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux29~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux29~3_combout  & ( !\id_stage|forwarding_da|Mux29~2_combout  & ( 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux29~4_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux29~5_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux29~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux29~5_combout ),
	.datae(!\id_stage|forwarding_da|Mux29~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_da|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~11_combout  = ( \id_stage|forwarding_da|Mux29~10_combout  & ( \id_stage|forwarding_da|Mux29~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # 
// ((\id_stage|forwarding_da|Mux29~9_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux29~8_combout )) # (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux29~10_combout  & ( 
// \id_stage|forwarding_da|Mux29~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux29~9_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux29~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux29~10_combout  & ( !\id_stage|forwarding_da|Mux29~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux29~9_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (((\id_stage|forwarding_da|Mux29~8_combout )) # (\id_stage|forwarding_da|Mux27~4_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux29~10_combout  & ( !\id_stage|forwarding_da|Mux29~6_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux29~9_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux29~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux29~9_combout ),
	.datad(!\id_stage|forwarding_da|Mux29~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux29~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~11 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_da|Mux29~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~13_combout  = ( \id_stage|forwarding_da|Mux31~12_combout  & ( \id_stage|forwarding_da|Mux29~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux31~12_combout  & ( \id_stage|forwarding_da|Mux29~11_combout  & ( 
// (((\id_stage|forwarding_da|Mux31~0_combout  & \exe_stage|call_sub|y[2]~20_combout )) # (\id_stage|forwarding_da|Mux29~14_combout )) # (\id_stage|forwarding_da|Mux29~1_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux31~12_combout  & ( 
// !\id_stage|forwarding_da|Mux29~11_combout  & ( (((\id_stage|forwarding_da|Mux31~0_combout  & \exe_stage|call_sub|y[2]~20_combout )) # (\id_stage|forwarding_da|Mux29~14_combout )) # (\id_stage|forwarding_da|Mux29~1_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux31~12_combout  & ( !\id_stage|forwarding_da|Mux29~11_combout  & ( (((\id_stage|forwarding_da|Mux31~0_combout  & \exe_stage|call_sub|y[2]~20_combout )) # (\id_stage|forwarding_da|Mux29~14_combout )) # 
// (\id_stage|forwarding_da|Mux29~1_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux29~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux29~14_combout ),
	.datad(!\exe_stage|call_sub|y[2]~20_combout ),
	.datae(!\id_stage|forwarding_da|Mux31~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux29~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~13 .lut_mask = 64'h3F7F3F7F3F7FFFFF;
defparam \id_stage|forwarding_da|Mux29~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \de_reg|ea[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux29~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [2]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[2] .is_wysiwyg = "true";
defparam \de_reg|ea[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight0~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight0~2_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( (!\de_reg|ealuimm~q  & (((\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ) # (\de_reg|ea [2])))) # (\de_reg|ealuimm~q  & 
// (\de_reg|eimm [16])) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout  & ( (!\de_reg|ealuimm~q  & (((!\de_reg|ea [2] & \exe_stage|agorithm_logic_unit|ShiftRight1~12_combout )))) # (\de_reg|ealuimm~q  & (\de_reg|eimm [16])) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ea [2]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~12_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~2 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \exe_stage|agorithm_logic_unit|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~70 (
// Equation(s):
// \exe_stage|call_sub|y[9]~70_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftRight1~54_combout  & \de_reg|ealuc [3]) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( 
// (\exe_stage|alu_b|y[31]~15_combout  & \de_reg|ealuc [3]) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(gnd),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~54_combout ),
	.datad(!\de_reg|ealuc [3]),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~70 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~70 .lut_mask = 64'h0055005500F000F0;
defparam \exe_stage|call_sub|y[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N48
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~69 (
// Equation(s):
// \exe_stage|call_sub|y[9]~69_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ea [3] & (!\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ) 
// # (\de_reg|ea [2])))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( (!\de_reg|ea [3] & (!\de_reg|ea [2] & (!\de_reg|ealuc [3] & 
// \exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ))) ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\de_reg|ea [2]),
	.datac(!\de_reg|ealuc [3]),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight1~15_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~31_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~69 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~69 .lut_mask = 64'h00000000008020A0;
defparam \exe_stage|call_sub|y[9]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~71 (
// Equation(s):
// \exe_stage|call_sub|y[9]~71_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( (!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout )) # 
// (\exe_stage|call_sub|y[8]~58_combout  & (((\exe_stage|call_sub|y[9]~69_combout ) # (\exe_stage|call_sub|y[9]~70_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( \exe_stage|call_sub|y[8]~57_combout  & ( 
// (!\exe_stage|call_sub|y[8]~58_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout )) # (\exe_stage|call_sub|y[8]~58_combout  & (((\exe_stage|call_sub|y[9]~69_combout ) # (\exe_stage|call_sub|y[9]~70_combout )))) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|ShiftRight0~0_combout  & ( !\exe_stage|call_sub|y[8]~57_combout  & ( \exe_stage|call_sub|y[8]~58_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight0~2_combout ),
	.datab(!\exe_stage|call_sub|y[9]~70_combout ),
	.datac(!\exe_stage|call_sub|y[8]~58_combout ),
	.datad(!\exe_stage|call_sub|y[9]~69_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight0~0_combout ),
	.dataf(!\exe_stage|call_sub|y[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~71 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~71 .lut_mask = 64'h00000F0F535F535F;
defparam \exe_stage|call_sub|y[9]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~1_combout  = ( \exe_stage|call_sub|y[9]~73_combout  & ( \id_stage|forwarding_db|Mux31~1_combout  & ( (!\exe_stage|call_sub|y[8]~64_combout  & (\exe_stage|call_sub|y[8]~61_combout  & (\exe_stage|call_sub|y[9]~71_combout ))) # 
// (\exe_stage|call_sub|y[8]~64_combout  & (((\exe_stage|call_sub|y[8]~61_combout  & \exe_stage|call_sub|y[9]~71_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[9]~73_combout  & ( 
// \id_stage|forwarding_db|Mux31~1_combout  ) )

	.dataa(!\exe_stage|call_sub|y[8]~64_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\exe_stage|call_sub|y[9]~71_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ),
	.datae(!\exe_stage|call_sub|y[9]~73_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~1 .lut_mask = 64'h00000000FFFF0357;
defparam \id_stage|forwarding_db|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N47
dffeas \mw_reg|walu[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[9] .is_wysiwyg = "true";
defparam \mw_reg|walu[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \wb_stage|y[9]~24 (
// Equation(s):
// \wb_stage|y[9]~24_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [9] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mw_reg|wmo [9]),
	.datad(!\mw_reg|walu [9]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[9]~24 .extended_lut = "off";
defparam \wb_stage|y[9]~24 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \wb_stage|y[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N32
dffeas \id_stage|rf|register[11][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N44
dffeas \id_stage|rf|register[8][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N38
dffeas \id_stage|rf|register[10][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N26
dffeas \id_stage|rf|register[9][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N27
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~9_combout  = ( \id_stage|rf|register[10][9]~q  & ( \id_stage|rf|register[9][9]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|rf|register[8][9]~q )))) # (\inst_reg|inst [17] & (((!\inst_reg|inst [16])) # 
// (\id_stage|rf|register[11][9]~q ))) ) ) ) # ( !\id_stage|rf|register[10][9]~q  & ( \id_stage|rf|register[9][9]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16]) # (\id_stage|rf|register[8][9]~q )))) # (\inst_reg|inst [17] & 
// (\id_stage|rf|register[11][9]~q  & ((\inst_reg|inst [16])))) ) ) ) # ( \id_stage|rf|register[10][9]~q  & ( !\id_stage|rf|register[9][9]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[8][9]~q  & !\inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((!\inst_reg|inst [16])) # (\id_stage|rf|register[11][9]~q ))) ) ) ) # ( !\id_stage|rf|register[10][9]~q  & ( !\id_stage|rf|register[9][9]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[8][9]~q  & !\inst_reg|inst [16])))) # (\inst_reg|inst [17] 
// & (\id_stage|rf|register[11][9]~q  & ((\inst_reg|inst [16])))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\id_stage|rf|register[11][9]~q ),
	.datac(!\id_stage|rf|register[8][9]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[10][9]~q ),
	.dataf(!\id_stage|rf|register[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~9 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \id_stage|forwarding_db|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N14
dffeas \id_stage|rf|register[15][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N2
dffeas \id_stage|rf|register[14][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \id_stage|rf|register[12][9]~feeder (
// Equation(s):
// \id_stage|rf|register[12][9]~feeder_combout  = \wb_stage|y[9]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_stage|y[9]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[12][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[12][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \id_stage|rf|register[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N44
dffeas \id_stage|rf|register[12][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N46
dffeas \id_stage|rf|register[13][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~10_combout  = ( \id_stage|rf|register[12][9]~q  & ( \id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][9]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[15][9]~q ))) ) ) ) # ( !\id_stage|rf|register[12][9]~q  & ( \id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[14][9]~q ))) # 
// (\inst_reg|inst [16] & (\id_stage|rf|register[15][9]~q )))) ) ) ) # ( \id_stage|rf|register[12][9]~q  & ( !\id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16])) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[14][9]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[15][9]~q )))) ) ) ) # ( !\id_stage|rf|register[12][9]~q  & ( !\id_stage|rf|register[13][9]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[14][9]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[15][9]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[15][9]~q ),
	.datad(!\id_stage|rf|register[14][9]~q ),
	.datae(!\id_stage|rf|register[12][9]~q ),
	.dataf(!\id_stage|rf|register[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~10 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_db|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N44
dffeas \id_stage|rf|register[3][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \id_stage|rf|register[1][9]~feeder (
// Equation(s):
// \id_stage|rf|register[1][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[1][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N2
dffeas \id_stage|rf|register[1][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \id_stage|rf|register[2][9]~feeder (
// Equation(s):
// \id_stage|rf|register[2][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[2][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N58
dffeas \id_stage|rf|register[2][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N50
dffeas \id_stage|rf|register[7][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N2
dffeas \id_stage|rf|register[6][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \id_stage|rf|register[5][9]~feeder (
// Equation(s):
// \id_stage|rf|register[5][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[5][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N8
dffeas \id_stage|rf|register[5][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \id_stage|rf|register[4][9]~feeder (
// Equation(s):
// \id_stage|rf|register[4][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[4][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N20
dffeas \id_stage|rf|register[4][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~7_combout  = ( \id_stage|rf|register[5][9]~q  & ( \id_stage|rf|register[4][9]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[6][9]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[7][9]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[5][9]~q  & ( \id_stage|rf|register[4][9]~q  & ( (!\inst_reg|inst [16] & (((!\inst_reg|inst [17]) # (\id_stage|rf|register[6][9]~q )))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[7][9]~DUPLICATE_q  & (\inst_reg|inst [17]))) ) ) ) # ( \id_stage|rf|register[5][9]~q  & ( !\id_stage|rf|register[4][9]~q  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17] & \id_stage|rf|register[6][9]~q )))) # (\inst_reg|inst [16] 
// & (((!\inst_reg|inst [17])) # (\id_stage|rf|register[7][9]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[5][9]~q  & ( !\id_stage|rf|register[4][9]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[6][9]~q ))) # 
// (\inst_reg|inst [16] & (\id_stage|rf|register[7][9]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[7][9]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|rf|register[6][9]~q ),
	.datae(!\id_stage|rf|register[5][9]~q ),
	.dataf(!\id_stage|rf|register[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~7 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_db|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~8_combout  = ( \id_stage|rf|register[2][9]~q  & ( \id_stage|forwarding_db|Mux22~7_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout ) # ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][9]~q ))) # 
// (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][9]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[2][9]~q  & ( \id_stage|forwarding_db|Mux22~7_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & 
// (((!\id_stage|forwarding_db|Mux17~3_combout ) # (\id_stage|rf|register[1][9]~q )))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][9]~DUPLICATE_q  & (\id_stage|forwarding_db|Mux17~3_combout ))) ) ) ) # ( 
// \id_stage|rf|register[2][9]~q  & ( !\id_stage|forwarding_db|Mux22~7_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout  & (((\id_stage|forwarding_db|Mux17~3_combout  & \id_stage|rf|register[1][9]~q )))) # (\id_stage|forwarding_db|Mux17~4_combout  & 
// (((!\id_stage|forwarding_db|Mux17~3_combout )) # (\id_stage|rf|register[3][9]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[2][9]~q  & ( !\id_stage|forwarding_db|Mux22~7_combout  & ( (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((!\id_stage|forwarding_db|Mux17~4_combout  & ((\id_stage|rf|register[1][9]~q ))) # (\id_stage|forwarding_db|Mux17~4_combout  & (\id_stage|rf|register[3][9]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datab(!\id_stage|rf|register[3][9]~DUPLICATE_q ),
	.datac(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datad(!\id_stage|rf|register[1][9]~q ),
	.datae(!\id_stage|rf|register[2][9]~q ),
	.dataf(!\id_stage|forwarding_db|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~8 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \id_stage|forwarding_db|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N2
dffeas \id_stage|rf|register[25][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N58
dffeas \id_stage|rf|register[21][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \id_stage|rf|register[29][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N4
dffeas \id_stage|rf|register[17][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~3_combout  = ( \id_stage|rf|register[29][9]~q  & ( \id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[21][9]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])) 
// # (\id_stage|rf|register[25][9]~q ))) ) ) ) # ( !\id_stage|rf|register[29][9]~q  & ( \id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18]) # (\id_stage|rf|register[21][9]~q )))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[25][9]~q  & ((!\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[29][9]~q  & ( !\id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[21][9]~q  & \inst_reg|inst [18])))) # (\inst_reg|inst [19] & 
// (((\inst_reg|inst [18])) # (\id_stage|rf|register[25][9]~q ))) ) ) ) # ( !\id_stage|rf|register[29][9]~q  & ( !\id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[21][9]~q  & \inst_reg|inst [18])))) # (\inst_reg|inst [19] 
// & (\id_stage|rf|register[25][9]~q  & ((!\inst_reg|inst [18])))) ) ) )

	.dataa(!\id_stage|rf|register[25][9]~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[21][9]~q ),
	.datad(!\inst_reg|inst [18]),
	.datae(!\id_stage|rf|register[29][9]~q ),
	.dataf(!\id_stage|rf|register[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \id_stage|forwarding_db|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N14
dffeas \id_stage|rf|register[31][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N20
dffeas \id_stage|rf|register[27][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \id_stage|rf|register[23][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N20
dffeas \id_stage|rf|register[19][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~5_combout  = ( \id_stage|rf|register[23][9]~DUPLICATE_q  & ( \id_stage|rf|register[19][9]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & ((\id_stage|rf|register[27][9]~DUPLICATE_q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[31][9]~q ))) ) ) ) # ( !\id_stage|rf|register[23][9]~DUPLICATE_q  & ( \id_stage|rf|register[19][9]~q  & ( (!\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) # (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & 
// ((\id_stage|rf|register[27][9]~DUPLICATE_q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[31][9]~q )))) ) ) ) # ( \id_stage|rf|register[23][9]~DUPLICATE_q  & ( !\id_stage|rf|register[19][9]~q  & ( (!\inst_reg|inst [19] & (((\inst_reg|inst [18])))) # 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[27][9]~DUPLICATE_q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[31][9]~q )))) ) ) ) # ( !\id_stage|rf|register[23][9]~DUPLICATE_q  & ( !\id_stage|rf|register[19][9]~q  & ( 
// (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[27][9]~DUPLICATE_q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[31][9]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[31][9]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[27][9]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[23][9]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[19][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~5 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_db|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N14
dffeas \id_stage|rf|register[22][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \id_stage|rf|register[18][9]~feeder (
// Equation(s):
// \id_stage|rf|register[18][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N16
dffeas \id_stage|rf|register[18][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N26
dffeas \id_stage|rf|register[30][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N3
cyclonev_lcell_comb \id_stage|rf|register[26][9]~feeder (
// Equation(s):
// \id_stage|rf|register[26][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[26][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[26][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[26][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[26][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N4
dffeas \id_stage|rf|register[26][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~4_combout  = ( \id_stage|rf|register[30][9]~q  & ( \id_stage|rf|register[26][9]~q  & ( ((!\inst_reg|inst [18] & ((\id_stage|rf|register[18][9]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[22][9]~q ))) # 
// (\inst_reg|inst [19]) ) ) ) # ( !\id_stage|rf|register[30][9]~q  & ( \id_stage|rf|register[26][9]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[18][9]~q ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[22][9]~q )))) # 
// (\inst_reg|inst [19] & (((!\inst_reg|inst [18])))) ) ) ) # ( \id_stage|rf|register[30][9]~q  & ( !\id_stage|rf|register[26][9]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[18][9]~q ))) # (\inst_reg|inst [18] & 
// (\id_stage|rf|register[22][9]~q )))) # (\inst_reg|inst [19] & (((\inst_reg|inst [18])))) ) ) ) # ( !\id_stage|rf|register[30][9]~q  & ( !\id_stage|rf|register[26][9]~q  & ( (!\inst_reg|inst [19] & ((!\inst_reg|inst [18] & ((\id_stage|rf|register[18][9]~q 
// ))) # (\inst_reg|inst [18] & (\id_stage|rf|register[22][9]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\id_stage|rf|register[22][9]~q ),
	.datac(!\inst_reg|inst [18]),
	.datad(!\id_stage|rf|register[18][9]~q ),
	.datae(!\id_stage|rf|register[30][9]~q ),
	.dataf(!\id_stage|rf|register[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~4 .lut_mask = 64'h02A207A752F257F7;
defparam \id_stage|forwarding_db|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N26
dffeas \id_stage|rf|register[28][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \id_stage|rf|register[16][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N59
dffeas \id_stage|rf|register[24][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \id_stage|rf|register[20][9]~feeder (
// Equation(s):
// \id_stage|rf|register[20][9]~feeder_combout  = ( \wb_stage|y[9]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[20][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[20][9]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[20][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[20][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N16
dffeas \id_stage|rf|register[20][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N42
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~2_combout  = ( \id_stage|rf|register[24][9]~q  & ( \id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[16][9]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) # 
// ((\id_stage|rf|register[28][9]~q )))) ) ) ) # ( !\id_stage|rf|register[24][9]~q  & ( \id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[16][9]~q )))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19]) 
// # ((\id_stage|rf|register[28][9]~q )))) ) ) ) # ( \id_stage|rf|register[24][9]~q  & ( !\id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [18] & (((\id_stage|rf|register[16][9]~q )) # (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] 
// & (\id_stage|rf|register[28][9]~q ))) ) ) ) # ( !\id_stage|rf|register[24][9]~q  & ( !\id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [18] & (!\inst_reg|inst [19] & ((\id_stage|rf|register[16][9]~q )))) # (\inst_reg|inst [18] & (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][9]~q ))) ) ) )

	.dataa(!\inst_reg|inst [18]),
	.datab(!\inst_reg|inst [19]),
	.datac(!\id_stage|rf|register[28][9]~q ),
	.datad(!\id_stage|rf|register[16][9]~q ),
	.datae(!\id_stage|rf|register[24][9]~q ),
	.dataf(!\id_stage|rf|register[20][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \id_stage|forwarding_db|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~6_combout  = ( \id_stage|forwarding_db|Mux22~4_combout  & ( \id_stage|forwarding_db|Mux22~2_combout  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux22~3_combout )) # (\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux22~5_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~4_combout  & ( \id_stage|forwarding_db|Mux22~2_combout  & ( (!\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|forwarding_db|Mux22~3_combout )))) # 
// (\inst_reg|inst [17] & (\inst_reg|inst [16] & ((\id_stage|forwarding_db|Mux22~5_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux22~4_combout  & ( !\id_stage|forwarding_db|Mux22~2_combout  & ( (!\inst_reg|inst [17] & (\inst_reg|inst [16] & 
// (\id_stage|forwarding_db|Mux22~3_combout ))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16]) # ((\id_stage|forwarding_db|Mux22~5_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~4_combout  & ( !\id_stage|forwarding_db|Mux22~2_combout  & ( 
// (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux22~3_combout )) # (\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux22~5_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|forwarding_db|Mux22~3_combout ),
	.datad(!\id_stage|forwarding_db|Mux22~5_combout ),
	.datae(!\id_stage|forwarding_db|Mux22~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~11_combout  = ( \id_stage|forwarding_db|Mux22~8_combout  & ( \id_stage|forwarding_db|Mux22~6_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux22~9_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux22~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~8_combout  & ( \id_stage|forwarding_db|Mux22~6_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux22~9_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & 
// ((\id_stage|forwarding_db|Mux22~10_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux22~8_combout  & ( !\id_stage|forwarding_db|Mux22~6_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux17~6_combout  & 
// (\id_stage|forwarding_db|Mux22~9_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & ((!\id_stage|forwarding_db|Mux17~6_combout ) # ((\id_stage|forwarding_db|Mux22~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~8_combout  & ( 
// !\id_stage|forwarding_db|Mux22~6_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux22~9_combout )) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux22~10_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datac(!\id_stage|forwarding_db|Mux22~9_combout ),
	.datad(!\id_stage|forwarding_db|Mux22~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux22~8_combout ),
	.dataf(!\id_stage|forwarding_db|Mux22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~11 .lut_mask = 64'h021346578A9BCEDF;
defparam \id_stage|forwarding_db|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_db|Mux22~12 (
// Equation(s):
// \id_stage|forwarding_db|Mux22~12_combout  = ( \id_stage|forwarding_db|Mux22~11_combout  & ( \mem_stage|mem_out_mux|y[9]~31_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # (((\id_stage|forwarding_db|Mux22~1_combout ) # 
// (\id_stage|forwarding_db|Mux22~0_combout )) # (\id_stage|forwarding_db|Mux17~2_combout )) ) ) ) # ( !\id_stage|forwarding_db|Mux22~11_combout  & ( \mem_stage|mem_out_mux|y[9]~31_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout ) # 
// ((\id_stage|forwarding_db|Mux22~1_combout ) # (\id_stage|forwarding_db|Mux22~0_combout )) ) ) ) # ( \id_stage|forwarding_db|Mux22~11_combout  & ( !\mem_stage|mem_out_mux|y[9]~31_combout  & ( ((\id_stage|forwarding_db|Mux22~1_combout ) # 
// (\id_stage|forwarding_db|Mux22~0_combout )) # (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux22~11_combout  & ( !\mem_stage|mem_out_mux|y[9]~31_combout  & ( (\id_stage|forwarding_db|Mux22~1_combout ) # 
// (\id_stage|forwarding_db|Mux22~0_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datac(!\id_stage|forwarding_db|Mux22~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux22~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux22~11_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux22~12 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux22~12 .lut_mask = 64'h0FFF3FFFAFFFBFFF;
defparam \id_stage|forwarding_db|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N56
dffeas \de_reg|eb[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux22~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[9] .is_wysiwyg = "true";
defparam \de_reg|eb[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N39
cyclonev_lcell_comb \exe_stage|alu_b|y[9]~11 (
// Equation(s):
// \exe_stage|alu_b|y[9]~11_combout  = ( \de_reg|eb [9] & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [9]) ) ) # ( !\de_reg|eb [9] & ( (\de_reg|ealuimm~q  & \de_reg|eimm [9]) ) )

	.dataa(!\de_reg|ealuimm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\de_reg|eimm [9]),
	.datae(gnd),
	.dataf(!\de_reg|eb [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[9]~11 .extended_lut = "off";
defparam \exe_stage|alu_b|y[9]~11 .lut_mask = 64'h00550055AAFFAAFF;
defparam \exe_stage|alu_b|y[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N36
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~72 (
// Equation(s):
// \exe_stage|call_sub|y[9]~72_combout  = ( \exe_stage|call_sub|y[4]~39_combout  & ( \exe_stage|agorithm_logic_unit|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[4]~39_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~72 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~72 .lut_mask = 64'h000000000000FFFF;
defparam \exe_stage|call_sub|y[9]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N51
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~73 (
// Equation(s):
// \exe_stage|call_sub|y[9]~73_combout  = ( \exe_stage|call_sub|y[8]~63_combout  & ( !\exe_stage|call_sub|y[9]~72_combout  & ( (!\de_reg|ea [9] & (((!\exe_stage|alu_b|y[9]~11_combout )))) # (\de_reg|ea [9] & (!\exe_stage|call_sub|y[8]~66_combout  & 
// (\exe_stage|alu_b|y[9]~11_combout  & !\exe_stage|call_sub|y[4]~38_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[8]~63_combout  & ( !\exe_stage|call_sub|y[9]~72_combout  & ( (!\de_reg|ea [9] & ((!\exe_stage|call_sub|y[8]~66_combout ) # 
// ((!\exe_stage|alu_b|y[9]~11_combout )))) # (\de_reg|ea [9] & (!\exe_stage|call_sub|y[8]~66_combout  & ((!\exe_stage|alu_b|y[9]~11_combout ) # (!\exe_stage|call_sub|y[4]~38_combout )))) ) ) )

	.dataa(!\de_reg|ea [9]),
	.datab(!\exe_stage|call_sub|y[8]~66_combout ),
	.datac(!\exe_stage|alu_b|y[9]~11_combout ),
	.datad(!\exe_stage|call_sub|y[4]~38_combout ),
	.datae(!\exe_stage|call_sub|y[8]~63_combout ),
	.dataf(!\exe_stage|call_sub|y[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~73 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~73 .lut_mask = 64'hECE8A4A000000000;
defparam \exe_stage|call_sub|y[9]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \exe_stage|call_sub|y[9]~74 (
// Equation(s):
// \exe_stage|call_sub|y[9]~74_combout  = ( \exe_stage|call_sub|y[8]~64_combout  & ( (!\exe_stage|call_sub|y[9]~73_combout ) # (((\exe_stage|call_sub|y[8]~61_combout  & \exe_stage|call_sub|y[9]~71_combout )) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout )) ) ) # ( !\exe_stage|call_sub|y[8]~64_combout  & ( (!\exe_stage|call_sub|y[9]~73_combout ) # ((\exe_stage|call_sub|y[8]~61_combout  & \exe_stage|call_sub|y[9]~71_combout )) ) )

	.dataa(!\exe_stage|call_sub|y[9]~73_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ),
	.datad(!\exe_stage|call_sub|y[9]~71_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[8]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[9]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[9]~74 .extended_lut = "off";
defparam \exe_stage|call_sub|y[9]~74 .lut_mask = 64'hAABBAABBAFBFAFBF;
defparam \exe_stage|call_sub|y[9]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N20
dffeas \em_reg|malu[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[9]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[9] .is_wysiwyg = "true";
defparam \em_reg|malu[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~0_combout  = ( !\id_stage|forwarding_da|Mux12~2_combout  & ( (!\id_stage|forwarding_da|Mux12~1_combout  & (\id_stage|forwarding_da|Mux12~0_combout  & \em_reg|malu [9])) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\em_reg|malu [9]),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~0 .lut_mask = 64'h000A000A00000000;
defparam \id_stage|forwarding_da|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~9_combout  = ( \id_stage|rf|register[10][9]~q  & ( \id_stage|rf|register[8][9]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][9]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[11][9]~q ))) ) ) ) # ( !\id_stage|rf|register[10][9]~q  & ( \id_stage|rf|register[8][9]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[9][9]~q ))) # 
// (\inst_reg|inst [22] & (\id_stage|rf|register[11][9]~q )))) ) ) ) # ( \id_stage|rf|register[10][9]~q  & ( !\id_stage|rf|register[8][9]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][9]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][9]~q )))) ) ) ) # ( !\id_stage|rf|register[10][9]~q  & ( !\id_stage|rf|register[8][9]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[9][9]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[11][9]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[11][9]~q ),
	.datad(!\id_stage|rf|register[9][9]~q ),
	.datae(!\id_stage|rf|register[10][9]~q ),
	.dataf(!\id_stage|rf|register[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~9 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N43
dffeas \id_stage|rf|register[3][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \id_stage|rf|register[6][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N49
dffeas \id_stage|rf|register[7][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~7_combout  = ( \id_stage|rf|register[6][9]~DUPLICATE_q  & ( \id_stage|rf|register[7][9]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][9]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][9]~q )))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[6][9]~DUPLICATE_q  & ( \id_stage|rf|register[7][9]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][9]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][9]~q 
// ))))) # (\inst_reg|inst [22] & (\inst_reg|inst [21])) ) ) ) # ( \id_stage|rf|register[6][9]~DUPLICATE_q  & ( !\id_stage|rf|register[7][9]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][9]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[5][9]~q ))))) # (\inst_reg|inst [22] & (!\inst_reg|inst [21])) ) ) ) # ( !\id_stage|rf|register[6][9]~DUPLICATE_q  & ( !\id_stage|rf|register[7][9]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|rf|register[4][9]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][9]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[4][9]~q ),
	.datad(!\id_stage|rf|register[5][9]~q ),
	.datae(!\id_stage|rf|register[6][9]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \id_stage|forwarding_da|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~8_combout  = ( \id_stage|rf|register[2][9]~q  & ( \id_stage|forwarding_da|Mux22~7_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][9]~q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][9]~q )))) ) ) ) # ( !\id_stage|rf|register[2][9]~q  & ( \id_stage|forwarding_da|Mux22~7_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[1][9]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[3][9]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( \id_stage|rf|register[2][9]~q  & ( 
// !\id_stage|forwarding_da|Mux22~7_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][9]~q  & ((\id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[3][9]~q )))) ) ) ) # ( !\id_stage|rf|register[2][9]~q  & ( !\id_stage|forwarding_da|Mux22~7_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][9]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][9]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[1][9]~q ),
	.datab(!\id_stage|rf|register[3][9]~q ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[2][9]~q ),
	.dataf(!\id_stage|forwarding_da|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~8 .lut_mask = 64'h00530F53F053FF53;
defparam \id_stage|forwarding_da|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~10_combout  = ( \id_stage|rf|register[12][9]~q  & ( \id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][9]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[15][9]~q )))) ) ) ) # ( !\id_stage|rf|register[12][9]~q  & ( \id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[14][9]~q  & ((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22]) 
// # (\id_stage|rf|register[15][9]~q )))) ) ) ) # ( \id_stage|rf|register[12][9]~q  & ( !\id_stage|rf|register[13][9]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[14][9]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[15][9]~q  & \inst_reg|inst [22])))) ) ) ) # ( !\id_stage|rf|register[12][9]~q  & ( !\id_stage|rf|register[13][9]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[14][9]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[15][9]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[14][9]~q ),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[15][9]~q ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|rf|register[12][9]~q ),
	.dataf(!\id_stage|rf|register[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~10 .lut_mask = 64'h0047CC473347FF47;
defparam \id_stage|forwarding_da|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \id_stage|rf|register[22][9]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][9]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~4_combout  = ( \id_stage|rf|register[22][9]~DUPLICATE_q  & ( \id_stage|rf|register[18][9]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][9]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][9]~q ))) ) ) ) # ( !\id_stage|rf|register[22][9]~DUPLICATE_q  & ( \id_stage|rf|register[18][9]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[26][9]~q )))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][9]~q  & (\inst_reg|inst [24]))) ) ) ) # ( \id_stage|rf|register[22][9]~DUPLICATE_q  & ( !\id_stage|rf|register[18][9]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[26][9]~q )))) # (\inst_reg|inst 
// [23] & (((!\inst_reg|inst [24])) # (\id_stage|rf|register[30][9]~q ))) ) ) ) # ( !\id_stage|rf|register[22][9]~DUPLICATE_q  & ( !\id_stage|rf|register[18][9]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][9]~q ))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[30][9]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][9]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[26][9]~q ),
	.datae(!\id_stage|rf|register[22][9]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N4
dffeas \id_stage|rf|register[23][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \id_stage|rf|register[27][9] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[9]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][9] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~5_combout  = ( \inst_reg|inst [23] & ( \id_stage|rf|register[27][9]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[23][9]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[31][9]~q ))) ) ) ) # ( !\inst_reg|inst 
// [23] & ( \id_stage|rf|register[27][9]~q  & ( (\inst_reg|inst [24]) # (\id_stage|rf|register[19][9]~q ) ) ) ) # ( \inst_reg|inst [23] & ( !\id_stage|rf|register[27][9]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[23][9]~q )) # (\inst_reg|inst [24] 
// & ((\id_stage|rf|register[31][9]~q ))) ) ) ) # ( !\inst_reg|inst [23] & ( !\id_stage|rf|register[27][9]~q  & ( (\id_stage|rf|register[19][9]~q  & !\inst_reg|inst [24]) ) ) )

	.dataa(!\id_stage|rf|register[19][9]~q ),
	.datab(!\id_stage|rf|register[23][9]~q ),
	.datac(!\id_stage|rf|register[31][9]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\inst_reg|inst [23]),
	.dataf(!\id_stage|rf|register[27][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~5 .lut_mask = 64'h5500330F55FF330F;
defparam \id_stage|forwarding_da|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~2_combout  = ( \id_stage|rf|register[24][9]~q  & ( \id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[16][9]~q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # 
// (\id_stage|rf|register[28][9]~q )))) ) ) ) # ( !\id_stage|rf|register[24][9]~q  & ( \id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[16][9]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # 
// (\id_stage|rf|register[28][9]~q )))) ) ) ) # ( \id_stage|rf|register[24][9]~q  & ( !\id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[16][9]~q ))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24] 
// & \id_stage|rf|register[28][9]~q )))) ) ) ) # ( !\id_stage|rf|register[24][9]~q  & ( !\id_stage|rf|register[20][9]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[16][9]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24] & 
// \id_stage|rf|register[28][9]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[16][9]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[28][9]~q ),
	.datae(!\id_stage|rf|register[24][9]~q ),
	.dataf(!\id_stage|rf|register[20][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \id_stage|forwarding_da|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~3_combout  = ( \id_stage|rf|register[25][9]~q  & ( \id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][9]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][9]~q )))) ) ) ) # ( !\id_stage|rf|register[25][9]~q  & ( \id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[21][9]~q ))) # (\inst_reg|inst [24] & 
// (((\id_stage|rf|register[29][9]~q  & \inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[25][9]~q  & ( !\id_stage|rf|register[17][9]~q  & ( (!\inst_reg|inst [24] & (\id_stage|rf|register[21][9]~q  & ((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23]) # (\id_stage|rf|register[29][9]~q )))) ) ) ) # ( !\id_stage|rf|register[25][9]~q  & ( !\id_stage|rf|register[17][9]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][9]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][9]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[21][9]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[29][9]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[25][9]~q ),
	.dataf(!\id_stage|rf|register[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~3 .lut_mask = 64'h00473347CC47FF47;
defparam \id_stage|forwarding_da|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~6_combout  = ( \id_stage|forwarding_da|Mux22~2_combout  & ( \id_stage|forwarding_da|Mux22~3_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux22~4_combout )) # (\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux22~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux22~2_combout  & ( \id_stage|forwarding_da|Mux22~3_combout  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux22~4_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux22~5_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux22~2_combout  & ( !\id_stage|forwarding_da|Mux22~3_combout  & ( (!\inst_reg|inst [22] & 
// (!\inst_reg|inst [21])) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux22~4_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux22~5_combout ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux22~2_combout  & ( 
// !\id_stage|forwarding_da|Mux22~3_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux22~4_combout )) # (\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux22~5_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|forwarding_da|Mux22~4_combout ),
	.datad(!\id_stage|forwarding_da|Mux22~5_combout ),
	.datae(!\id_stage|forwarding_da|Mux22~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~11_combout  = ( \id_stage|forwarding_da|Mux22~10_combout  & ( \id_stage|forwarding_da|Mux22~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// ((\id_stage|forwarding_da|Mux22~8_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux22~9_combout )) # (\id_stage|forwarding_da|Mux27~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux22~10_combout  & ( 
// \id_stage|forwarding_da|Mux22~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # ((\id_stage|forwarding_da|Mux22~8_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux22~9_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux22~10_combout  & ( !\id_stage|forwarding_da|Mux22~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux22~8_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux22~9_combout )) # (\id_stage|forwarding_da|Mux27~3_combout ))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux22~10_combout  & ( !\id_stage|forwarding_da|Mux22~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux22~8_combout )))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux22~9_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux22~9_combout ),
	.datad(!\id_stage|forwarding_da|Mux22~8_combout ),
	.datae(!\id_stage|forwarding_da|Mux22~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~11 .lut_mask = 64'h042615378CAE9DBF;
defparam \id_stage|forwarding_da|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~1_combout  = ( \exe_stage|call_sub|y[9]~73_combout  & ( \id_stage|forwarding_da|Mux26~0_combout  & ( (!\exe_stage|call_sub|y[8]~64_combout  & (\exe_stage|call_sub|y[8]~61_combout  & ((\exe_stage|call_sub|y[9]~71_combout )))) 
// # (\exe_stage|call_sub|y[8]~64_combout  & (((\exe_stage|call_sub|y[8]~61_combout  & \exe_stage|call_sub|y[9]~71_combout )) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ))) ) ) ) # ( !\exe_stage|call_sub|y[9]~73_combout  & ( 
// \id_stage|forwarding_da|Mux26~0_combout  ) )

	.dataa(!\exe_stage|call_sub|y[8]~64_combout ),
	.datab(!\exe_stage|call_sub|y[8]~61_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~29_combout ),
	.datad(!\exe_stage|call_sub|y[9]~71_combout ),
	.datae(!\exe_stage|call_sub|y[9]~73_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~1 .lut_mask = 64'h00000000FFFF0537;
defparam \id_stage|forwarding_da|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux22~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux22~12_combout  = ( \id_stage|forwarding_da|Mux22~1_combout  & ( \mem_stage|mem_out_mux|y[9]~31_combout  ) ) # ( !\id_stage|forwarding_da|Mux22~1_combout  & ( \mem_stage|mem_out_mux|y[9]~31_combout  & ( 
// (((\id_stage|forwarding_da|Mux12~3_combout  & \id_stage|forwarding_da|Mux22~11_combout )) # (\id_stage|forwarding_da|Mux26~2_combout )) # (\id_stage|forwarding_da|Mux22~0_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux22~1_combout  & ( 
// !\mem_stage|mem_out_mux|y[9]~31_combout  ) ) # ( !\id_stage|forwarding_da|Mux22~1_combout  & ( !\mem_stage|mem_out_mux|y[9]~31_combout  & ( ((\id_stage|forwarding_da|Mux12~3_combout  & \id_stage|forwarding_da|Mux22~11_combout )) # 
// (\id_stage|forwarding_da|Mux22~0_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux22~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux22~11_combout ),
	.datae(!\id_stage|forwarding_da|Mux22~1_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux22~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux22~12 .lut_mask = 64'h5577FFFF5F7FFFFF;
defparam \id_stage|forwarding_da|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \de_reg|ea[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux22~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [9]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[9] .is_wysiwyg = "true";
defparam \de_reg|ea[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout  = ( !\de_reg|ea [7] & ( !\de_reg|ea [10] & ( (!\de_reg|ea [9] & (!\de_reg|ea [6] & (!\de_reg|ea [5] & !\de_reg|ea [8]))) ) ) )

	.dataa(!\de_reg|ea [9]),
	.datab(!\de_reg|ea [6]),
	.datac(!\de_reg|ea [5]),
	.datad(!\de_reg|ea [8]),
	.datae(!\de_reg|ea [7]),
	.dataf(!\de_reg|ea [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~3 .lut_mask = 64'h8000000000000000;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux0~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux0~0_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout  & (!\de_reg|ea [4] & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~3_combout ),
	.datab(!\de_reg|ea [4]),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~1_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~0_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~2_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux0~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux0~0 .lut_mask = 64'h0000000000000004;
defparam \exe_stage|agorithm_logic_unit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~1_combout  = ( !\de_reg|ealuc [2] & ( !\de_reg|ealuc [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ealuc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \exe_stage|agorithm_logic_unit|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~2_combout  = ( \exe_stage|agorithm_logic_unit|Mux16~1_combout  & ( (\exe_stage|alu_b|y[0]~0_combout  & (\exe_stage|agorithm_logic_unit|Mux0~0_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout )) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[0]~0_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~2 .lut_mask = 64'h0000000000030003;
defparam \exe_stage|agorithm_logic_unit|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~3_combout  = ( \de_reg|ealuc [3] & ( (\de_reg|ealuc [2] & ((!\de_reg|ealuimm~q  & (\de_reg|eb [31])) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))))) ) )

	.dataa(!\de_reg|eb [31]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|ealuc [2]),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~3 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~3 .lut_mask = 64'h0000000000470047;
defparam \exe_stage|agorithm_logic_unit|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N21
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux16~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux16~0_combout  = (\de_reg|ealuc [2] & \exe_stage|agorithm_logic_unit|Mux0~0_combout )

	.dataa(gnd),
	.datab(!\de_reg|ealuc [2]),
	.datac(gnd),
	.datad(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux16~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux16~0 .lut_mask = 64'h0033003300330033;
defparam \exe_stage|agorithm_logic_unit|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~0_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout  & ( ((!\de_reg|ea [0]) # (\de_reg|ea [1])) # (\exe_stage|alu_b|y[5]~1_combout ) ) ) ) # ( 
// !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout  & ( (!\de_reg|ea [0]) # ((\exe_stage|alu_b|y[5]~1_combout  & !\de_reg|ea [1])) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout  & ( (\de_reg|ea [0] & ((\de_reg|ea [1]) # (\exe_stage|alu_b|y[5]~1_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout  & ( 
// (\exe_stage|alu_b|y[5]~1_combout  & (!\de_reg|ea [1] & \de_reg|ea [0])) ) ) )

	.dataa(gnd),
	.datab(!\exe_stage|alu_b|y[5]~1_combout ),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|ea [0]),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~0 .lut_mask = 64'h0030003FFF30FF3F;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N57
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~0 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~0_combout  = ( \de_reg|ea [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout  ) ) # ( !\de_reg|ea [0] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout  & ( (!\de_reg|ea [1] & 
// (\exe_stage|alu_b|y[0]~0_combout )) # (\de_reg|ea [1] & ((\exe_stage|alu_b|y[2]~3_combout ))) ) ) ) # ( !\de_reg|ea [0] & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout  & ( (!\de_reg|ea [1] & (\exe_stage|alu_b|y[0]~0_combout )) # (\de_reg|ea [1] 
// & ((\exe_stage|alu_b|y[2]~3_combout ))) ) ) )

	.dataa(!\exe_stage|alu_b|y[0]~0_combout ),
	.datab(gnd),
	.datac(!\exe_stage|alu_b|y[2]~3_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~0 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~0 .lut_mask = 64'h550F0000550FFFFF;
defparam \exe_stage|agorithm_logic_unit|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~1_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~0_combout  & ( \exe_stage|agorithm_logic_unit|Mux31~0_combout  & ( (!\de_reg|ea [3]) # ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout 
// )) # (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout )))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout  & ( \exe_stage|agorithm_logic_unit|Mux31~0_combout  & ( (!\de_reg|ea [3] & (((!\de_reg|ea [2])))) # 
// (\de_reg|ea [3] & ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout )) # (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ))))) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftRight1~0_combout  & ( 
// !\exe_stage|agorithm_logic_unit|Mux31~0_combout  & ( (!\de_reg|ea [3] & (((\de_reg|ea [2])))) # (\de_reg|ea [3] & ((!\de_reg|ea [2] & (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout )) # (\de_reg|ea [2] & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ))))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout  & ( !\exe_stage|agorithm_logic_unit|Mux31~0_combout  & ( (\de_reg|ea [3] & ((!\de_reg|ea [2] & 
// (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout )) # (\de_reg|ea [2] & ((\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ))))) ) ) )

	.dataa(!\de_reg|ea [3]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~1_combout ),
	.datad(!\de_reg|ea [2]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \exe_stage|agorithm_logic_unit|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N42
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~4 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~4_combout  = ( \de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~7_combout  & ( (\de_reg|ea [4] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [2] & \de_reg|eimm [16]))) ) ) ) 
// # ( !\de_reg|ealuimm~q  & ( \exe_stage|agorithm_logic_unit|ShiftRight1~7_combout  & ( (\de_reg|ea [4] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & \de_reg|ealuc [2])) ) ) ) # ( \de_reg|ealuimm~q  & ( 
// !\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout  & ( (\de_reg|ea [4] & (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [2] & \de_reg|eimm [16]))) ) ) )

	.dataa(!\de_reg|ea [4]),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|eimm [16]),
	.datae(!\de_reg|ealuimm~q ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~4 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~4 .lut_mask = 64'h0000000101010001;
defparam \exe_stage|agorithm_logic_unit|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~5 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~5_combout  = ( \exe_stage|agorithm_logic_unit|Mux31~1_combout  & ( \exe_stage|agorithm_logic_unit|Mux31~4_combout  ) ) # ( !\exe_stage|agorithm_logic_unit|Mux31~1_combout  & ( 
// \exe_stage|agorithm_logic_unit|Mux31~4_combout  ) ) # ( \exe_stage|agorithm_logic_unit|Mux31~1_combout  & ( !\exe_stage|agorithm_logic_unit|Mux31~4_combout  & ( (((\exe_stage|agorithm_logic_unit|Mux31~3_combout  & 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )) # (\exe_stage|agorithm_logic_unit|Mux16~0_combout )) # (\exe_stage|agorithm_logic_unit|Mux31~2_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux31~1_combout  & ( 
// !\exe_stage|agorithm_logic_unit|Mux31~4_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux31~3_combout  & !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout )) # (\exe_stage|agorithm_logic_unit|Mux31~2_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Mux31~2_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux31~3_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Mux16~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Mux31~1_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~5 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~5 .lut_mask = 64'h77557F5FFFFFFFFF;
defparam \exe_stage|agorithm_logic_unit|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~8 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~8_combout  = ( !\de_reg|ealuc [0] & ( (!\de_reg|ealuc [1] & ((((\exe_stage|agorithm_logic_unit|Add0~1_sumout ))))) # (\de_reg|ealuc [1] & (((!\de_reg|ealuc [2] & (!\exe_stage|alu_b|y[0]~0_combout  $ (!\de_reg|ea 
// [0])))))) ) ) # ( \de_reg|ealuc [0] & ( (!\de_reg|ealuc [1] & ((!\exe_stage|alu_b|y[0]~0_combout  & (\de_reg|ea [0] & ((\de_reg|ealuc [2])))) # (\exe_stage|alu_b|y[0]~0_combout  & (((\de_reg|ealuc [2])) # (\de_reg|ea [0]))))) # (\de_reg|ealuc [1] & 
// ((((\exe_stage|agorithm_logic_unit|Mux31~5_combout ))))) ) )

	.dataa(!\exe_stage|alu_b|y[0]~0_combout ),
	.datab(!\de_reg|ea [0]),
	.datac(!\exe_stage|agorithm_logic_unit|Mux31~5_combout ),
	.datad(!\de_reg|ealuc [1]),
	.datae(!\de_reg|ealuc [0]),
	.dataf(!\de_reg|ealuc [2]),
	.datag(!\exe_stage|agorithm_logic_unit|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~8 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|Mux31~8 .lut_mask = 64'h0F66110F0F00770F;
defparam \exe_stage|agorithm_logic_unit|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux31~6 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux31~6_combout  = (\exe_stage|agorithm_logic_unit|Mux31~8_combout  & !\de_reg|ejal~q )

	.dataa(gnd),
	.datab(!\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.datac(!\de_reg|ejal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux31~6 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux31~6 .lut_mask = 64'h3030303030303030;
defparam \exe_stage|agorithm_logic_unit|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N41
dffeas \em_reg|malu[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|agorithm_logic_unit|Mux31~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[0] .is_wysiwyg = "true";
defparam \em_reg|malu[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~15 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~15_combout  = ( \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( (((!\de_reg|ejal~q  & \id_stage|forwarding_db|Mux31~1_combout )) # (\em_reg|malu [0])) # 
// (\id_stage|forwarding_db|Mux31~16_combout ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( \id_stage|forwarding_db|Mux31~0_combout  & ( (\em_reg|malu [0]) # (\id_stage|forwarding_db|Mux31~16_combout ) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( !\id_stage|forwarding_db|Mux31~0_combout  & ( ((!\de_reg|ejal~q  & \id_stage|forwarding_db|Mux31~1_combout )) # (\id_stage|forwarding_db|Mux31~16_combout ) ) ) ) # ( 
// !\exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( !\id_stage|forwarding_db|Mux31~0_combout  & ( \id_stage|forwarding_db|Mux31~16_combout  ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~16_combout ),
	.datab(!\em_reg|malu [0]),
	.datac(!\de_reg|ejal~q ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.dataf(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~15 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~15 .lut_mask = 64'h555555F5777777F7;
defparam \id_stage|forwarding_db|Mux31~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N20
dffeas \de_reg|eb[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux31~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[0] .is_wysiwyg = "true";
defparam \de_reg|eb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N22
dffeas \em_reg|mb[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[0] .is_wysiwyg = "true";
defparam \em_reg|mb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \mem_stage|datain[0]~0 (
// Equation(s):
// \mem_stage|datain[0]~0_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [0] ) ) # ( !\mw_reg|wm2reg~q  & ( \em_reg|mb [0] ) )

	.dataa(!\mw_reg|wmo [0]),
	.datab(gnd),
	.datac(!\em_reg|mb [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[0]~0 .extended_lut = "off";
defparam \mem_stage|datain[0]~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \mem_stage|datain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[0]~0 (
// Equation(s):
// \mem_stage|mem_out_mux|y[0]~0_combout  = ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( (\mem_stage|dram|altsyncram_component|auto_generated|q_a [0]) # (\em_reg|malu [7]) ) ) # ( 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [7]),
	.datac(gnd),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[0]~0 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[0]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mem_stage|mem_out_mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N2
dffeas \mw_reg|wmo[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[0] .is_wysiwyg = "true";
defparam \mw_reg|wmo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N59
dffeas \mw_reg|walu[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[0] .is_wysiwyg = "true";
defparam \mw_reg|walu[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \wb_stage|y[0]~0 (
// Equation(s):
// \wb_stage|y[0]~0_combout  = ( \mw_reg|wm2reg~q  & ( \mw_reg|wmo [0] ) ) # ( !\mw_reg|wm2reg~q  & ( \mw_reg|walu [0] ) )

	.dataa(!\mw_reg|wmo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mw_reg|walu [0]),
	.datae(gnd),
	.dataf(!\mw_reg|wm2reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[0]~0 .extended_lut = "off";
defparam \wb_stage|y[0]~0 .lut_mask = 64'h00FF00FF55555555;
defparam \wb_stage|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N43
dffeas \id_stage|rf|register[14][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~10_combout  = ( \id_stage|rf|register[13][0]~q  & ( \id_stage|rf|register[15][0]~q  & ( ((!\inst_reg|inst [22] & ((\id_stage|rf|register[12][0]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[14][0]~q ))) # 
// (\inst_reg|inst [21]) ) ) ) # ( !\id_stage|rf|register[13][0]~q  & ( \id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[12][0]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[14][0]~q )))) # 
// (\inst_reg|inst [21] & (\inst_reg|inst [22])) ) ) ) # ( \id_stage|rf|register[13][0]~q  & ( !\id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[12][0]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[14][0]~q )))) # (\inst_reg|inst [21] & (!\inst_reg|inst [22])) ) ) ) # ( !\id_stage|rf|register[13][0]~q  & ( !\id_stage|rf|register[15][0]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[12][0]~q ))) 
// # (\inst_reg|inst [22] & (\id_stage|rf|register[14][0]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[14][0]~q ),
	.datad(!\id_stage|rf|register[12][0]~q ),
	.datae(!\id_stage|rf|register[13][0]~q ),
	.dataf(!\id_stage|rf|register[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~10 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N2
dffeas \id_stage|rf|register[3][0] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][0] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~7_combout  = ( \id_stage|rf|register[4][0]~q  & ( \id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][0]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][0]~q ))) ) ) ) # ( !\id_stage|rf|register[4][0]~q  & ( \id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [21] & (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][0]~q ))) # 
// (\inst_reg|inst [22] & (\id_stage|rf|register[7][0]~q )))) ) ) ) # ( \id_stage|rf|register[4][0]~q  & ( !\id_stage|rf|register[6][0]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][0]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][0]~q )))) ) ) ) # ( !\id_stage|rf|register[4][0]~q  & ( !\id_stage|rf|register[6][0]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][0]~q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][0]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[7][0]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[5][0]~q ),
	.datae(!\id_stage|rf|register[4][0]~q ),
	.dataf(!\id_stage|rf|register[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~7 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_da|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~8_combout  = ( \id_stage|rf|register[2][0]~q  & ( \id_stage|forwarding_da|Mux31~7_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][0]~q ))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][0]~q ))) ) ) ) # ( !\id_stage|rf|register[2][0]~q  & ( \id_stage|forwarding_da|Mux31~7_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][0]~q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][0]~q  & ((\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( \id_stage|rf|register[2][0]~q  & ( 
// !\id_stage|forwarding_da|Mux31~7_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[1][0]~q  & \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[3][0]~q ))) ) ) ) # ( !\id_stage|rf|register[2][0]~q  & ( !\id_stage|forwarding_da|Mux31~7_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][0]~q ))) # (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[3][0]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][0]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[1][0]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[2][0]~q ),
	.dataf(!\id_stage|forwarding_da|Mux31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~8 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \id_stage|forwarding_da|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~5_combout  = ( \id_stage|rf|register[27][0]~q  & ( \id_stage|rf|register[23][0]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[19][0]~q ))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # 
// (\id_stage|rf|register[31][0]~q )))) ) ) ) # ( !\id_stage|rf|register[27][0]~q  & ( \id_stage|rf|register[23][0]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[19][0]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # 
// (\id_stage|rf|register[31][0]~q )))) ) ) ) # ( \id_stage|rf|register[27][0]~q  & ( !\id_stage|rf|register[23][0]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])) # (\id_stage|rf|register[19][0]~q ))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24] 
// & \id_stage|rf|register[31][0]~q )))) ) ) ) # ( !\id_stage|rf|register[27][0]~q  & ( !\id_stage|rf|register[23][0]~q  & ( (!\inst_reg|inst [23] & (\id_stage|rf|register[19][0]~q  & (!\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (((\inst_reg|inst [24] & 
// \id_stage|rf|register[31][0]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[19][0]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[31][0]~q ),
	.datae(!\id_stage|rf|register[27][0]~q ),
	.dataf(!\id_stage|rf|register[23][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~5 .lut_mask = 64'h40434C4F70737C7F;
defparam \id_stage|forwarding_da|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~2_combout  = ( \id_stage|rf|register[24][0]~q  & ( \id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[16][0]~q )) # (\inst_reg|inst [24]))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[28][0]~q )))) ) ) ) # ( !\id_stage|rf|register[24][0]~q  & ( \id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[16][0]~q ))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[28][0]~q )))) ) ) ) # ( \id_stage|rf|register[24][0]~q  & ( !\id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [23] & (((\id_stage|rf|register[16][0]~q )) # (\inst_reg|inst [24]))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[28][0]~q )))) ) ) ) # ( !\id_stage|rf|register[24][0]~q  & ( !\id_stage|rf|register[20][0]~q  & ( (!\inst_reg|inst [23] & (!\inst_reg|inst [24] & (\id_stage|rf|register[16][0]~q ))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[28][0]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[16][0]~q ),
	.datad(!\id_stage|rf|register[28][0]~q ),
	.datae(!\id_stage|rf|register[24][0]~q ),
	.dataf(!\id_stage|rf|register[20][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \id_stage|forwarding_da|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~3_combout  = ( \id_stage|rf|register[17][0]~q  & ( \id_stage|rf|register[25][0]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][0]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][0]~q )))) ) ) ) # ( !\id_stage|rf|register[17][0]~q  & ( \id_stage|rf|register[25][0]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23] & (\id_stage|rf|register[21][0]~q ))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # 
// ((\id_stage|rf|register[29][0]~q )))) ) ) ) # ( \id_stage|rf|register[17][0]~q  & ( !\id_stage|rf|register[25][0]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23]) # ((\id_stage|rf|register[21][0]~q )))) # (\inst_reg|inst [24] & (\inst_reg|inst [23] 
// & ((\id_stage|rf|register[29][0]~q )))) ) ) ) # ( !\id_stage|rf|register[17][0]~q  & ( !\id_stage|rf|register[25][0]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][0]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][0]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[21][0]~q ),
	.datad(!\id_stage|rf|register[29][0]~q ),
	.datae(!\id_stage|rf|register[17][0]~q ),
	.dataf(!\id_stage|rf|register[25][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N50
dffeas \id_stage|rf|register[30][0]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][0]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~4_combout  = ( \id_stage|rf|register[18][0]~q  & ( \id_stage|rf|register[22][0]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][0]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[30][0]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[18][0]~q  & ( \id_stage|rf|register[22][0]~q  & ( (!\inst_reg|inst [24] & (\inst_reg|inst [23])) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[26][0]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][0]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[18][0]~q  & ( !\id_stage|rf|register[22][0]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23])) # 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][0]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][0]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[18][0]~q  & ( !\id_stage|rf|register[22][0]~q  & ( 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[26][0]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[30][0]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[30][0]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[26][0]~q ),
	.datae(!\id_stage|rf|register[18][0]~q ),
	.dataf(!\id_stage|rf|register[22][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \id_stage|forwarding_da|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~6_combout  = ( \id_stage|forwarding_da|Mux31~3_combout  & ( \id_stage|forwarding_da|Mux31~4_combout  & ( (!\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux31~2_combout )) # (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & 
// ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux31~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux31~3_combout  & ( \id_stage|forwarding_da|Mux31~4_combout  & ( (!\inst_reg|inst [21] & (((\id_stage|forwarding_da|Mux31~2_combout )) # 
// (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux31~5_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux31~3_combout  & ( !\id_stage|forwarding_da|Mux31~4_combout  & ( (!\inst_reg|inst [21] & 
// (!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux31~2_combout )))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|forwarding_da|Mux31~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux31~3_combout  & ( 
// !\id_stage|forwarding_da|Mux31~4_combout  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux31~2_combout )))) # (\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux31~5_combout ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|forwarding_da|Mux31~5_combout ),
	.datad(!\id_stage|forwarding_da|Mux31~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux31~3_combout ),
	.dataf(!\id_stage|forwarding_da|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \id_stage|forwarding_da|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~9_combout  = ( \id_stage|rf|register[10][0]~q  & ( \id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][0]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][0]~q )))) ) ) ) # ( !\id_stage|rf|register[10][0]~q  & ( \id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[9][0]~q ))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[11][0]~q  & \inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[10][0]~q  & ( !\id_stage|rf|register[8][0]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[9][0]~q  & ((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21]) # (\id_stage|rf|register[11][0]~q )))) ) ) ) # ( !\id_stage|rf|register[10][0]~q  & ( !\id_stage|rf|register[8][0]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][0]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][0]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[9][0]~q ),
	.datac(!\id_stage|rf|register[11][0]~q ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[10][0]~q ),
	.dataf(!\id_stage|rf|register[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~9 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_da|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~11_combout  = ( \id_stage|forwarding_da|Mux31~6_combout  & ( \id_stage|forwarding_da|Mux31~9_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux31~8_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux31~10_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux31~6_combout  & ( \id_stage|forwarding_da|Mux31~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux31~8_combout  & \id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )) # 
// (\id_stage|forwarding_da|Mux31~10_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux31~6_combout  & ( !\id_stage|forwarding_da|Mux31~9_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// (\id_stage|forwarding_da|Mux31~8_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux31~10_combout  & ((\id_stage|forwarding_da|Mux27~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux31~6_combout  & ( 
// !\id_stage|forwarding_da|Mux31~9_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux31~8_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux31~10_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux31~10_combout ),
	.datac(!\id_stage|forwarding_da|Mux31~8_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux31~6_combout ),
	.dataf(!\id_stage|forwarding_da|Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~11 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \id_stage|forwarding_da|Mux31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~18 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~18_combout  = ( \em_reg|malu [0] & ( \id_stage|fwda~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\em_reg|malu [0]),
	.dataf(!\id_stage|fwda~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~18 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~18 .lut_mask = 64'h000000000000FFFF;
defparam \id_stage|forwarding_da|Mux31~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~14_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( ((\id_stage|forwarding_da|Mux31~18_combout  & !\id_stage|Equal18~0_combout )) # 
// (\id_stage|fwda~1_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( (!\id_stage|fwda~1_combout  & (((\id_stage|forwarding_da|Mux31~18_combout  & 
// !\id_stage|Equal18~0_combout )))) # (\id_stage|fwda~1_combout  & (\em_reg|malu [7])) ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( (!\id_stage|fwda~1_combout  & 
// (((\id_stage|forwarding_da|Mux31~18_combout  & !\id_stage|Equal18~0_combout )))) # (\id_stage|fwda~1_combout  & (!\em_reg|malu [7])) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [0] & ( 
// !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0] & ( (!\id_stage|fwda~1_combout  & (\id_stage|forwarding_da|Mux31~18_combout  & !\id_stage|Equal18~0_combout )) ) ) )

	.dataa(!\id_stage|fwda~1_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_da|Mux31~18_combout ),
	.datad(!\id_stage|Equal18~0_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~14 .lut_mask = 64'h0A004E441B115F55;
defparam \id_stage|forwarding_da|Mux31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~19 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~19_combout  = ( \inst_reg|inst [6] & ( (!\id_stage|forwarding_da|Mux31~13_combout  & !\id_stage|forwarding_da|Mux31~14_combout ) ) ) # ( !\inst_reg|inst [6] & ( !\id_stage|forwarding_da|Mux31~14_combout  ) )

	.dataa(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\id_stage|forwarding_da|Mux31~14_combout ),
	.datae(gnd),
	.dataf(!\inst_reg|inst [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~19 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~19 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \id_stage|forwarding_da|Mux31~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~17 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~17_combout  = ( \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( \de_reg|ejal~q  & ( (!\id_stage|forwarding_da|Mux31~19_combout ) # ((\id_stage|forwarding_da|Mux31~12_combout  & \id_stage|forwarding_da|Mux31~11_combout )) 
// ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( \de_reg|ejal~q  & ( (!\id_stage|forwarding_da|Mux31~19_combout ) # ((\id_stage|forwarding_da|Mux31~12_combout  & \id_stage|forwarding_da|Mux31~11_combout )) ) ) ) # ( 
// \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( !\de_reg|ejal~q  & ( ((!\id_stage|forwarding_da|Mux31~19_combout ) # ((\id_stage|forwarding_da|Mux31~12_combout  & \id_stage|forwarding_da|Mux31~11_combout ))) # (\id_stage|forwarding_da|Mux31~0_combout 
// ) ) ) ) # ( !\exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( !\de_reg|ejal~q  & ( (!\id_stage|forwarding_da|Mux31~19_combout ) # ((\id_stage|forwarding_da|Mux31~12_combout  & \id_stage|forwarding_da|Mux31~11_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datab(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux31~11_combout ),
	.datad(!\id_stage|forwarding_da|Mux31~19_combout ),
	.datae(!\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.dataf(!\de_reg|ejal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~17 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~17 .lut_mask = 64'hFF05FF37FF05FF05;
defparam \id_stage|forwarding_da|Mux31~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \de_reg|ea[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_da|Mux31~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [0]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[0] .is_wysiwyg = "true";
defparam \de_reg|ea[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N12
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftRight1~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftRight1~2_combout  = ( \exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [1]) # ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[11]~10_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( \exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] & (((!\de_reg|ea [1]) # (\exe_stage|alu_b|y[10]~8_combout )))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[11]~10_combout  & ((\de_reg|ea [1])))) ) ) ) # ( \exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (!\de_reg|ea [0] & (((\exe_stage|alu_b|y[10]~8_combout  & \de_reg|ea [1])))) # (\de_reg|ea [0] & 
// (((!\de_reg|ea [1])) # (\exe_stage|alu_b|y[11]~10_combout ))) ) ) ) # ( !\exe_stage|alu_b|y[9]~11_combout  & ( !\exe_stage|alu_b|y[8]~9_combout  & ( (\de_reg|ea [1] & ((!\de_reg|ea [0] & ((\exe_stage|alu_b|y[10]~8_combout ))) # (\de_reg|ea [0] & 
// (\exe_stage|alu_b|y[11]~10_combout )))) ) ) )

	.dataa(!\de_reg|ea [0]),
	.datab(!\exe_stage|alu_b|y[11]~10_combout ),
	.datac(!\exe_stage|alu_b|y[10]~8_combout ),
	.datad(!\de_reg|ea [1]),
	.datae(!\exe_stage|alu_b|y[9]~11_combout ),
	.dataf(!\exe_stage|alu_b|y[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \exe_stage|agorithm_logic_unit|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N54
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~26 (
// Equation(s):
// \exe_stage|call_sub|y[4]~26_combout  = ( \exe_stage|agorithm_logic_unit|ShiftRight1~43_combout  & ( (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [3] & (\exe_stage|alu_b|y[31]~15_combout ))) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (((\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout )) # (\de_reg|ealuc [3]))) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftRight1~43_combout  & ( 
// (!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (\de_reg|ealuc [3] & (\exe_stage|alu_b|y[31]~15_combout ))) # (\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & (!\de_reg|ealuc [3] & ((\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout 
// )))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|alu_b|y[31]~15_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftRight0~27_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftRight1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~26 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~26 .lut_mask = 64'h0246024613571357;
defparam \exe_stage|call_sub|y[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N42
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~29 (
// Equation(s):
// \exe_stage|call_sub|y[4]~29_combout  = ( \exe_stage|call_sub|y[4]~26_combout  & ( \exe_stage|call_sub|y[6]~28_combout  & ( (!\exe_stage|call_sub|y[6]~27_combout  & ((\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ))) # 
// (\exe_stage|call_sub|y[6]~27_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout )) ) ) ) # ( !\exe_stage|call_sub|y[4]~26_combout  & ( \exe_stage|call_sub|y[6]~28_combout  & ( (!\exe_stage|call_sub|y[6]~27_combout  & 
// ((\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ))) # (\exe_stage|call_sub|y[6]~27_combout  & (\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout )) ) ) ) # ( \exe_stage|call_sub|y[4]~26_combout  & ( !\exe_stage|call_sub|y[6]~28_combout  & ( 
// (!\exe_stage|call_sub|y[6]~27_combout ) # (\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ) ) ) ) # ( !\exe_stage|call_sub|y[4]~26_combout  & ( !\exe_stage|call_sub|y[6]~28_combout  & ( (\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout  & 
// \exe_stage|call_sub|y[6]~27_combout ) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftRight1~2_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|ShiftRight0~12_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftRight1~0_combout ),
	.datad(!\exe_stage|call_sub|y[6]~27_combout ),
	.datae(!\exe_stage|call_sub|y[4]~26_combout ),
	.dataf(!\exe_stage|call_sub|y[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~29 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~29 .lut_mask = 64'h0033FF330F550F55;
defparam \exe_stage|call_sub|y[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N57
cyclonev_lcell_comb \exe_stage|call_sub|y[4]~41 (
// Equation(s):
// \exe_stage|call_sub|y[4]~41_combout  = ( \exe_stage|call_sub|y[4]~37_combout  & ( \exe_stage|call_sub|y[4]~40_combout  ) ) # ( !\exe_stage|call_sub|y[4]~37_combout  & ( \exe_stage|call_sub|y[4]~40_combout  ) ) # ( \exe_stage|call_sub|y[4]~37_combout  & ( 
// !\exe_stage|call_sub|y[4]~40_combout  & ( (\exe_stage|call_sub|y[4]~31_combout  & \exe_stage|call_sub|y[4]~29_combout ) ) ) ) # ( !\exe_stage|call_sub|y[4]~37_combout  & ( !\exe_stage|call_sub|y[4]~40_combout  & ( ((\exe_stage|call_sub|y[4]~31_combout  & 
// \exe_stage|call_sub|y[4]~29_combout )) # (\exe_stage|call_sub|y[29]~34_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[4]~31_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[29]~34_combout ),
	.datad(!\exe_stage|call_sub|y[4]~29_combout ),
	.datae(!\exe_stage|call_sub|y[4]~37_combout ),
	.dataf(!\exe_stage|call_sub|y[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[4]~41 .extended_lut = "off";
defparam \exe_stage|call_sub|y[4]~41 .lut_mask = 64'h0F5F0055FFFFFFFF;
defparam \exe_stage|call_sub|y[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N59
dffeas \em_reg|malu[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[4] .is_wysiwyg = "true";
defparam \em_reg|malu[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N45
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  = ( !\em_reg|malu [3] & ( \em_reg|malu [7] & ( (!\em_reg|malu [4] & (!\em_reg|malu [5] & \em_reg|malu [6])) ) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [4]),
	.datac(!\em_reg|malu [5]),
	.datad(!\em_reg|malu [6]),
	.datae(!\em_reg|malu [3]),
	.dataf(!\em_reg|malu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0 .lut_mask = 64'h0000000000C00000;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \in_port1[4]~input (
	.i(in_port1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[4]~input_o ));
// synopsys translate_off
defparam \in_port1[4]~input .bus_hold = "false";
defparam \in_port1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \mem_stage|io_input_regx2|in_reg1[4] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg1[4] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg1[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \in_port0[4]~input (
	.i(in_port0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[4]~input_o ));
// synopsys translate_off
defparam \in_port0[4]~input .bus_hold = "false";
defparam \in_port0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \mem_stage|io_input_regx2|in_reg0[4] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_input_regx2|in_reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_input_regx2|in_reg0[4] .is_wysiwyg = "true";
defparam \mem_stage|io_input_regx2|in_reg0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0 (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout  = ( \mem_stage|io_input_regx2|in_reg0 [4] & ( (!\em_reg|malu [2]) # (\mem_stage|io_input_regx2|in_reg1 [4]) ) ) # ( !\mem_stage|io_input_regx2|in_reg0 [4] & ( 
// (\mem_stage|io_input_regx2|in_reg1 [4] & \em_reg|malu [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|in_reg1 [4]),
	.datad(!\em_reg|malu [2]),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|in_reg0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0 .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[4] (
// Equation(s):
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4] = ( \mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout  & ( (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ) ) ) # ( !\mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout  & ( (!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout  & 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_stage|io_input_regx2|io_input_mux_2x32|Equal1~0_combout ),
	.datad(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]),
	.datae(gnd),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[4] .extended_lut = "off";
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~16 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~16_combout  = ( \em_reg|malu [4] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( (!\id_stage|fwda [1] & ((!\em_reg|malu [7]) # ((\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]) # 
// (\id_stage|forwarding_da|Mux12~0_combout )))) ) ) ) # ( !\em_reg|malu [4] & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|fwda [1] & ((!\em_reg|malu [7]) # 
// (\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4])))) ) ) ) # ( \em_reg|malu [4] & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( (!\id_stage|fwda [1] & (((\em_reg|malu [7] & 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4])) # (\id_stage|forwarding_da|Mux12~0_combout ))) ) ) ) # ( !\em_reg|malu [4] & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [4] & ( (\em_reg|malu [7] & 
// (!\id_stage|forwarding_da|Mux12~0_combout  & (!\id_stage|fwda [1] & \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]))) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\id_stage|fwda [1]),
	.datad(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [4]),
	.datae(!\em_reg|malu [4]),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~16 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~16 .lut_mask = 64'h0040307080C0B0F0;
defparam \id_stage|forwarding_da|Mux27~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~13_combout  = ( \id_stage|rf|register[15][4]~q  & ( \id_stage|rf|register[14][4]~q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][4]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][4]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[15][4]~q  & ( \id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][4]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][4]~q )))) # 
// (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[15][4]~q  & ( !\id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][4]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[13][4]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[15][4]~q  & ( !\id_stage|rf|register[14][4]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[12][4]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[13][4]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[13][4]~q ),
	.datab(!\id_stage|rf|register[12][4]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[15][4]~q ),
	.dataf(!\id_stage|rf|register[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~13 .lut_mask = 64'h3050305F3F503F5F;
defparam \id_stage|forwarding_da|Mux27~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~12_combout  = ( \id_stage|rf|register[8][4]~q  & ( \id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][4]~q )) # (\inst_reg|inst [22] & 
// ((\id_stage|rf|register[11][4]~q )))) ) ) ) # ( !\id_stage|rf|register[8][4]~q  & ( \id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & (\id_stage|rf|register[9][4]~q )) # 
// (\inst_reg|inst [22] & ((\id_stage|rf|register[11][4]~q ))))) ) ) ) # ( \id_stage|rf|register[8][4]~q  & ( !\id_stage|rf|register[10][4]~q  & ( (!\inst_reg|inst [21] & (!\inst_reg|inst [22])) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[9][4]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][4]~q ))))) ) ) ) # ( !\id_stage|rf|register[8][4]~q  & ( !\id_stage|rf|register[10][4]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// (\id_stage|rf|register[9][4]~q )) # (\inst_reg|inst [22] & ((\id_stage|rf|register[11][4]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[9][4]~q ),
	.datad(!\id_stage|rf|register[11][4]~q ),
	.datae(!\id_stage|rf|register[8][4]~q ),
	.dataf(!\id_stage|rf|register[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~12 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux27~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N4
dffeas \id_stage|rf|register[2][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N37
dffeas \id_stage|rf|register[1][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N2
dffeas \id_stage|rf|register[3][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N14
dffeas \id_stage|rf|register[6][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N47
dffeas \id_stage|rf|register[7][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~10_combout  = ( \id_stage|rf|register[7][4]~q  & ( \id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[6][4]~q )))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[5][4]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[7][4]~q  & ( \id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[6][4]~q )))) # (\inst_reg|inst [21] & 
// (!\inst_reg|inst [22] & ((\id_stage|rf|register[5][4]~q )))) ) ) ) # ( \id_stage|rf|register[7][4]~q  & ( !\id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[6][4]~q ))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[5][4]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[7][4]~q  & ( !\id_stage|rf|register[4][4]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & (\id_stage|rf|register[6][4]~q ))) # (\inst_reg|inst [21] & 
// (!\inst_reg|inst [22] & ((\id_stage|rf|register[5][4]~q )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[6][4]~q ),
	.datad(!\id_stage|rf|register[5][4]~q ),
	.datae(!\id_stage|rf|register[7][4]~q ),
	.dataf(!\id_stage|rf|register[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~10 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_da|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~11_combout  = ( \id_stage|rf|register[3][4]~DUPLICATE_q  & ( \id_stage|forwarding_da|Mux27~10_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # 
// (\id_stage|rf|register[1][4]~DUPLICATE_q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[2][4]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[3][4]~DUPLICATE_q  & ( 
// \id_stage|forwarding_da|Mux27~10_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((!\id_stage|forwarding_da|Mux27~1_combout ) # (\id_stage|rf|register[1][4]~DUPLICATE_q )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[2][4]~DUPLICATE_q  & ((!\id_stage|forwarding_da|Mux27~1_combout )))) ) ) ) # ( \id_stage|rf|register[3][4]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux27~10_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((\id_stage|rf|register[1][4]~DUPLICATE_q  & \id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout )) # (\id_stage|rf|register[2][4]~DUPLICATE_q ))) ) ) ) # ( 
// !\id_stage|rf|register[3][4]~DUPLICATE_q  & ( !\id_stage|forwarding_da|Mux27~10_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|rf|register[1][4]~DUPLICATE_q  & \id_stage|forwarding_da|Mux27~1_combout )))) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][4]~DUPLICATE_q  & ((!\id_stage|forwarding_da|Mux27~1_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datab(!\id_stage|rf|register[2][4]~DUPLICATE_q ),
	.datac(!\id_stage|rf|register[1][4]~DUPLICATE_q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[3][4]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_da|Mux27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~11 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \id_stage|forwarding_da|Mux27~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N37
dffeas \id_stage|rf|register[25][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N55
dffeas \id_stage|rf|register[17][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~6_combout  = ( \id_stage|rf|register[17][4]~q  & ( \id_stage|rf|register[21][4]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[25][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[29][4]~q ))) ) ) ) # ( !\id_stage|rf|register[17][4]~q  & ( \id_stage|rf|register[21][4]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24] & \id_stage|rf|register[25][4]~DUPLICATE_q )))) # (\inst_reg|inst [23] & 
// (((!\inst_reg|inst [24])) # (\id_stage|rf|register[29][4]~q ))) ) ) ) # ( \id_stage|rf|register[17][4]~q  & ( !\id_stage|rf|register[21][4]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24]) # (\id_stage|rf|register[25][4]~DUPLICATE_q )))) # 
// (\inst_reg|inst [23] & (\id_stage|rf|register[29][4]~q  & (\inst_reg|inst [24]))) ) ) ) # ( !\id_stage|rf|register[17][4]~q  & ( !\id_stage|rf|register[21][4]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[25][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[29][4]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[29][4]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[25][4]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[17][4]~q ),
	.dataf(!\id_stage|rf|register[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~6 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \id_stage|forwarding_da|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~5_combout  = ( \inst_reg|inst [23] & ( \id_stage|rf|register[28][4]~q  & ( (\id_stage|rf|register[20][4]~q ) # (\inst_reg|inst [24]) ) ) ) # ( !\inst_reg|inst [23] & ( \id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [24] 
// & ((\id_stage|rf|register[16][4]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][4]~q )) ) ) ) # ( \inst_reg|inst [23] & ( !\id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [24] & \id_stage|rf|register[20][4]~q ) ) ) ) # ( !\inst_reg|inst 
// [23] & ( !\id_stage|rf|register[28][4]~q  & ( (!\inst_reg|inst [24] & ((\id_stage|rf|register[16][4]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][4]~q )) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[20][4]~q ),
	.datac(!\id_stage|rf|register[24][4]~q ),
	.datad(!\id_stage|rf|register[16][4]~q ),
	.datae(!\inst_reg|inst [23]),
	.dataf(!\id_stage|rf|register[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~5 .lut_mask = 64'h05AF222205AF7777;
defparam \id_stage|forwarding_da|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N56
dffeas \id_stage|rf|register[30][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~7_combout  = ( \id_stage|rf|register[18][4]~q  & ( \id_stage|rf|register[22][4]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[26][4]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[30][4]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[18][4]~q  & ( \id_stage|rf|register[22][4]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & (\id_stage|rf|register[26][4]~q ))) # (\inst_reg|inst [23] & 
// ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[30][4]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[18][4]~q  & ( !\id_stage|rf|register[22][4]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[26][4]~q )))) # 
// (\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[30][4]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[18][4]~q  & ( !\id_stage|rf|register[22][4]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[26][4]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[30][4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[26][4]~q ),
	.datad(!\id_stage|rf|register[30][4]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[18][4]~q ),
	.dataf(!\id_stage|rf|register[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \id_stage|forwarding_da|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N32
dffeas \id_stage|rf|register[31][4] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][4] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \id_stage|rf|register[27][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \id_stage|rf|register[23][4]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[4]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][4]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~8_combout  = ( \id_stage|rf|register[23][4]~DUPLICATE_q  & ( \id_stage|rf|register[19][4]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][4]~q ))) ) ) ) # ( !\id_stage|rf|register[23][4]~DUPLICATE_q  & ( \id_stage|rf|register[19][4]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[27][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][4]~q )))) ) ) ) # ( \id_stage|rf|register[23][4]~DUPLICATE_q  & ( !\id_stage|rf|register[19][4]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][4]~q )))) ) ) ) # ( !\id_stage|rf|register[23][4]~DUPLICATE_q  & ( !\id_stage|rf|register[19][4]~q  & ( 
// (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][4]~DUPLICATE_q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][4]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[31][4]~q ),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[27][4]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[23][4]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~8 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~9_combout  = ( \id_stage|forwarding_da|Mux27~7_combout  & ( \id_stage|forwarding_da|Mux27~8_combout  & ( ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux27~5_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux27~6_combout ))) # (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|forwarding_da|Mux27~7_combout  & ( \id_stage|forwarding_da|Mux27~8_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux27~5_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux27~6_combout )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|forwarding_da|Mux27~7_combout  & ( 
// !\id_stage|forwarding_da|Mux27~8_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux27~5_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux27~6_combout )))) # (\inst_reg|inst [22] & (((!\inst_reg|inst 
// [21])))) ) ) ) # ( !\id_stage|forwarding_da|Mux27~7_combout  & ( !\id_stage|forwarding_da|Mux27~8_combout  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux27~5_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux27~6_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|forwarding_da|Mux27~6_combout ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|forwarding_da|Mux27~5_combout ),
	.datae(!\id_stage|forwarding_da|Mux27~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~9 .lut_mask = 64'h02A252F207A757F7;
defparam \id_stage|forwarding_da|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~14_combout  = ( \id_stage|forwarding_da|Mux27~11_combout  & ( \id_stage|forwarding_da|Mux27~9_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux27~12_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~13_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux27~11_combout  & ( \id_stage|forwarding_da|Mux27~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux27~12_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux27~13_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux27~11_combout  & ( !\id_stage|forwarding_da|Mux27~9_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux27~12_combout )))) # (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout ) # ((\id_stage|forwarding_da|Mux27~13_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux27~11_combout  & ( 
// !\id_stage|forwarding_da|Mux27~9_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux27~12_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux27~13_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~13_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~12_combout ),
	.datae(!\id_stage|forwarding_da|Mux27~11_combout ),
	.dataf(!\id_stage|forwarding_da|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~14 .lut_mask = 64'h0123456789ABCDEF;
defparam \id_stage|forwarding_da|Mux27~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux27~15 (
// Equation(s):
// \id_stage|forwarding_da|Mux27~15_combout  = ( \exe_stage|call_sub|y[4]~41_combout  & ( \id_stage|forwarding_da|Mux27~14_combout  & ( (((\id_stage|forwarding_da|Mux27~16_combout ) # (\id_stage|forwarding_da|Mux31~0_combout )) # 
// (\id_stage|forwarding_da|Mux31~12_combout )) # (\id_stage|forwarding_da|Mux27~17_combout ) ) ) ) # ( !\exe_stage|call_sub|y[4]~41_combout  & ( \id_stage|forwarding_da|Mux27~14_combout  & ( ((\id_stage|forwarding_da|Mux27~16_combout ) # 
// (\id_stage|forwarding_da|Mux31~12_combout )) # (\id_stage|forwarding_da|Mux27~17_combout ) ) ) ) # ( \exe_stage|call_sub|y[4]~41_combout  & ( !\id_stage|forwarding_da|Mux27~14_combout  & ( ((\id_stage|forwarding_da|Mux27~16_combout ) # 
// (\id_stage|forwarding_da|Mux31~0_combout )) # (\id_stage|forwarding_da|Mux27~17_combout ) ) ) ) # ( !\exe_stage|call_sub|y[4]~41_combout  & ( !\id_stage|forwarding_da|Mux27~14_combout  & ( (\id_stage|forwarding_da|Mux27~16_combout ) # 
// (\id_stage|forwarding_da|Mux27~17_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~17_combout ),
	.datab(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datac(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~16_combout ),
	.datae(!\exe_stage|call_sub|y[4]~41_combout ),
	.dataf(!\id_stage|forwarding_da|Mux27~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux27~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux27~15 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux27~15 .lut_mask = 64'h55FF5FFF77FF7FFF;
defparam \id_stage|forwarding_da|Mux27~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N44
dffeas \de_reg|ea[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux27~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [4]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[4] .is_wysiwyg = "true";
defparam \de_reg|ea[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \exe_stage|call_sub|y[1]~9 (
// Equation(s):
// \exe_stage|call_sub|y[1]~9_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( \de_reg|ealuc [0] & ( (\exe_stage|call_sub|y[1]~2_combout  & ((!\de_reg|ealuc [2] & (!\de_reg|ealuc [3] & !\de_reg|ea [4])) # (\de_reg|ealuc [2] & 
// ((\de_reg|ea [4]))))) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( \de_reg|ealuc [0] & ( (\exe_stage|call_sub|y[1]~2_combout  & \de_reg|ealuc [2]) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( !\de_reg|ealuc [0] 
// & ( (\exe_stage|call_sub|y[1]~2_combout  & !\de_reg|ealuc [2]) ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( !\de_reg|ealuc [0] & ( (\exe_stage|call_sub|y[1]~2_combout  & !\de_reg|ealuc [2]) ) ) )

	.dataa(!\de_reg|ealuc [3]),
	.datab(!\exe_stage|call_sub|y[1]~2_combout ),
	.datac(!\de_reg|ealuc [2]),
	.datad(!\de_reg|ea [4]),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.dataf(!\de_reg|ealuc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[1]~9 .extended_lut = "off";
defparam \exe_stage|call_sub|y[1]~9 .lut_mask = 64'h3030303003032003;
defparam \exe_stage|call_sub|y[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N21
cyclonev_lcell_comb \exe_stage|call_sub|y[2]~20 (
// Equation(s):
// \exe_stage|call_sub|y[2]~20_combout  = ( \exe_stage|call_sub|y[2]~19_combout  & ( \exe_stage|call_sub|y[2]~16_combout  ) ) # ( !\exe_stage|call_sub|y[2]~19_combout  & ( \exe_stage|call_sub|y[2]~16_combout  & ( ((\exe_stage|call_sub|y[1]~9_combout  & 
// !\exe_stage|call_sub|y[2]~18_combout )) # (\exe_stage|call_sub|y[1]~3_combout ) ) ) ) # ( \exe_stage|call_sub|y[2]~19_combout  & ( !\exe_stage|call_sub|y[2]~16_combout  ) ) # ( !\exe_stage|call_sub|y[2]~19_combout  & ( !\exe_stage|call_sub|y[2]~16_combout 
//  & ( (\exe_stage|call_sub|y[1]~9_combout  & !\exe_stage|call_sub|y[2]~18_combout ) ) ) )

	.dataa(!\exe_stage|call_sub|y[1]~9_combout ),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[1]~3_combout ),
	.datad(!\exe_stage|call_sub|y[2]~18_combout ),
	.datae(!\exe_stage|call_sub|y[2]~19_combout ),
	.dataf(!\exe_stage|call_sub|y[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[2]~20 .extended_lut = "off";
defparam \exe_stage|call_sub|y[2]~20 .lut_mask = 64'h5500FFFF5F0FFFFF;
defparam \exe_stage|call_sub|y[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N41
dffeas \em_reg|malu[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[2]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[2] .is_wysiwyg = "true";
defparam \em_reg|malu[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \mem_stage|mem_out_mux|y[1]~22 (
// Equation(s):
// \mem_stage|mem_out_mux|y[1]~22_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( 
// \mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( \em_reg|malu [7] ) ) ) # ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [1] & ( !\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1] & ( !\em_reg|malu [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_stage|io_input_regx2|io_input_mux_2x32|io_read_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|mem_out_mux|y[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|mem_out_mux|y[1]~22 .extended_lut = "off";
defparam \mem_stage|mem_out_mux|y[1]~22 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_stage|mem_out_mux|y[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N8
dffeas \mw_reg|wmo[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|mem_out_mux|y[1]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|wmo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|wmo[1] .is_wysiwyg = "true";
defparam \mw_reg|wmo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \em_reg|mb[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_reg|eb [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|mb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|mb[1] .is_wysiwyg = "true";
defparam \em_reg|mb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \mem_stage|datain[1]~1 (
// Equation(s):
// \mem_stage|datain[1]~1_combout  = (!\mw_reg|wm2reg~q  & ((\em_reg|mb [1]))) # (\mw_reg|wm2reg~q  & (\mw_reg|wmo [1]))

	.dataa(gnd),
	.datab(!\mw_reg|wmo [1]),
	.datac(!\em_reg|mb [1]),
	.datad(!\mw_reg|wm2reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|datain[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|datain[1]~1 .extended_lut = "off";
defparam \mem_stage|datain[1]~1 .lut_mask = 64'h0F330F330F330F33;
defparam \mem_stage|datain[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~12_combout  = ( !\exe_stage|call_sub|y[7]~55_combout  & ( (!\exe_stage|call_sub|y[29]~34_combout  & (((!\exe_stage|call_sub|y[4]~31_combout ) # (!\exe_stage|call_sub|y[7]~53_combout )))) # 
// (\exe_stage|call_sub|y[29]~34_combout  & (\exe_stage|call_sub|y[7]~54_combout  & ((!\exe_stage|call_sub|y[4]~31_combout ) # (!\exe_stage|call_sub|y[7]~53_combout )))) ) )

	.dataa(!\exe_stage|call_sub|y[29]~34_combout ),
	.datab(!\exe_stage|call_sub|y[7]~54_combout ),
	.datac(!\exe_stage|call_sub|y[4]~31_combout ),
	.datad(!\exe_stage|call_sub|y[7]~53_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[7]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~12 .lut_mask = 64'hBBB0BBB000000000;
defparam \id_stage|forwarding_da|Mux24~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~8_combout  = ( \id_stage|rf|register[14][7]~q  & ( \id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][7]~q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[15][7]~q ))) ) ) ) # ( !\id_stage|rf|register[14][7]~q  & ( \id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|rf|register[13][7]~q )))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[15][7]~q  & ((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[14][7]~q  & ( !\id_stage|rf|register[12][7]~q  & ( (!\inst_reg|inst [22] & (((\id_stage|rf|register[13][7]~q  & \inst_reg|inst [21])))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21])) # (\id_stage|rf|register[15][7]~q ))) ) ) ) # ( !\id_stage|rf|register[14][7]~q  & ( !\id_stage|rf|register[12][7]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|rf|register[13][7]~q ))) # (\inst_reg|inst [22] 
// & (\id_stage|rf|register[15][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[15][7]~q ),
	.datac(!\id_stage|rf|register[13][7]~q ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[14][7]~q ),
	.dataf(!\id_stage|rf|register[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~8 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \id_stage|forwarding_da|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N55
dffeas \id_stage|rf|register[9][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N37
dffeas \id_stage|rf|register[10][7] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][7] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~7_combout  = ( \inst_reg|inst [22] & ( \id_stage|rf|register[10][7]~q  & ( (!\inst_reg|inst [21]) # (\id_stage|rf|register[11][7]~q ) ) ) ) # ( !\inst_reg|inst [22] & ( \id_stage|rf|register[10][7]~q  & ( (!\inst_reg|inst 
// [21] & ((\id_stage|rf|register[8][7]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[9][7]~q )) ) ) ) # ( \inst_reg|inst [22] & ( !\id_stage|rf|register[10][7]~q  & ( (\inst_reg|inst [21] & \id_stage|rf|register[11][7]~q ) ) ) ) # ( !\inst_reg|inst 
// [22] & ( !\id_stage|rf|register[10][7]~q  & ( (!\inst_reg|inst [21] & ((\id_stage|rf|register[8][7]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[9][7]~q )) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[9][7]~q ),
	.datac(!\id_stage|rf|register[8][7]~q ),
	.datad(!\id_stage|rf|register[11][7]~q ),
	.datae(!\inst_reg|inst [22]),
	.dataf(!\id_stage|rf|register[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~7 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \id_stage|forwarding_da|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \id_stage|rf|register[23][7]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][7]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~3_combout  = ( \id_stage|rf|register[19][7]~q  & ( \id_stage|rf|register[27][7]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[23][7]~DUPLICATE_q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[31][7]~q ))) ) ) ) # ( !\id_stage|rf|register[19][7]~q  & ( \id_stage|rf|register[27][7]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[23][7]~DUPLICATE_q )))) # (\inst_reg|inst [24] & 
// (((!\inst_reg|inst [23])) # (\id_stage|rf|register[31][7]~q ))) ) ) ) # ( \id_stage|rf|register[19][7]~q  & ( !\id_stage|rf|register[27][7]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[23][7]~DUPLICATE_q )))) # 
// (\inst_reg|inst [24] & (\id_stage|rf|register[31][7]~q  & (\inst_reg|inst [23]))) ) ) ) # ( !\id_stage|rf|register[19][7]~q  & ( !\id_stage|rf|register[27][7]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[23][7]~DUPLICATE_q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[31][7]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[31][7]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[23][7]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[19][7]~q ),
	.dataf(!\id_stage|rf|register[27][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \id_stage|forwarding_da|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N38
dffeas \id_stage|rf|register[25][7]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][7]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~1_combout  = ( \id_stage|rf|register[25][7]~DUPLICATE_q  & ( \id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][7]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[29][7]~q ))) ) ) ) # ( !\id_stage|rf|register[25][7]~DUPLICATE_q  & ( \id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[21][7]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][7]~q )))) ) ) ) # ( \id_stage|rf|register[25][7]~DUPLICATE_q  & ( !\id_stage|rf|register[17][7]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][7]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][7]~q )))) ) ) ) # ( !\id_stage|rf|register[25][7]~DUPLICATE_q  & ( !\id_stage|rf|register[17][7]~q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[21][7]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[29][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[29][7]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[21][7]~q ),
	.datae(!\id_stage|rf|register[25][7]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~1 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \id_stage|forwarding_da|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~2_combout  = ( \id_stage|rf|register[26][7]~q  & ( \id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][7]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][7]~q )))) ) ) ) # ( !\id_stage|rf|register[26][7]~q  & ( \id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][7]~q 
// )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][7]~q ))))) ) ) ) # ( \id_stage|rf|register[26][7]~q  & ( !\id_stage|rf|register[18][7]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[22][7]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][7]~q ))))) ) ) ) # ( !\id_stage|rf|register[26][7]~q  & ( !\id_stage|rf|register[18][7]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[22][7]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][7]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][7]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[30][7]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[26][7]~q ),
	.dataf(!\id_stage|rf|register[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \id_stage|forwarding_da|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~0_combout  = ( \id_stage|rf|register[16][7]~q  & ( \id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][7]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][7]~q ))) ) ) ) # ( !\id_stage|rf|register[16][7]~q  & ( \id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[24][7]~q )))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[28][7]~q )))) ) ) ) # ( \id_stage|rf|register[16][7]~q  & ( !\id_stage|rf|register[20][7]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[24][7]~q )))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] 
// & (\id_stage|rf|register[28][7]~q ))) ) ) ) # ( !\id_stage|rf|register[16][7]~q  & ( !\id_stage|rf|register[20][7]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][7]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][7]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[28][7]~q ),
	.datad(!\id_stage|rf|register[24][7]~q ),
	.datae(!\id_stage|rf|register[16][7]~q ),
	.dataf(!\id_stage|rf|register[20][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~4_combout  = ( \id_stage|forwarding_da|Mux24~2_combout  & ( \id_stage|forwarding_da|Mux24~0_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux24~1_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux24~3_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux24~2_combout  & ( \id_stage|forwarding_da|Mux24~0_combout  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux24~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux24~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux24~2_combout  & ( !\id_stage|forwarding_da|Mux24~0_combout  & ( (!\inst_reg|inst [21] & 
// (((\inst_reg|inst [22])))) # (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux24~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux24~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux24~2_combout  & ( 
// !\id_stage|forwarding_da|Mux24~0_combout  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux24~1_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux24~3_combout )))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|forwarding_da|Mux24~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux24~1_combout ),
	.datad(!\inst_reg|inst [22]),
	.datae(!\id_stage|forwarding_da|Mux24~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \id_stage|forwarding_da|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \id_stage|rf|register[1][7]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[7]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][7]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N33
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~5_combout  = ( \id_stage|rf|register[4][7]~q  & ( \id_stage|rf|register[7][7]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[5][7]~q ))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[6][7]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[4][7]~q  & ( \id_stage|rf|register[7][7]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[5][7]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[6][7]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[4][7]~q  & ( !\id_stage|rf|register[7][7]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[5][7]~q ))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21] & \id_stage|rf|register[6][7]~q )))) ) ) ) # ( !\id_stage|rf|register[4][7]~q  & ( !\id_stage|rf|register[7][7]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[5][7]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21] & \id_stage|rf|register[6][7]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[5][7]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[6][7]~q ),
	.datae(!\id_stage|rf|register[4][7]~q ),
	.dataf(!\id_stage|rf|register[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~5 .lut_mask = 64'h0434C4F40737C7F7;
defparam \id_stage|forwarding_da|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~6_combout  = ( \id_stage|rf|register[2][7]~q  & ( \id_stage|forwarding_da|Mux24~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[1][7]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][7]~q )))) ) ) ) # ( !\id_stage|rf|register[2][7]~q  & ( \id_stage|forwarding_da|Mux24~5_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & (((!\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][7]~DUPLICATE_q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][7]~q ))))) ) ) ) # ( \id_stage|rf|register[2][7]~q  & ( !\id_stage|forwarding_da|Mux24~5_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (((\id_stage|forwarding_da|Mux27~2_combout )))) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][7]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((\id_stage|rf|register[3][7]~q ))))) ) ) ) # ( !\id_stage|rf|register[2][7]~q  & ( !\id_stage|forwarding_da|Mux24~5_combout  & ( (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & 
// (\id_stage|rf|register[1][7]~DUPLICATE_q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][7]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[1][7]~DUPLICATE_q ),
	.datab(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datad(!\id_stage|rf|register[3][7]~q ),
	.datae(!\id_stage|rf|register[2][7]~q ),
	.dataf(!\id_stage|forwarding_da|Mux24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_da|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~9_combout  = ( \id_stage|forwarding_da|Mux24~4_combout  & ( \id_stage|forwarding_da|Mux24~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux24~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux24~8_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux24~4_combout  & ( \id_stage|forwarding_da|Mux24~6_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux24~7_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux24~8_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux24~4_combout  & ( !\id_stage|forwarding_da|Mux24~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (((!\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux24~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux24~8_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux24~4_combout  & ( !\id_stage|forwarding_da|Mux24~6_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux24~7_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux24~8_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux24~8_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux24~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux24~4_combout ),
	.dataf(!\id_stage|forwarding_da|Mux24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~9 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_da|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~11_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux24~9_combout  & ( ((\em_reg|malu [7] & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout ))) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux24~9_combout  & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) ) # ( \id_stage|forwarding_da|Mux12~0_combout  & ( 
// !\id_stage|forwarding_da|Mux24~9_combout  & ( (\em_reg|malu [7] & (!\id_stage|forwarding_da|Mux12~1_combout  & !\id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~11 .lut_mask = 64'h0000500033337333;
defparam \id_stage|forwarding_da|Mux24~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux24~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux24~10_combout  = ( \id_stage|forwarding_da|Mux24~12_combout  & ( \id_stage|forwarding_da|Mux24~11_combout  ) ) # ( !\id_stage|forwarding_da|Mux24~12_combout  & ( \id_stage|forwarding_da|Mux24~11_combout  ) ) # ( 
// \id_stage|forwarding_da|Mux24~12_combout  & ( !\id_stage|forwarding_da|Mux24~11_combout  & ( (!\em_reg|malu [7] & (\id_stage|forwarding_da|Mux26~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux24~12_combout  & ( !\id_stage|forwarding_da|Mux24~11_combout  & ( ((!\em_reg|malu [7] & (\id_stage|forwarding_da|Mux26~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [7]))) # 
// (\id_stage|forwarding_da|Mux26~0_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\id_stage|forwarding_da|Mux24~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux24~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux24~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux24~10 .lut_mask = 64'h555D000CFFFFFFFF;
defparam \id_stage|forwarding_da|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N8
dffeas \de_reg|ea[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\id_stage|forwarding_da|Mux24~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ea [7]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ea[7] .is_wysiwyg = "true";
defparam \de_reg|ea[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \exe_stage|call_sub|y[7]~54 (
// Equation(s):
// \exe_stage|call_sub|y[7]~54_combout  = ( \exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  & ( (!\exe_stage|call_sub|y[6]~33_combout  & (!\exe_stage|call_sub|y[4]~36_combout  & 
// ((!\exe_stage|call_sub|y[4]~35_combout ) # (\de_reg|ea [7])))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  & ( (!\exe_stage|call_sub|y[4]~36_combout  & ((!\de_reg|ea [7]) # 
// ((!\exe_stage|call_sub|y[6]~33_combout  & !\exe_stage|call_sub|y[4]~35_combout )))) ) ) ) # ( \exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  & ( (!\exe_stage|call_sub|y[6]~33_combout  & 
// ((!\exe_stage|call_sub|y[4]~35_combout ) # (\de_reg|ea [7]))) ) ) ) # ( !\exe_stage|alu_b|y[7]~2_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout  & ( (!\de_reg|ea [7]) # ((!\exe_stage|call_sub|y[6]~33_combout  & 
// !\exe_stage|call_sub|y[4]~35_combout )) ) ) )

	.dataa(!\exe_stage|call_sub|y[6]~33_combout ),
	.datab(!\de_reg|ea [7]),
	.datac(!\exe_stage|call_sub|y[4]~35_combout ),
	.datad(!\exe_stage|call_sub|y[4]~36_combout ),
	.datae(!\exe_stage|alu_b|y[7]~2_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[7]~54 .extended_lut = "off";
defparam \exe_stage|call_sub|y[7]~54 .lut_mask = 64'hECECA2A2EC00A200;
defparam \exe_stage|call_sub|y[7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \exe_stage|call_sub|y[7]~56 (
// Equation(s):
// \exe_stage|call_sub|y[7]~56_combout  = ( \exe_stage|call_sub|y[7]~55_combout  ) # ( !\exe_stage|call_sub|y[7]~55_combout  & ( (!\exe_stage|call_sub|y[29]~34_combout  & (((\exe_stage|call_sub|y[7]~53_combout  & \exe_stage|call_sub|y[4]~31_combout )))) # 
// (\exe_stage|call_sub|y[29]~34_combout  & ((!\exe_stage|call_sub|y[7]~54_combout ) # ((\exe_stage|call_sub|y[7]~53_combout  & \exe_stage|call_sub|y[4]~31_combout )))) ) )

	.dataa(!\exe_stage|call_sub|y[29]~34_combout ),
	.datab(!\exe_stage|call_sub|y[7]~54_combout ),
	.datac(!\exe_stage|call_sub|y[7]~53_combout ),
	.datad(!\exe_stage|call_sub|y[4]~31_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[7]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|call_sub|y[7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|call_sub|y[7]~56 .extended_lut = "off";
defparam \exe_stage|call_sub|y[7]~56 .lut_mask = 64'h444F444FFFFFFFFF;
defparam \exe_stage|call_sub|y[7]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N50
dffeas \em_reg|malu[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|call_sub|y[7]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[7] .is_wysiwyg = "true";
defparam \em_reg|malu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N47
dffeas \mw_reg|walu[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em_reg|malu [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mw_reg|walu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mw_reg|walu[31] .is_wysiwyg = "true";
defparam \mw_reg|walu[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \wb_stage|y[31]~3 (
// Equation(s):
// \wb_stage|y[31]~3_combout  = ( \mw_reg|walu [31] & ( (!\mw_reg|wm2reg~q ) # (\mw_reg|wmo [31]) ) ) # ( !\mw_reg|walu [31] & ( (\mw_reg|wmo [31] & \mw_reg|wm2reg~q ) ) )

	.dataa(gnd),
	.datab(!\mw_reg|wmo [31]),
	.datac(!\mw_reg|wm2reg~q ),
	.datad(gnd),
	.datae(!\mw_reg|walu [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_stage|y[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_stage|y[31]~3 .extended_lut = "off";
defparam \wb_stage|y[31]~3 .lut_mask = 64'h0303F3F30303F3F3;
defparam \wb_stage|y[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N50
dffeas \id_stage|rf|register[14][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[14][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N8
dffeas \id_stage|rf|register[13][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[13][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N47
dffeas \id_stage|rf|register[12][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[12][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N41
dffeas \id_stage|rf|register[15][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[15][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N9
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~7 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~7_combout  = ( \id_stage|rf|register[12][31]~q  & ( \id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[13][31]~q )))) # (\inst_reg|inst [17] & (((\inst_reg|inst 
// [16])) # (\id_stage|rf|register[14][31]~q ))) ) ) ) # ( !\id_stage|rf|register[12][31]~q  & ( \id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[13][31]~q  & \inst_reg|inst [16])))) # (\inst_reg|inst [17] & 
// (((\inst_reg|inst [16])) # (\id_stage|rf|register[14][31]~q ))) ) ) ) # ( \id_stage|rf|register[12][31]~q  & ( !\id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16]) # (\id_stage|rf|register[13][31]~q )))) # (\inst_reg|inst 
// [17] & (\id_stage|rf|register[14][31]~q  & ((!\inst_reg|inst [16])))) ) ) ) # ( !\id_stage|rf|register[12][31]~q  & ( !\id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[13][31]~q  & \inst_reg|inst [16])))) # 
// (\inst_reg|inst [17] & (\id_stage|rf|register[14][31]~q  & ((!\inst_reg|inst [16])))) ) ) )

	.dataa(!\id_stage|rf|register[14][31]~q ),
	.datab(!\id_stage|rf|register[13][31]~q ),
	.datac(!\inst_reg|inst [17]),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[12][31]~q ),
	.dataf(!\id_stage|rf|register[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~7 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~7 .lut_mask = 64'h0530F530053FF53F;
defparam \id_stage|forwarding_db|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N38
dffeas \id_stage|rf|register[11][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N32
dffeas \id_stage|rf|register[10][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[10][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N2
dffeas \id_stage|rf|register[9][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[9][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \id_stage|rf|register[8][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[8][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~6 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~6_combout  = ( \id_stage|rf|register[9][31]~q  & ( \id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [17]) # ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [16] & 
// (\id_stage|rf|register[11][31]~q ))) ) ) ) # ( !\id_stage|rf|register[9][31]~q  & ( \id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [17] & (((!\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & ((\id_stage|rf|register[10][31]~q 
// ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][31]~q )))) ) ) ) # ( \id_stage|rf|register[9][31]~q  & ( !\id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [17] & (((\inst_reg|inst [16])))) # (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][31]~q )))) ) ) ) # ( !\id_stage|rf|register[9][31]~q  & ( !\id_stage|rf|register[8][31]~q  & ( (\inst_reg|inst [17] & ((!\inst_reg|inst [16] & 
// ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [16] & (\id_stage|rf|register[11][31]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][31]~q ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\id_stage|rf|register[10][31]~q ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|rf|register[9][31]~q ),
	.dataf(!\id_stage|rf|register[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~6 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~6 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_db|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N8
dffeas \id_stage|rf|register[2][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[2][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \id_stage|rf|register[3][31]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][31]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \id_stage|rf|register[1][31]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][31]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N50
dffeas \id_stage|rf|register[6][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[6][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N11
dffeas \id_stage|rf|register[4][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N47
dffeas \id_stage|rf|register[7][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N52
dffeas \id_stage|rf|register[5][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~4 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~4_combout  = ( \id_stage|rf|register[7][31]~q  & ( \id_stage|rf|register[5][31]~q  & ( ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][31]~q ))) # (\inst_reg|inst [17] & (\id_stage|rf|register[6][31]~q ))) # 
// (\inst_reg|inst [16]) ) ) ) # ( !\id_stage|rf|register[7][31]~q  & ( \id_stage|rf|register[5][31]~q  & ( (!\inst_reg|inst [17] & (((\id_stage|rf|register[4][31]~q )) # (\inst_reg|inst [16]))) # (\inst_reg|inst [17] & (!\inst_reg|inst [16] & 
// (\id_stage|rf|register[6][31]~q ))) ) ) ) # ( \id_stage|rf|register[7][31]~q  & ( !\id_stage|rf|register[5][31]~q  & ( (!\inst_reg|inst [17] & (!\inst_reg|inst [16] & ((\id_stage|rf|register[4][31]~q )))) # (\inst_reg|inst [17] & 
// (((\id_stage|rf|register[6][31]~q )) # (\inst_reg|inst [16]))) ) ) ) # ( !\id_stage|rf|register[7][31]~q  & ( !\id_stage|rf|register[5][31]~q  & ( (!\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|rf|register[4][31]~q ))) # (\inst_reg|inst [17] 
// & (\id_stage|rf|register[6][31]~q )))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [16]),
	.datac(!\id_stage|rf|register[6][31]~q ),
	.datad(!\id_stage|rf|register[4][31]~q ),
	.datae(!\id_stage|rf|register[7][31]~q ),
	.dataf(!\id_stage|rf|register[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~4 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \id_stage|forwarding_db|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~5 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~5_combout  = ( \id_stage|rf|register[1][31]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux0~4_combout  & ( (!\id_stage|forwarding_db|Mux17~4_combout ) # ((!\id_stage|forwarding_db|Mux17~3_combout  & 
// (\id_stage|rf|register[2][31]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & ((\id_stage|rf|register[3][31]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][31]~DUPLICATE_q  & ( \id_stage|forwarding_db|Mux0~4_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout )) # (\id_stage|rf|register[2][31]~q ))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((\id_stage|rf|register[3][31]~DUPLICATE_q  & 
// \id_stage|forwarding_db|Mux17~4_combout )))) ) ) ) # ( \id_stage|rf|register[1][31]~DUPLICATE_q  & ( !\id_stage|forwarding_db|Mux0~4_combout  & ( (!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][31]~q  & 
// ((\id_stage|forwarding_db|Mux17~4_combout )))) # (\id_stage|forwarding_db|Mux17~3_combout  & (((!\id_stage|forwarding_db|Mux17~4_combout ) # (\id_stage|rf|register[3][31]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[1][31]~DUPLICATE_q  & ( 
// !\id_stage|forwarding_db|Mux0~4_combout  & ( (\id_stage|forwarding_db|Mux17~4_combout  & ((!\id_stage|forwarding_db|Mux17~3_combout  & (\id_stage|rf|register[2][31]~q )) # (\id_stage|forwarding_db|Mux17~3_combout  & 
// ((\id_stage|rf|register[3][31]~DUPLICATE_q ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~3_combout ),
	.datab(!\id_stage|rf|register[2][31]~q ),
	.datac(!\id_stage|rf|register[3][31]~DUPLICATE_q ),
	.datad(!\id_stage|forwarding_db|Mux17~4_combout ),
	.datae(!\id_stage|rf|register[1][31]~DUPLICATE_q ),
	.dataf(!\id_stage|forwarding_db|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~5 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~5 .lut_mask = 64'h00275527AA27FF27;
defparam \id_stage|forwarding_db|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N54
cyclonev_lcell_comb \id_stage|rf|register[27][31]~feeder (
// Equation(s):
// \id_stage|rf|register[27][31]~feeder_combout  = ( \wb_stage|y[31]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[27][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[27][31]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[27][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[27][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N56
dffeas \id_stage|rf|register[27][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[27][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[27][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N12
cyclonev_lcell_comb \id_stage|rf|register[31][31]~feeder (
// Equation(s):
// \id_stage|rf|register[31][31]~feeder_combout  = ( \wb_stage|y[31]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[31][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[31][31]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[31][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[31][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N14
dffeas \id_stage|rf|register[31][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[31][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \id_stage|rf|register[23][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[23][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[23][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N24
cyclonev_lcell_comb \id_stage|rf|register[19][31]~feeder (
// Equation(s):
// \id_stage|rf|register[19][31]~feeder_combout  = ( \wb_stage|y[31]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_stage|y[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[19][31]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \id_stage|rf|register[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N26
dffeas \id_stage|rf|register[19][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N6
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~3_combout  = ( \id_stage|rf|register[23][31]~q  & ( \id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [19]) # ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][31]~q )) # (\inst_reg|inst [18] & 
// ((\id_stage|rf|register[31][31]~q )))) ) ) ) # ( !\id_stage|rf|register[23][31]~q  & ( \id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])) # (\id_stage|rf|register[27][31]~q ))) # (\inst_reg|inst [18] & (((\inst_reg|inst 
// [19] & \id_stage|rf|register[31][31]~q )))) ) ) ) # ( \id_stage|rf|register[23][31]~q  & ( !\id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [18] & (\id_stage|rf|register[27][31]~q  & (\inst_reg|inst [19]))) # (\inst_reg|inst [18] & 
// (((!\inst_reg|inst [19]) # (\id_stage|rf|register[31][31]~q )))) ) ) ) # ( !\id_stage|rf|register[23][31]~q  & ( !\id_stage|rf|register[19][31]~q  & ( (\inst_reg|inst [19] & ((!\inst_reg|inst [18] & (\id_stage|rf|register[27][31]~q )) # (\inst_reg|inst 
// [18] & ((\id_stage|rf|register[31][31]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[27][31]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\inst_reg|inst [19]),
	.datad(!\id_stage|rf|register[31][31]~q ),
	.datae(!\id_stage|rf|register[23][31]~q ),
	.dataf(!\id_stage|rf|register[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \id_stage|forwarding_db|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \id_stage|rf|register[29][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N32
dffeas \id_stage|rf|register[17][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[17][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N4
dffeas \id_stage|rf|register[25][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N46
dffeas \id_stage|rf|register[21][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[21][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[21][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N45
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~1 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~1_combout  = ( \id_stage|rf|register[21][31]~q  & ( \inst_reg|inst [18] & ( (!\inst_reg|inst [19]) # (\id_stage|rf|register[29][31]~q ) ) ) ) # ( !\id_stage|rf|register[21][31]~q  & ( \inst_reg|inst [18] & ( 
// (\id_stage|rf|register[29][31]~q  & \inst_reg|inst [19]) ) ) ) # ( \id_stage|rf|register[21][31]~q  & ( !\inst_reg|inst [18] & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[17][31]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[25][31]~q ))) ) ) 
// ) # ( !\id_stage|rf|register[21][31]~q  & ( !\inst_reg|inst [18] & ( (!\inst_reg|inst [19] & (\id_stage|rf|register[17][31]~q )) # (\inst_reg|inst [19] & ((\id_stage|rf|register[25][31]~q ))) ) ) )

	.dataa(!\id_stage|rf|register[29][31]~q ),
	.datab(!\id_stage|rf|register[17][31]~q ),
	.datac(!\id_stage|rf|register[25][31]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[21][31]~q ),
	.dataf(!\inst_reg|inst [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~1 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~1 .lut_mask = 64'h330F330F0055FF55;
defparam \id_stage|forwarding_db|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N26
dffeas \id_stage|rf|register[28][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N13
dffeas \id_stage|rf|register[20][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[20][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N38
dffeas \id_stage|rf|register[16][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N50
dffeas \id_stage|rf|register[24][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N15
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~0 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~0_combout  = ( \id_stage|rf|register[16][31]~q  & ( \id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [18]) # ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[28][31]~q ))) ) ) ) # ( !\id_stage|rf|register[16][31]~q  & ( \id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [18] & (((\inst_reg|inst [19])))) # (\inst_reg|inst [18] & ((!\inst_reg|inst [19] & 
// ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][31]~q )))) ) ) ) # ( \id_stage|rf|register[16][31]~q  & ( !\id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [18] & (((!\inst_reg|inst [19])))) # (\inst_reg|inst 
// [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][31]~q )))) ) ) ) # ( !\id_stage|rf|register[16][31]~q  & ( !\id_stage|rf|register[24][31]~q  & ( (\inst_reg|inst [18] & 
// ((!\inst_reg|inst [19] & ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[28][31]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][31]~q ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[20][31]~q ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|rf|register[16][31]~q ),
	.dataf(!\id_stage|rf|register[24][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~0 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \id_stage|forwarding_db|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N35
dffeas \id_stage|rf|register[26][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[26][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N27
cyclonev_lcell_comb \id_stage|rf|register[18][31]~feeder (
// Equation(s):
// \id_stage|rf|register[18][31]~feeder_combout  = \wb_stage|y[31]~3_combout 

	.dataa(!\wb_stage|y[31]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|rf|register[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|rf|register[18][31]~feeder .extended_lut = "off";
defparam \id_stage|rf|register[18][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \id_stage|rf|register[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N28
dffeas \id_stage|rf|register[18][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N13
dffeas \id_stage|rf|register[22][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \id_stage|rf|register[30][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~2 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~2_combout  = ( \id_stage|rf|register[22][31]~q  & ( \id_stage|rf|register[30][31]~q  & ( ((!\inst_reg|inst [19] & ((\id_stage|rf|register[18][31]~q ))) # (\inst_reg|inst [19] & (\id_stage|rf|register[26][31]~q ))) # 
// (\inst_reg|inst [18]) ) ) ) # ( !\id_stage|rf|register[22][31]~q  & ( \id_stage|rf|register[30][31]~q  & ( (!\inst_reg|inst [19] & (!\inst_reg|inst [18] & ((\id_stage|rf|register[18][31]~q )))) # (\inst_reg|inst [19] & (((\id_stage|rf|register[26][31]~q 
// )) # (\inst_reg|inst [18]))) ) ) ) # ( \id_stage|rf|register[22][31]~q  & ( !\id_stage|rf|register[30][31]~q  & ( (!\inst_reg|inst [19] & (((\id_stage|rf|register[18][31]~q )) # (\inst_reg|inst [18]))) # (\inst_reg|inst [19] & (!\inst_reg|inst [18] & 
// (\id_stage|rf|register[26][31]~q ))) ) ) ) # ( !\id_stage|rf|register[22][31]~q  & ( !\id_stage|rf|register[30][31]~q  & ( (!\inst_reg|inst [18] & ((!\inst_reg|inst [19] & ((\id_stage|rf|register[18][31]~q ))) # (\inst_reg|inst [19] & 
// (\id_stage|rf|register[26][31]~q )))) ) ) )

	.dataa(!\inst_reg|inst [19]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|rf|register[26][31]~q ),
	.datad(!\id_stage|rf|register[18][31]~q ),
	.datae(!\id_stage|rf|register[22][31]~q ),
	.dataf(!\id_stage|rf|register[30][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~2 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~2 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_db|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N12
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~10 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~10_combout  = ( \id_stage|forwarding_db|Mux0~0_combout  & ( \id_stage|forwarding_db|Mux0~2_combout  & ( (!\inst_reg|inst [16]) # ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux0~1_combout ))) # (\inst_reg|inst [17] & 
// (\id_stage|forwarding_db|Mux0~3_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux0~0_combout  & ( \id_stage|forwarding_db|Mux0~2_combout  & ( (!\inst_reg|inst [16] & (((\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & 
// ((\id_stage|forwarding_db|Mux0~1_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux0~3_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux0~0_combout  & ( !\id_stage|forwarding_db|Mux0~2_combout  & ( (!\inst_reg|inst [16] & 
// (((!\inst_reg|inst [17])))) # (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux0~1_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux0~3_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux0~0_combout  & ( 
// !\id_stage|forwarding_db|Mux0~2_combout  & ( (\inst_reg|inst [16] & ((!\inst_reg|inst [17] & ((\id_stage|forwarding_db|Mux0~1_combout ))) # (\inst_reg|inst [17] & (\id_stage|forwarding_db|Mux0~3_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux0~3_combout ),
	.datab(!\inst_reg|inst [16]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|forwarding_db|Mux0~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux0~0_combout ),
	.dataf(!\id_stage|forwarding_db|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~10 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~10 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_db|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~11_combout  = ( \id_stage|forwarding_db|Mux0~5_combout  & ( \id_stage|forwarding_db|Mux0~10_combout  & ( (!\id_stage|forwarding_db|Mux17~6_combout ) # ((!\id_stage|forwarding_db|Mux17~5_combout  & 
// ((\id_stage|forwarding_db|Mux0~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux0~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux0~5_combout  & ( \id_stage|forwarding_db|Mux0~10_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout ) # (\id_stage|forwarding_db|Mux0~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (\id_stage|forwarding_db|Mux0~7_combout  & 
// (\id_stage|forwarding_db|Mux17~6_combout ))) ) ) ) # ( \id_stage|forwarding_db|Mux0~5_combout  & ( !\id_stage|forwarding_db|Mux0~10_combout  & ( (!\id_stage|forwarding_db|Mux17~5_combout  & (((\id_stage|forwarding_db|Mux17~6_combout  & 
// \id_stage|forwarding_db|Mux0~6_combout )))) # (\id_stage|forwarding_db|Mux17~5_combout  & (((!\id_stage|forwarding_db|Mux17~6_combout )) # (\id_stage|forwarding_db|Mux0~7_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux0~5_combout  & ( 
// !\id_stage|forwarding_db|Mux0~10_combout  & ( (\id_stage|forwarding_db|Mux17~6_combout  & ((!\id_stage|forwarding_db|Mux17~5_combout  & ((\id_stage|forwarding_db|Mux0~6_combout ))) # (\id_stage|forwarding_db|Mux17~5_combout  & 
// (\id_stage|forwarding_db|Mux0~7_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux0~7_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~5_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~6_combout ),
	.datad(!\id_stage|forwarding_db|Mux0~6_combout ),
	.datae(!\id_stage|forwarding_db|Mux0~5_combout ),
	.dataf(!\id_stage|forwarding_db|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~11 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_db|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~8 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~8_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( \id_stage|forwarding_db|Mux0~11_combout  & ( ((!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout )) # 
// (\id_stage|forwarding_db|Mux17~2_combout ) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( \id_stage|forwarding_db|Mux0~11_combout  & ( \id_stage|forwarding_db|Mux17~2_combout  ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( !\id_stage|forwarding_db|Mux0~11_combout  & ( (!\em_reg|malu [7] & !\id_stage|forwarding_db|Mux31~2_combout ) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~2_combout ),
	.datad(gnd),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\id_stage|forwarding_db|Mux0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~8 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~8 .lut_mask = 64'h000088880F0F8F8F;
defparam \id_stage|forwarding_db|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N18
cyclonev_lcell_comb \id_stage|forwarding_db|Mux0~9 (
// Equation(s):
// \id_stage|forwarding_db|Mux0~9_combout  = ( \id_stage|forwarding_db|Mux0~8_combout  ) # ( !\id_stage|forwarding_db|Mux0~8_combout  & ( (!\em_reg|malu [31] & (\exe_stage|agorithm_logic_unit|Mux0~3_combout  & ((\id_stage|forwarding_db|Mux31~1_combout )))) # 
// (\em_reg|malu [31] & (((\exe_stage|agorithm_logic_unit|Mux0~3_combout  & \id_stage|forwarding_db|Mux31~1_combout )) # (\id_stage|forwarding_db|Mux31~0_combout ))) ) )

	.dataa(!\em_reg|malu [31]),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~3_combout ),
	.datac(!\id_stage|forwarding_db|Mux31~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux0~9 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux0~9 .lut_mask = 64'h05370537FFFFFFFF;
defparam \id_stage|forwarding_db|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N20
dffeas \de_reg|eb[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|forwarding_db|Mux0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|eb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|eb[31] .is_wysiwyg = "true";
defparam \de_reg|eb[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \exe_stage|alu_b|y[31]~15 (
// Equation(s):
// \exe_stage|alu_b|y[31]~15_combout  = ( \de_reg|eimm [16] & ( \de_reg|ealuimm~q  ) ) # ( \de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [31] ) ) ) # ( !\de_reg|eimm [16] & ( !\de_reg|ealuimm~q  & ( \de_reg|eb [31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|eb [31]),
	.datad(gnd),
	.datae(!\de_reg|eimm [16]),
	.dataf(!\de_reg|ealuimm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|alu_b|y[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|alu_b|y[31]~15 .extended_lut = "off";
defparam \exe_stage|alu_b|y[31]~15 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \exe_stage|alu_b|y[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~138 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~138_combout  = ( \de_reg|ealuc [2] & ( (\de_reg|ea [31]) # (\exe_stage|alu_b|y[31]~15_combout ) ) ) # ( !\de_reg|ealuc [2] & ( (\exe_stage|alu_b|y[31]~15_combout  & \de_reg|ea [31]) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\de_reg|ea [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\de_reg|ealuc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~138 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~138 .lut_mask = 64'h1111111177777777;
defparam \exe_stage|agorithm_logic_unit|Add0~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N51
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~139 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~139_combout  = ( \exe_stage|alu_b|y[15]~6_combout  & ( (!\exe_stage|alu_b|y[31]~15_combout  $ (!\de_reg|ea [31])) # (\de_reg|ealuc [2]) ) ) # ( !\exe_stage|alu_b|y[15]~6_combout  & ( (!\de_reg|ealuc [2] & 
// (!\exe_stage|alu_b|y[31]~15_combout  $ (!\de_reg|ea [31]))) ) )

	.dataa(!\exe_stage|alu_b|y[31]~15_combout ),
	.datab(!\de_reg|ea [31]),
	.datac(!\de_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[15]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Add0~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~139 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~139 .lut_mask = 64'h606060606F6F6F6F;
defparam \exe_stage|agorithm_logic_unit|Add0~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~74 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout  = ( \de_reg|ea [0] & ( \de_reg|eb [31] & ( (!\de_reg|ea [1] & (\de_reg|eb [30])) # (\de_reg|ea [1] & ((\de_reg|eb [28]))) ) ) ) # ( !\de_reg|ea [0] & ( \de_reg|eb [31] & ( (!\de_reg|ea [1]) # 
// (\de_reg|eb [29]) ) ) ) # ( \de_reg|ea [0] & ( !\de_reg|eb [31] & ( (!\de_reg|ea [1] & (\de_reg|eb [30])) # (\de_reg|ea [1] & ((\de_reg|eb [28]))) ) ) ) # ( !\de_reg|ea [0] & ( !\de_reg|eb [31] & ( (\de_reg|eb [29] & \de_reg|ea [1]) ) ) )

	.dataa(!\de_reg|eb [29]),
	.datab(!\de_reg|eb [30]),
	.datac(!\de_reg|ea [1]),
	.datad(!\de_reg|eb [28]),
	.datae(!\de_reg|ea [0]),
	.dataf(!\de_reg|eb [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~74 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~74 .lut_mask = 64'h0505303FF5F5303F;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~75 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout  = ( \de_reg|ea [3] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout  & ( (!\de_reg|ealuimm~q ) # (\de_reg|eimm [16]) ) ) ) # ( !\de_reg|ea [3] & ( 
// \exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout  & ( (!\de_reg|ealuimm~q  & (\exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) ) # ( \de_reg|ea [3] & ( 
// !\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout  & ( (\de_reg|eimm [16] & \de_reg|ealuimm~q ) ) ) ) # ( !\de_reg|ea [3] & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout  & ( (!\de_reg|ealuimm~q  & 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout )) # (\de_reg|ealuimm~q  & ((\de_reg|eimm [16]))) ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~74_combout ),
	.datab(!\de_reg|eimm [16]),
	.datac(!\de_reg|ealuimm~q ),
	.datad(gnd),
	.datae(!\de_reg|ea [3]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~75 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~75 .lut_mask = 64'h535303035353F3F3;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|ShiftLeft0~76 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout  = ( \exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout  & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout  & ( !\de_reg|ea [4] ) ) ) # ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout  
// & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout  & ( (!\de_reg|ea [4] & !\de_reg|ea [2]) ) ) ) # ( \exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout  & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout  & ( (!\de_reg|ea [4] & \de_reg|ea 
// [2]) ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ea [4]),
	.datac(!\de_reg|ea [2]),
	.datad(gnd),
	.datae(!\exe_stage|agorithm_logic_unit|ShiftLeft0~70_combout ),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~76 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~76 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \exe_stage|agorithm_logic_unit|ShiftLeft0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux0~1 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux0~1_combout  = ( \exe_stage|alu_b|y[31]~15_combout  & ( (\de_reg|ealuc [2] & (((\exe_stage|agorithm_logic_unit|Mux0~0_combout  & \exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout )) # (\de_reg|ealuc [3]))) ) )

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuc [3]),
	.datac(!\exe_stage|agorithm_logic_unit|Mux0~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|alu_b|y[31]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux0~1 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux0~1 .lut_mask = 64'h0000000011151115;
defparam \exe_stage|agorithm_logic_unit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux0~2 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux0~2_combout  = ( \de_reg|ea [4] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( ((\exe_stage|agorithm_logic_unit|Mux16~1_combout  & ((\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout ) # 
// (\exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout )))) # (\exe_stage|agorithm_logic_unit|Mux0~1_combout ) ) ) ) # ( !\de_reg|ea [4] & ( \exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( ((\exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout  & 
// \exe_stage|agorithm_logic_unit|Mux16~1_combout )) # (\exe_stage|agorithm_logic_unit|Mux0~1_combout ) ) ) ) # ( \de_reg|ea [4] & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( \exe_stage|agorithm_logic_unit|Mux0~1_combout  ) ) ) # ( 
// !\de_reg|ea [4] & ( !\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout  & ( \exe_stage|agorithm_logic_unit|Mux0~1_combout  ) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|ShiftLeft0~76_combout ),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|ShiftLeft0~42_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux16~1_combout ),
	.datae(!\de_reg|ea [4]),
	.dataf(!\exe_stage|agorithm_logic_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux0~2 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Mux0~2 .lut_mask = 64'h333333333377337F;
defparam \exe_stage|agorithm_logic_unit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Add0~135 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Add0~135_sumout  = SUM(( !\de_reg|ealuc [2] $ (((!\de_reg|ealuimm~q  & ((!\de_reg|eb [31]))) # (\de_reg|ealuimm~q  & (!\de_reg|eimm [16])))) ) + ( \de_reg|ea [31] ) + ( \exe_stage|agorithm_logic_unit|Add0~132  ))

	.dataa(!\de_reg|ealuc [2]),
	.datab(!\de_reg|ealuimm~q ),
	.datac(!\de_reg|eimm [16]),
	.datad(!\de_reg|eb [31]),
	.datae(gnd),
	.dataf(!\de_reg|ea [31]),
	.datag(gnd),
	.cin(\exe_stage|agorithm_logic_unit|Add0~132 ),
	.sharein(gnd),
	.combout(),
	.sumout(\exe_stage|agorithm_logic_unit|Add0~135_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Add0~135 .extended_lut = "off";
defparam \exe_stage|agorithm_logic_unit|Add0~135 .lut_mask = 64'h0000FF000000569A;
defparam \exe_stage|agorithm_logic_unit|Add0~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \exe_stage|agorithm_logic_unit|Mux0~3 (
// Equation(s):
// \exe_stage|agorithm_logic_unit|Mux0~3_combout  = ( !\de_reg|ealuc [1] & ( (!\de_reg|ejal~q  & ((!\de_reg|ealuc [0] & (((\exe_stage|agorithm_logic_unit|Add0~135_sumout )))) # (\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|Add0~138_combout )))) ) ) # 
// ( \de_reg|ealuc [1] & ( ((!\de_reg|ejal~q  & ((!\de_reg|ealuc [0] & (\exe_stage|agorithm_logic_unit|Add0~139_combout )) # (\de_reg|ealuc [0] & ((\exe_stage|agorithm_logic_unit|Mux0~2_combout )))))) ) )

	.dataa(!\exe_stage|agorithm_logic_unit|Add0~138_combout ),
	.datab(!\de_reg|ealuc [0]),
	.datac(!\exe_stage|agorithm_logic_unit|Add0~139_combout ),
	.datad(!\de_reg|ejal~q ),
	.datae(!\de_reg|ealuc [1]),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux0~2_combout ),
	.datag(!\exe_stage|agorithm_logic_unit|Add0~135_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exe_stage|agorithm_logic_unit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exe_stage|agorithm_logic_unit|Mux0~3 .extended_lut = "on";
defparam \exe_stage|agorithm_logic_unit|Mux0~3 .lut_mask = 64'h1D000C001D003F00;
defparam \exe_stage|agorithm_logic_unit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \em_reg|malu[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exe_stage|agorithm_logic_unit|Mux0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em_reg|malu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \em_reg|malu[31] .is_wysiwyg = "true";
defparam \em_reg|malu[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~7_combout  = ( \id_stage|rf|register[12][31]~q  & ( \id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][31]~q )))) # (\inst_reg|inst [21] & 
// (((\id_stage|rf|register[13][31]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( !\id_stage|rf|register[12][31]~q  & ( \id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|rf|register[14][31]~q )))) # (\inst_reg|inst 
// [21] & (((\id_stage|rf|register[13][31]~q )) # (\inst_reg|inst [22]))) ) ) ) # ( \id_stage|rf|register[12][31]~q  & ( !\id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [21] & ((!\inst_reg|inst [22]) # ((\id_stage|rf|register[14][31]~q )))) # 
// (\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][31]~q ))) ) ) ) # ( !\id_stage|rf|register[12][31]~q  & ( !\id_stage|rf|register[15][31]~q  & ( (!\inst_reg|inst [21] & (\inst_reg|inst [22] & ((\id_stage|rf|register[14][31]~q )))) 
// # (\inst_reg|inst [21] & (!\inst_reg|inst [22] & (\id_stage|rf|register[13][31]~q ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\id_stage|rf|register[13][31]~q ),
	.datad(!\id_stage|rf|register[14][31]~q ),
	.datae(!\id_stage|rf|register[12][31]~q ),
	.dataf(!\id_stage|rf|register[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~7 .lut_mask = 64'h04268CAE15379DBF;
defparam \id_stage|forwarding_da|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~6_combout  = ( \id_stage|rf|register[9][31]~q  & ( \id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[11][31]~q ))) ) ) ) # ( !\id_stage|rf|register[9][31]~q  & ( \id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[10][31]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][31]~q )))) ) ) ) # ( \id_stage|rf|register[9][31]~q  & ( !\id_stage|rf|register[8][31]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][31]~q )))) ) ) ) # ( !\id_stage|rf|register[9][31]~q  & ( !\id_stage|rf|register[8][31]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[10][31]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[11][31]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[11][31]~q ),
	.datab(!\id_stage|rf|register[10][31]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|rf|register[9][31]~q ),
	.dataf(!\id_stage|rf|register[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \id_stage|forwarding_da|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \id_stage|rf|register[3][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N22
dffeas \id_stage|rf|register[1][31] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][31] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~4_combout  = ( \id_stage|rf|register[7][31]~q  & ( \id_stage|rf|register[6][31]~q  & ( ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][31]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][31]~q )))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[7][31]~q  & ( \id_stage|rf|register[6][31]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][31]~q )) # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][31]~q ))))) # 
// (\inst_reg|inst [22] & (!\inst_reg|inst [21])) ) ) ) # ( \id_stage|rf|register[7][31]~q  & ( !\id_stage|rf|register[6][31]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][31]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[5][31]~q ))))) # (\inst_reg|inst [22] & (\inst_reg|inst [21])) ) ) ) # ( !\id_stage|rf|register[7][31]~q  & ( !\id_stage|rf|register[6][31]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[4][31]~q )) 
// # (\inst_reg|inst [21] & ((\id_stage|rf|register[5][31]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[4][31]~q ),
	.datad(!\id_stage|rf|register[5][31]~q ),
	.datae(!\id_stage|rf|register[7][31]~q ),
	.dataf(!\id_stage|rf|register[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \id_stage|forwarding_da|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~5_combout  = ( \id_stage|rf|register[1][31]~q  & ( \id_stage|forwarding_da|Mux0~4_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout ) # ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][31]~q ))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][31]~q ))) ) ) ) # ( !\id_stage|rf|register[1][31]~q  & ( \id_stage|forwarding_da|Mux0~4_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & 
// (((!\id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][31]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][31]~q 
// )))) ) ) ) # ( \id_stage|rf|register[1][31]~q  & ( !\id_stage|forwarding_da|Mux0~4_combout  & ( (!\id_stage|forwarding_da|Mux27~2_combout  & (((\id_stage|forwarding_da|Mux27~1_combout )))) # (\id_stage|forwarding_da|Mux27~2_combout  & 
// ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][31]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][31]~q )))) ) ) ) # ( !\id_stage|rf|register[1][31]~q  & ( !\id_stage|forwarding_da|Mux0~4_combout  & 
// ( (\id_stage|forwarding_da|Mux27~2_combout  & ((!\id_stage|forwarding_da|Mux27~1_combout  & ((\id_stage|rf|register[2][31]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|rf|register[3][31]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[3][31]~q ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[2][31]~q ),
	.datad(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datae(!\id_stage|rf|register[1][31]~q ),
	.dataf(!\id_stage|forwarding_da|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~5 .lut_mask = 64'h031103DDCF11CFDD;
defparam \id_stage|forwarding_da|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N8
dffeas \id_stage|rf|register[29][31]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][31]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~1_combout  = ( \id_stage|rf|register[17][31]~q  & ( \id_stage|rf|register[25][31]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][31]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][31]~DUPLICATE_q )))) ) ) ) # ( !\id_stage|rf|register[17][31]~q  & ( \id_stage|rf|register[25][31]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[21][31]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][31]~DUPLICATE_q ))))) ) ) ) # ( \id_stage|rf|register[17][31]~q  & ( !\id_stage|rf|register[25][31]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][31]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][31]~DUPLICATE_q ))))) ) ) ) # ( !\id_stage|rf|register[17][31]~q  & ( !\id_stage|rf|register[25][31]~q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][31]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][31]~DUPLICATE_q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[21][31]~q ),
	.datac(!\id_stage|rf|register[29][31]~DUPLICATE_q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[17][31]~q ),
	.dataf(!\id_stage|rf|register[25][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \id_stage|forwarding_da|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~3_combout  = ( \id_stage|rf|register[23][31]~q  & ( \id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][31]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[31][31]~q ))) ) ) ) # ( !\id_stage|rf|register[23][31]~q  & ( \id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[27][31]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][31]~q )))) ) ) ) # ( \id_stage|rf|register[23][31]~q  & ( !\id_stage|rf|register[19][31]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst 
// [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][31]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][31]~q )))) ) ) ) # ( !\id_stage|rf|register[23][31]~q  & ( !\id_stage|rf|register[19][31]~q  & ( (\inst_reg|inst [24] & 
// ((!\inst_reg|inst [23] & ((\id_stage|rf|register[27][31]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[31][31]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[31][31]~q ),
	.datac(!\id_stage|rf|register[27][31]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[23][31]~q ),
	.dataf(!\id_stage|rf|register[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \id_stage|forwarding_da|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~0_combout  = ( \id_stage|rf|register[16][31]~q  & ( \id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[28][31]~q ))) ) ) ) # ( !\id_stage|rf|register[16][31]~q  & ( \id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[20][31]~q  & \inst_reg|inst [23])))) # (\inst_reg|inst [24] & (((!\inst_reg|inst 
// [23])) # (\id_stage|rf|register[28][31]~q ))) ) ) ) # ( \id_stage|rf|register[16][31]~q  & ( !\id_stage|rf|register[24][31]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[20][31]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[28][31]~q  & ((\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[16][31]~q  & ( !\id_stage|rf|register[24][31]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[20][31]~q ))) # (\inst_reg|inst 
// [24] & (\id_stage|rf|register[28][31]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[28][31]~q ),
	.datab(!\id_stage|rf|register[20][31]~q ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[16][31]~q ),
	.dataf(!\id_stage|rf|register[24][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \id_stage|forwarding_da|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N26
dffeas \id_stage|rf|register[30][31]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[31]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][31]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~2_combout  = ( \id_stage|rf|register[26][31]~q  & ( \id_stage|rf|register[18][31]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & ((\id_stage|rf|register[22][31]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][31]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[26][31]~q  & ( \id_stage|rf|register[18][31]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23]) # (\id_stage|rf|register[22][31]~q )))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[30][31]~DUPLICATE_q  & (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[26][31]~q  & ( !\id_stage|rf|register[18][31]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23] & \id_stage|rf|register[22][31]~q )))) # 
// (\inst_reg|inst [24] & (((!\inst_reg|inst [23])) # (\id_stage|rf|register[30][31]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[26][31]~q  & ( !\id_stage|rf|register[18][31]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[22][31]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[30][31]~DUPLICATE_q )))) ) ) )

	.dataa(!\id_stage|rf|register[30][31]~DUPLICATE_q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\id_stage|rf|register[22][31]~q ),
	.datae(!\id_stage|rf|register[26][31]~q ),
	.dataf(!\id_stage|rf|register[18][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \id_stage|forwarding_da|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N18
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~10_combout  = ( \id_stage|forwarding_da|Mux0~0_combout  & ( \id_stage|forwarding_da|Mux0~2_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux0~1_combout )) # (\inst_reg|inst [22] & 
// ((\id_stage|forwarding_da|Mux0~3_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux0~0_combout  & ( \id_stage|forwarding_da|Mux0~2_combout  & ( (!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux0~1_combout  & ((\inst_reg|inst [21])))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux0~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux0~0_combout  & ( !\id_stage|forwarding_da|Mux0~2_combout  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # 
// (\id_stage|forwarding_da|Mux0~1_combout ))) # (\inst_reg|inst [22] & (((\id_stage|forwarding_da|Mux0~3_combout  & \inst_reg|inst [21])))) ) ) ) # ( !\id_stage|forwarding_da|Mux0~0_combout  & ( !\id_stage|forwarding_da|Mux0~2_combout  & ( (\inst_reg|inst 
// [21] & ((!\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux0~1_combout )) # (\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux0~3_combout ))))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|forwarding_da|Mux0~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux0~3_combout ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|forwarding_da|Mux0~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~10 .lut_mask = 64'h0027AA275527FF27;
defparam \id_stage|forwarding_da|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~11_combout  = ( \id_stage|forwarding_da|Mux0~5_combout  & ( \id_stage|forwarding_da|Mux0~10_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout ) # ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux0~6_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux0~7_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux0~5_combout  & ( \id_stage|forwarding_da|Mux0~10_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (!\id_stage|forwarding_da|Mux27~3_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux0~6_combout ))) # 
// (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux0~7_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux0~5_combout  & ( !\id_stage|forwarding_da|Mux0~10_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux27~3_combout )) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux0~6_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & 
// (\id_stage|forwarding_da|Mux0~7_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux0~5_combout  & ( !\id_stage|forwarding_da|Mux0~10_combout  & ( (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout  & 
// ((\id_stage|forwarding_da|Mux0~6_combout ))) # (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux0~7_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux0~7_combout ),
	.datad(!\id_stage|forwarding_da|Mux0~6_combout ),
	.datae(!\id_stage|forwarding_da|Mux0~5_combout ),
	.dataf(!\id_stage|forwarding_da|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~11 .lut_mask = 64'h0145236789CDABEF;
defparam \id_stage|forwarding_da|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~8_combout  = ( \id_stage|forwarding_da|Mux0~11_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( ((\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7])) # 
// (\id_stage|forwarding_da|Mux12~3_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux0~11_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( (\id_stage|forwarding_da|Mux26~2_combout  & !\em_reg|malu [7]) ) ) ) # ( 
// \id_stage|forwarding_da|Mux0~11_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [31] & ( \id_stage|forwarding_da|Mux12~3_combout  ) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(gnd),
	.datad(!\em_reg|malu [7]),
	.datae(!\id_stage|forwarding_da|Mux0~11_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~8 .lut_mask = 64'h0000333355007733;
defparam \id_stage|forwarding_da|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux0~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux0~9_combout  = ( \id_stage|forwarding_da|Mux0~8_combout  ) # ( !\id_stage|forwarding_da|Mux0~8_combout  & ( (!\em_reg|malu [31] & (\exe_stage|agorithm_logic_unit|Mux0~3_combout  & (\id_stage|forwarding_da|Mux26~0_combout ))) # 
// (\em_reg|malu [31] & (((\exe_stage|agorithm_logic_unit|Mux0~3_combout  & \id_stage|forwarding_da|Mux26~0_combout )) # (\id_stage|forwarding_da|Mux26~1_combout ))) ) )

	.dataa(!\em_reg|malu [31]),
	.datab(!\exe_stage|agorithm_logic_unit|Mux0~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux0~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux0~9 .lut_mask = 64'h03570357FFFFFFFF;
defparam \id_stage|forwarding_da|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N0
cyclonev_lcell_comb \id_stage|WideNor0~0 (
// Equation(s):
// \id_stage|WideNor0~0_combout  = ( \id_stage|forwarding_db|Mux4~9_combout  & ( \id_stage|forwarding_db|Mux5~9_combout  & ( (\id_stage|forwarding_da|Mux5~11_combout  & (\id_stage|forwarding_da|Mux4~11_combout  & (!\id_stage|forwarding_da|Mux0~9_combout  $ 
// (\id_stage|forwarding_db|Mux0~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux4~9_combout  & ( \id_stage|forwarding_db|Mux5~9_combout  & ( (\id_stage|forwarding_da|Mux5~11_combout  & (!\id_stage|forwarding_da|Mux4~11_combout  & 
// (!\id_stage|forwarding_da|Mux0~9_combout  $ (\id_stage|forwarding_db|Mux0~9_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux4~9_combout  & ( !\id_stage|forwarding_db|Mux5~9_combout  & ( (!\id_stage|forwarding_da|Mux5~11_combout  & 
// (\id_stage|forwarding_da|Mux4~11_combout  & (!\id_stage|forwarding_da|Mux0~9_combout  $ (\id_stage|forwarding_db|Mux0~9_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux4~9_combout  & ( !\id_stage|forwarding_db|Mux5~9_combout  & ( 
// (!\id_stage|forwarding_da|Mux5~11_combout  & (!\id_stage|forwarding_da|Mux4~11_combout  & (!\id_stage|forwarding_da|Mux0~9_combout  $ (\id_stage|forwarding_db|Mux0~9_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux0~9_combout ),
	.datab(!\id_stage|forwarding_da|Mux5~11_combout ),
	.datac(!\id_stage|forwarding_db|Mux0~9_combout ),
	.datad(!\id_stage|forwarding_da|Mux4~11_combout ),
	.datae(!\id_stage|forwarding_db|Mux4~9_combout ),
	.dataf(!\id_stage|forwarding_db|Mux5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~0 .extended_lut = "off";
defparam \id_stage|WideNor0~0 .lut_mask = 64'h8400008421000021;
defparam \id_stage|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \id_stage|comb~13 (
// Equation(s):
// \id_stage|comb~13_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux16~10_combout  & ( ((!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & \mem_stage|dram|altsyncram_component|auto_generated|q_a [15]))) # 
// (\id_stage|forwarding_db|Mux17~0_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux16~10_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux31~2_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~13 .extended_lut = "off";
defparam \id_stage|comb~13 .lut_mask = 64'h08080808080808FF;
defparam \id_stage|comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \id_stage|comb~14 (
// Equation(s):
// \id_stage|comb~14_combout  = ( !\id_stage|comb~13_combout  & ( !\id_stage|forwarding_db|Mux16~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\id_stage|forwarding_db|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|comb~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~14 .extended_lut = "off";
defparam \id_stage|comb~14 .lut_mask = 64'hFF00FF0000000000;
defparam \id_stage|comb~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \id_stage|comb~2 (
// Equation(s):
// \id_stage|comb~2_combout  = ( \id_stage|comb~14_combout  & ( \id_stage|forwarding_da|Mux16~9_combout  & ( (!\id_stage|forwarding_db|Mux31~1_combout ) # ((!\exe_stage|agorithm_logic_unit|Mux16~6_combout ) # (\de_reg|ejal~q )) ) ) ) # ( 
// \id_stage|comb~14_combout  & ( !\id_stage|forwarding_da|Mux16~9_combout  & ( (!\de_reg|ejal~q  & (\exe_stage|agorithm_logic_unit|Mux16~6_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  $ (!\id_stage|forwarding_da|Mux26~0_combout )))) ) ) ) # ( 
// !\id_stage|comb~14_combout  & ( !\id_stage|forwarding_da|Mux16~9_combout  & ( ((!\id_stage|forwarding_da|Mux26~0_combout ) # (!\exe_stage|agorithm_logic_unit|Mux16~6_combout )) # (\de_reg|ejal~q ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\de_reg|ejal~q ),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(!\exe_stage|agorithm_logic_unit|Mux16~6_combout ),
	.datae(!\id_stage|comb~14_combout ),
	.dataf(!\id_stage|forwarding_da|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~2 .extended_lut = "off";
defparam \id_stage|comb~2 .lut_mask = 64'hFFF300480000FFBB;
defparam \id_stage|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \id_stage|WideNor0~14 (
// Equation(s):
// \id_stage|WideNor0~14_combout  = ( \id_stage|forwarding_db|Mux17~17_combout  & ( (\id_stage|forwarding_da|Mux17~9_combout  & (!\id_stage|forwarding_da|Mux31~17_combout  $ (\id_stage|forwarding_db|Mux31~15_combout ))) ) ) # ( 
// !\id_stage|forwarding_db|Mux17~17_combout  & ( (!\id_stage|forwarding_da|Mux17~9_combout  & (!\id_stage|forwarding_da|Mux31~17_combout  $ (\id_stage|forwarding_db|Mux31~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\id_stage|forwarding_da|Mux31~17_combout ),
	.datac(!\id_stage|forwarding_da|Mux17~9_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~15_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_db|Mux17~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~14 .extended_lut = "off";
defparam \id_stage|WideNor0~14 .lut_mask = 64'hC030C0300C030C03;
defparam \id_stage|WideNor0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \id_stage|WideNor0~1 (
// Equation(s):
// \id_stage|WideNor0~1_combout  = ( \id_stage|forwarding_db|Mux7~9_combout  & ( \id_stage|forwarding_da|Mux8~11_combout  & ( (\id_stage|forwarding_da|Mux7~11_combout  & (\id_stage|forwarding_db|Mux8~9_combout  & (!\id_stage|forwarding_db|Mux6~9_combout  $ 
// (\id_stage|forwarding_da|Mux6~11_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~9_combout  & ( \id_stage|forwarding_da|Mux8~11_combout  & ( (!\id_stage|forwarding_da|Mux7~11_combout  & (\id_stage|forwarding_db|Mux8~9_combout  & 
// (!\id_stage|forwarding_db|Mux6~9_combout  $ (\id_stage|forwarding_da|Mux6~11_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux7~9_combout  & ( !\id_stage|forwarding_da|Mux8~11_combout  & ( (\id_stage|forwarding_da|Mux7~11_combout  & 
// (!\id_stage|forwarding_db|Mux8~9_combout  & (!\id_stage|forwarding_db|Mux6~9_combout  $ (\id_stage|forwarding_da|Mux6~11_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux7~9_combout  & ( !\id_stage|forwarding_da|Mux8~11_combout  & ( 
// (!\id_stage|forwarding_da|Mux7~11_combout  & (!\id_stage|forwarding_db|Mux8~9_combout  & (!\id_stage|forwarding_db|Mux6~9_combout  $ (\id_stage|forwarding_da|Mux6~11_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux6~9_combout ),
	.datab(!\id_stage|forwarding_da|Mux7~11_combout ),
	.datac(!\id_stage|forwarding_da|Mux6~11_combout ),
	.datad(!\id_stage|forwarding_db|Mux8~9_combout ),
	.datae(!\id_stage|forwarding_db|Mux7~9_combout ),
	.dataf(!\id_stage|forwarding_da|Mux8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~1 .extended_lut = "off";
defparam \id_stage|WideNor0~1 .lut_mask = 64'h8400210000840021;
defparam \id_stage|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \id_stage|WideNor0~10 (
// Equation(s):
// \id_stage|WideNor0~10_combout  = ( \id_stage|forwarding_db|Mux30~12_combout  & ( \id_stage|forwarding_da|Mux24~10_combout  & ( (\id_stage|forwarding_da|Mux30~13_combout  & \id_stage|forwarding_db|Mux24~10_combout ) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux30~12_combout  & ( \id_stage|forwarding_da|Mux24~10_combout  & ( (!\id_stage|forwarding_da|Mux30~13_combout  & \id_stage|forwarding_db|Mux24~10_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux30~12_combout  & ( 
// !\id_stage|forwarding_da|Mux24~10_combout  & ( (\id_stage|forwarding_da|Mux30~13_combout  & !\id_stage|forwarding_db|Mux24~10_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux30~12_combout  & ( !\id_stage|forwarding_da|Mux24~10_combout  & ( 
// (!\id_stage|forwarding_da|Mux30~13_combout  & !\id_stage|forwarding_db|Mux24~10_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux30~13_combout ),
	.datad(!\id_stage|forwarding_db|Mux24~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux30~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~10 .extended_lut = "off";
defparam \id_stage|WideNor0~10 .lut_mask = 64'hF0000F0000F0000F;
defparam \id_stage|WideNor0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \id_stage|WideNor0~4 (
// Equation(s):
// \id_stage|WideNor0~4_combout  = ( \id_stage|forwarding_db|Mux25~10_combout  & ( \id_stage|forwarding_db|Mux26~10_combout  & ( (\id_stage|forwarding_da|Mux25~10_combout  & (\id_stage|forwarding_da|Mux26~13_combout  & 
// (!\id_stage|forwarding_da|Mux27~15_combout  $ (\id_stage|forwarding_db|Mux27~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux25~10_combout  & ( \id_stage|forwarding_db|Mux26~10_combout  & ( (!\id_stage|forwarding_da|Mux25~10_combout  & 
// (\id_stage|forwarding_da|Mux26~13_combout  & (!\id_stage|forwarding_da|Mux27~15_combout  $ (\id_stage|forwarding_db|Mux27~10_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux25~10_combout  & ( !\id_stage|forwarding_db|Mux26~10_combout  & ( 
// (\id_stage|forwarding_da|Mux25~10_combout  & (!\id_stage|forwarding_da|Mux26~13_combout  & (!\id_stage|forwarding_da|Mux27~15_combout  $ (\id_stage|forwarding_db|Mux27~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux25~10_combout  & ( 
// !\id_stage|forwarding_db|Mux26~10_combout  & ( (!\id_stage|forwarding_da|Mux25~10_combout  & (!\id_stage|forwarding_da|Mux26~13_combout  & (!\id_stage|forwarding_da|Mux27~15_combout  $ (\id_stage|forwarding_db|Mux27~10_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~15_combout ),
	.datab(!\id_stage|forwarding_db|Mux27~10_combout ),
	.datac(!\id_stage|forwarding_da|Mux25~10_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~13_combout ),
	.datae(!\id_stage|forwarding_db|Mux25~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~4 .extended_lut = "off";
defparam \id_stage|WideNor0~4 .lut_mask = 64'h9000090000900009;
defparam \id_stage|WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \id_stage|WideNor0~20 (
// Equation(s):
// \id_stage|WideNor0~20_combout  = ( \id_stage|WideNor0~10_combout  & ( \id_stage|WideNor0~4_combout  & ( (!\id_stage|comb~2_combout  & (\id_stage|WideNor0~14_combout  & \id_stage|WideNor0~1_combout )) ) ) )

	.dataa(!\id_stage|comb~2_combout ),
	.datab(gnd),
	.datac(!\id_stage|WideNor0~14_combout ),
	.datad(!\id_stage|WideNor0~1_combout ),
	.datae(!\id_stage|WideNor0~10_combout ),
	.dataf(!\id_stage|WideNor0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~20 .extended_lut = "off";
defparam \id_stage|WideNor0~20 .lut_mask = 64'h000000000000000A;
defparam \id_stage|WideNor0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \id_stage|WideNor0~11 (
// Equation(s):
// \id_stage|WideNor0~11_combout  = ( \id_stage|forwarding_db|Mux22~12_combout  & ( \id_stage|forwarding_db|Mux23~10_combout  & ( (\id_stage|forwarding_da|Mux23~10_combout  & (\id_stage|forwarding_da|Mux22~12_combout  & 
// (!\id_stage|forwarding_da|Mux29~13_combout  $ (\id_stage|forwarding_db|Mux29~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~12_combout  & ( \id_stage|forwarding_db|Mux23~10_combout  & ( (\id_stage|forwarding_da|Mux23~10_combout  & 
// (!\id_stage|forwarding_da|Mux22~12_combout  & (!\id_stage|forwarding_da|Mux29~13_combout  $ (\id_stage|forwarding_db|Mux29~10_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux22~12_combout  & ( !\id_stage|forwarding_db|Mux23~10_combout  & ( 
// (!\id_stage|forwarding_da|Mux23~10_combout  & (\id_stage|forwarding_da|Mux22~12_combout  & (!\id_stage|forwarding_da|Mux29~13_combout  $ (\id_stage|forwarding_db|Mux29~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~12_combout  & ( 
// !\id_stage|forwarding_db|Mux23~10_combout  & ( (!\id_stage|forwarding_da|Mux23~10_combout  & (!\id_stage|forwarding_da|Mux22~12_combout  & (!\id_stage|forwarding_da|Mux29~13_combout  $ (\id_stage|forwarding_db|Mux29~10_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux23~10_combout ),
	.datab(!\id_stage|forwarding_da|Mux22~12_combout ),
	.datac(!\id_stage|forwarding_da|Mux29~13_combout ),
	.datad(!\id_stage|forwarding_db|Mux29~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux22~12_combout ),
	.dataf(!\id_stage|forwarding_db|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~11 .extended_lut = "off";
defparam \id_stage|WideNor0~11 .lut_mask = 64'h8008200240041001;
defparam \id_stage|WideNor0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \id_stage|WideNor0~6 (
// Equation(s):
// \id_stage|WideNor0~6_combout  = ( \id_stage|forwarding_db|Mux19~10_combout  & ( \id_stage|forwarding_db|Mux20~10_combout  & ( (\id_stage|forwarding_da|Mux20~10_combout  & (\id_stage|forwarding_da|Mux19~10_combout  & 
// (!\id_stage|forwarding_db|Mux18~10_combout  $ (\id_stage|forwarding_da|Mux18~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~10_combout  & ( \id_stage|forwarding_db|Mux20~10_combout  & ( (\id_stage|forwarding_da|Mux20~10_combout  & 
// (!\id_stage|forwarding_da|Mux19~10_combout  & (!\id_stage|forwarding_db|Mux18~10_combout  $ (\id_stage|forwarding_da|Mux18~10_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux19~10_combout  & ( !\id_stage|forwarding_db|Mux20~10_combout  & ( 
// (!\id_stage|forwarding_da|Mux20~10_combout  & (\id_stage|forwarding_da|Mux19~10_combout  & (!\id_stage|forwarding_db|Mux18~10_combout  $ (\id_stage|forwarding_da|Mux18~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux19~10_combout  & ( 
// !\id_stage|forwarding_db|Mux20~10_combout  & ( (!\id_stage|forwarding_da|Mux20~10_combout  & (!\id_stage|forwarding_da|Mux19~10_combout  & (!\id_stage|forwarding_db|Mux18~10_combout  $ (\id_stage|forwarding_da|Mux18~10_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux18~10_combout ),
	.datab(!\id_stage|forwarding_da|Mux18~10_combout ),
	.datac(!\id_stage|forwarding_da|Mux20~10_combout ),
	.datad(!\id_stage|forwarding_da|Mux19~10_combout ),
	.datae(!\id_stage|forwarding_db|Mux19~10_combout ),
	.dataf(!\id_stage|forwarding_db|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~6 .extended_lut = "off";
defparam \id_stage|WideNor0~6 .lut_mask = 64'h9000009009000009;
defparam \id_stage|WideNor0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \id_stage|comb~15 (
// Equation(s):
// \id_stage|comb~15_combout  = ( \id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux15~10_combout  & ( ((!\id_stage|forwarding_db|Mux31~2_combout  & (!\em_reg|malu [7] & \mem_stage|dram|altsyncram_component|auto_generated|q_a [16]))) # 
// (\id_stage|forwarding_db|Mux17~0_combout ) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( \id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & (!\em_reg|malu [7] & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( \id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & (!\em_reg|malu [7] & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\id_stage|forwarding_db|Mux17~1_combout  & ( !\id_stage|forwarding_db|Mux15~10_combout  & ( (!\id_stage|forwarding_db|Mux31~2_combout  & (!\em_reg|malu [7] & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [16])) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\id_stage|forwarding_db|Mux17~1_combout ),
	.dataf(!\id_stage|forwarding_db|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~15 .extended_lut = "off";
defparam \id_stage|comb~15 .lut_mask = 64'h00C000C000C055D5;
defparam \id_stage|comb~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N51
cyclonev_lcell_comb \id_stage|comb~16 (
// Equation(s):
// \id_stage|comb~16_combout  = ( !\id_stage|comb~15_combout  & ( !\id_stage|forwarding_db|Mux15~0_combout  ) )

	.dataa(!\id_stage|forwarding_db|Mux15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|comb~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~16 .extended_lut = "off";
defparam \id_stage|comb~16 .lut_mask = 64'hAAAAAAAA00000000;
defparam \id_stage|comb~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \id_stage|comb~3 (
// Equation(s):
// \id_stage|comb~3_combout  = ( \id_stage|comb~16_combout  & ( \id_stage|forwarding_da|Mux15~9_combout  & ( ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|agorithm_logic_unit|Mux15~1_combout )) # (\de_reg|ejal~q ) ) ) ) # ( 
// \id_stage|comb~16_combout  & ( !\id_stage|forwarding_da|Mux15~9_combout  & ( (!\de_reg|ejal~q  & (\exe_stage|agorithm_logic_unit|Mux15~1_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  $ (!\id_stage|forwarding_da|Mux26~0_combout )))) ) ) ) # ( 
// !\id_stage|comb~16_combout  & ( !\id_stage|forwarding_da|Mux15~9_combout  & ( ((!\exe_stage|agorithm_logic_unit|Mux15~1_combout ) # (!\id_stage|forwarding_da|Mux26~0_combout )) # (\de_reg|ejal~q ) ) ) )

	.dataa(!\de_reg|ejal~q ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|agorithm_logic_unit|Mux15~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datae(!\id_stage|comb~16_combout ),
	.dataf(!\id_stage|forwarding_da|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~3 .extended_lut = "off";
defparam \id_stage|comb~3 .lut_mask = 64'hFFF502080000FDFD;
defparam \id_stage|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \id_stage|WideNor0~21 (
// Equation(s):
// \id_stage|WideNor0~21_combout  = ( !\id_stage|forwarding_da|Mux21~12_combout  & ( (!\id_stage|forwarding_da|Mux21~11_combout  & ((!\mem_stage|dram|altsyncram_component|auto_generated|q_a [10]) # ((!\id_stage|forwarding_da|Mux26~2_combout ) # (\em_reg|malu 
// [7])))) ) )

	.dataa(!\id_stage|forwarding_da|Mux21~11_combout ),
	.datab(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datad(!\em_reg|malu [7]),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux21~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~21 .extended_lut = "off";
defparam \id_stage|WideNor0~21 .lut_mask = 64'hA8AAA8AA00000000;
defparam \id_stage|WideNor0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~1_combout  = (\inst_reg|inst [9] & \id_stage|forwarding_da|Mux31~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [9]),
	.datad(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~1 .lut_mask = 64'h000F000F000F000F;
defparam \id_stage|forwarding_da|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~0_combout  = ( \id_stage|forwarding_da|Mux31~0_combout  & ( \exe_stage|call_sub|y[3]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exe_stage|call_sub|y[3]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \id_stage|forwarding_da|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \id_stage|WideNor0~7 (
// Equation(s):
// \id_stage|WideNor0~7_combout  = ( \id_stage|forwarding_db|Mux28~10_combout  & ( \id_stage|forwarding_da|Mux28~11_combout  & ( !\id_stage|WideNor0~21_combout  $ (!\id_stage|forwarding_db|Mux21~10_combout ) ) ) ) # ( \id_stage|forwarding_db|Mux28~10_combout 
//  & ( !\id_stage|forwarding_da|Mux28~11_combout  & ( (!\id_stage|forwarding_da|Mux28~1_combout  & (\id_stage|forwarding_da|Mux28~0_combout  & (!\id_stage|WideNor0~21_combout  $ (!\id_stage|forwarding_db|Mux21~10_combout )))) # 
// (\id_stage|forwarding_da|Mux28~1_combout  & (!\id_stage|WideNor0~21_combout  $ ((!\id_stage|forwarding_db|Mux21~10_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux28~10_combout  & ( !\id_stage|forwarding_da|Mux28~11_combout  & ( 
// (!\id_stage|forwarding_da|Mux28~1_combout  & (!\id_stage|forwarding_da|Mux28~0_combout  & (!\id_stage|WideNor0~21_combout  $ (!\id_stage|forwarding_db|Mux21~10_combout )))) ) ) )

	.dataa(!\id_stage|WideNor0~21_combout ),
	.datab(!\id_stage|forwarding_da|Mux28~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux21~10_combout ),
	.datad(!\id_stage|forwarding_da|Mux28~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux28~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~7 .extended_lut = "off";
defparam \id_stage|WideNor0~7 .lut_mask = 64'h4800125A00005A5A;
defparam \id_stage|WideNor0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
cyclonev_lcell_comb \id_stage|comb~17 (
// Equation(s):
// \id_stage|comb~17_combout  = ( \id_stage|forwarding_da|Mux3~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (((!\em_reg|malu [7] & \id_stage|forwarding_da|Mux12~2_combout )))) # 
// (\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|forwarding_da|Mux12~1_combout )) ) ) ) # ( !\id_stage|forwarding_da|Mux3~10_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( (!\em_reg|malu [7] & 
// (!\id_stage|forwarding_da|Mux12~0_combout  & \id_stage|forwarding_da|Mux12~2_combout )) ) ) ) # ( \id_stage|forwarding_da|Mux3~10_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [28] & ( (\id_stage|forwarding_da|Mux12~1_combout  & 
// \id_stage|forwarding_da|Mux12~0_combout ) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux3~10_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~17 .extended_lut = "off";
defparam \id_stage|comb~17 .lut_mask = 64'h0000050500C005C5;
defparam \id_stage|comb~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N48
cyclonev_lcell_comb \id_stage|comb~4 (
// Equation(s):
// \id_stage|comb~4_combout  = ( !\id_stage|comb~17_combout  & ( \id_stage|forwarding_db|Mux3~9_combout  & ( (!\id_stage|forwarding_da|Mux3~0_combout  & ((!\id_stage|forwarding_da|Mux26~0_combout ) # (!\exe_stage|call_sub|y[28]~171_combout ))) ) ) ) # ( 
// \id_stage|comb~17_combout  & ( !\id_stage|forwarding_db|Mux3~9_combout  & ( (!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[28]~171_combout ) ) ) ) # ( !\id_stage|comb~17_combout  & ( !\id_stage|forwarding_db|Mux3~9_combout  & ( 
// (!\exe_stage|call_sub|y[28]~171_combout  & (((\id_stage|forwarding_da|Mux3~0_combout )))) # (\exe_stage|call_sub|y[28]~171_combout  & (!\id_stage|forwarding_db|Mux31~1_combout  $ (((!\id_stage|forwarding_da|Mux26~0_combout  & 
// !\id_stage|forwarding_da|Mux3~0_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\exe_stage|call_sub|y[28]~171_combout ),
	.datad(!\id_stage|forwarding_da|Mux3~0_combout ),
	.datae(!\id_stage|comb~17_combout ),
	.dataf(!\id_stage|forwarding_db|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~4 .extended_lut = "off";
defparam \id_stage|comb~4 .lut_mask = 64'h06FAFAFAFC000000;
defparam \id_stage|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N51
cyclonev_lcell_comb \id_stage|comb~18 (
// Equation(s):
// \id_stage|comb~18_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( \id_stage|forwarding_da|Mux2~12_combout  & ( (!\id_stage|forwarding_da|Mux12~2_combout  & (((\id_stage|forwarding_da|Mux12~0_combout )))) # 
// (\id_stage|forwarding_da|Mux12~2_combout  & ((!\id_stage|forwarding_da|Mux12~0_combout  & (!\em_reg|malu [7])) # (\id_stage|forwarding_da|Mux12~0_combout  & ((\id_stage|forwarding_da|Mux12~1_combout ))))) ) ) ) # ( 
// !\mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( \id_stage|forwarding_da|Mux2~12_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & ((!\id_stage|forwarding_da|Mux12~2_combout ) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # 
// ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [29] & ( !\id_stage|forwarding_da|Mux2~12_combout  & ( (!\em_reg|malu [7] & (\id_stage|forwarding_da|Mux12~2_combout  & !\id_stage|forwarding_da|Mux12~0_combout )) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\id_stage|forwarding_da|Mux2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~18 .extended_lut = "off";
defparam \id_stage|comb~18 .lut_mask = 64'h00000A0000F30AF3;
defparam \id_stage|comb~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N42
cyclonev_lcell_comb \id_stage|comb~0 (
// Equation(s):
// \id_stage|comb~0_combout  = ( \id_stage|comb~18_combout  & ( (!\id_stage|forwarding_db|Mux2~9_combout  & ((!\exe_stage|call_sub|y[29]~180_combout ) # (!\id_stage|forwarding_db|Mux31~1_combout ))) ) ) # ( !\id_stage|comb~18_combout  & ( 
// (!\exe_stage|call_sub|y[29]~180_combout  & (\id_stage|forwarding_db|Mux2~9_combout )) # (\exe_stage|call_sub|y[29]~180_combout  & (!\id_stage|forwarding_da|Mux26~0_combout  $ (((!\id_stage|forwarding_db|Mux2~9_combout  & 
// !\id_stage|forwarding_db|Mux31~1_combout ))))) ) )

	.dataa(!\exe_stage|call_sub|y[29]~180_combout ),
	.datab(!\id_stage|forwarding_db|Mux2~9_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|comb~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~0 .extended_lut = "off";
defparam \id_stage|comb~0 .lut_mask = 64'h36723672CC88CC88;
defparam \id_stage|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \id_stage|WideNor0~19 (
// Equation(s):
// \id_stage|WideNor0~19_combout  = ( !\id_stage|comb~4_combout  & ( !\id_stage|comb~0_combout  & ( (!\id_stage|comb~3_combout  & (\id_stage|WideNor0~7_combout  & (!\id_stage|forwarding_db|Mux1~9_combout  $ (\id_stage|forwarding_da|Mux1~9_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux1~9_combout ),
	.datab(!\id_stage|forwarding_da|Mux1~9_combout ),
	.datac(!\id_stage|comb~3_combout ),
	.datad(!\id_stage|WideNor0~7_combout ),
	.datae(!\id_stage|comb~4_combout ),
	.dataf(!\id_stage|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~19 .extended_lut = "off";
defparam \id_stage|WideNor0~19 .lut_mask = 64'h0090000000000000;
defparam \id_stage|WideNor0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \id_stage|WideNor0~3 (
// Equation(s):
// \id_stage|WideNor0~3_combout  = ( \id_stage|forwarding_db|Mux13~12_combout  & ( \id_stage|forwarding_da|Mux13~12_combout  & ( (!\id_stage|forwarding_db|Mux14~12_combout  & (!\id_stage|forwarding_da|Mux14~12_combout  & 
// (!\id_stage|forwarding_da|Mux12~16_combout  $ (\id_stage|forwarding_db|Mux12~12_combout )))) # (\id_stage|forwarding_db|Mux14~12_combout  & (\id_stage|forwarding_da|Mux14~12_combout  & (!\id_stage|forwarding_da|Mux12~16_combout  $ 
// (\id_stage|forwarding_db|Mux12~12_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux13~12_combout  & ( !\id_stage|forwarding_da|Mux13~12_combout  & ( (!\id_stage|forwarding_db|Mux14~12_combout  & (!\id_stage|forwarding_da|Mux14~12_combout  & 
// (!\id_stage|forwarding_da|Mux12~16_combout  $ (\id_stage|forwarding_db|Mux12~12_combout )))) # (\id_stage|forwarding_db|Mux14~12_combout  & (\id_stage|forwarding_da|Mux14~12_combout  & (!\id_stage|forwarding_da|Mux12~16_combout  $ 
// (\id_stage|forwarding_db|Mux12~12_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux14~12_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~16_combout ),
	.datac(!\id_stage|forwarding_da|Mux14~12_combout ),
	.datad(!\id_stage|forwarding_db|Mux12~12_combout ),
	.datae(!\id_stage|forwarding_db|Mux13~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux13~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~3 .extended_lut = "off";
defparam \id_stage|WideNor0~3 .lut_mask = 64'h8421000000008421;
defparam \id_stage|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
cyclonev_lcell_comb \id_stage|WideNor0~2 (
// Equation(s):
// \id_stage|WideNor0~2_combout  = ( \id_stage|forwarding_da|Mux9~12_combout  & ( \id_stage|forwarding_da|Mux10~12_combout  & ( (\id_stage|forwarding_db|Mux9~12_combout  & (\id_stage|forwarding_db|Mux10~12_combout  & 
// (!\id_stage|forwarding_db|Mux11~12_combout  $ (\id_stage|forwarding_da|Mux11~12_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux9~12_combout  & ( \id_stage|forwarding_da|Mux10~12_combout  & ( (!\id_stage|forwarding_db|Mux9~12_combout  & 
// (\id_stage|forwarding_db|Mux10~12_combout  & (!\id_stage|forwarding_db|Mux11~12_combout  $ (\id_stage|forwarding_da|Mux11~12_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux9~12_combout  & ( !\id_stage|forwarding_da|Mux10~12_combout  & ( 
// (\id_stage|forwarding_db|Mux9~12_combout  & (!\id_stage|forwarding_db|Mux10~12_combout  & (!\id_stage|forwarding_db|Mux11~12_combout  $ (\id_stage|forwarding_da|Mux11~12_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux9~12_combout  & ( 
// !\id_stage|forwarding_da|Mux10~12_combout  & ( (!\id_stage|forwarding_db|Mux9~12_combout  & (!\id_stage|forwarding_db|Mux10~12_combout  & (!\id_stage|forwarding_db|Mux11~12_combout  $ (\id_stage|forwarding_da|Mux11~12_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux9~12_combout ),
	.datab(!\id_stage|forwarding_db|Mux11~12_combout ),
	.datac(!\id_stage|forwarding_db|Mux10~12_combout ),
	.datad(!\id_stage|forwarding_da|Mux11~12_combout ),
	.datae(!\id_stage|forwarding_da|Mux9~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~2 .extended_lut = "off";
defparam \id_stage|WideNor0~2 .lut_mask = 64'h8020401008020401;
defparam \id_stage|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \id_stage|WideNor0~15 (
// Equation(s):
// \id_stage|WideNor0~15_combout  = ( \id_stage|WideNor0~3_combout  & ( \id_stage|WideNor0~2_combout  & ( (\id_stage|WideNor0~20_combout  & (\id_stage|WideNor0~11_combout  & (\id_stage|WideNor0~6_combout  & \id_stage|WideNor0~19_combout ))) ) ) )

	.dataa(!\id_stage|WideNor0~20_combout ),
	.datab(!\id_stage|WideNor0~11_combout ),
	.datac(!\id_stage|WideNor0~6_combout ),
	.datad(!\id_stage|WideNor0~19_combout ),
	.datae(!\id_stage|WideNor0~3_combout ),
	.dataf(!\id_stage|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~15 .extended_lut = "off";
defparam \id_stage|WideNor0~15 .lut_mask = 64'h0000000000000001;
defparam \id_stage|WideNor0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \inst_reg|inst[20]~0 (
// Equation(s):
// \inst_reg|inst[20]~0_combout  = ( \id_stage|WideNor0~0_combout  & ( \id_stage|WideNor0~15_combout  & ( (!\resetn~input_o ) # (((!\inst_reg|inst [26] & \id_stage|cu|comb~4_combout )) # (\id_stage|cu|comb~0_combout )) ) ) ) # ( !\id_stage|WideNor0~0_combout 
//  & ( \id_stage|WideNor0~15_combout  & ( (!\resetn~input_o ) # (((\inst_reg|inst [26] & \id_stage|cu|comb~4_combout )) # (\id_stage|cu|comb~0_combout )) ) ) ) # ( \id_stage|WideNor0~0_combout  & ( !\id_stage|WideNor0~15_combout  & ( (!\resetn~input_o ) # 
// (((\inst_reg|inst [26] & \id_stage|cu|comb~4_combout )) # (\id_stage|cu|comb~0_combout )) ) ) ) # ( !\id_stage|WideNor0~0_combout  & ( !\id_stage|WideNor0~15_combout  & ( (!\resetn~input_o ) # (((\inst_reg|inst [26] & \id_stage|cu|comb~4_combout )) # 
// (\id_stage|cu|comb~0_combout )) ) ) )

	.dataa(!\resetn~input_o ),
	.datab(!\id_stage|cu|comb~0_combout ),
	.datac(!\inst_reg|inst [26]),
	.datad(!\id_stage|cu|comb~4_combout ),
	.datae(!\id_stage|WideNor0~0_combout ),
	.dataf(!\id_stage|WideNor0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_reg|inst[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_reg|inst[20]~0 .extended_lut = "off";
defparam \inst_reg|inst[20]~0 .lut_mask = 64'hBBBFBBBFBBBFBBFB;
defparam \inst_reg|inst[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N53
dffeas \inst_reg|inst[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[27] .is_wysiwyg = "true";
defparam \inst_reg|inst[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \id_stage|cu|comb~0 (
// Equation(s):
// \id_stage|cu|comb~0_combout  = ( !\inst_reg|inst [31] & ( !\inst_reg|inst [28] & ( (\inst_reg|inst [27] & (!\inst_reg|inst [29] & !\inst_reg|inst [30])) ) ) )

	.dataa(gnd),
	.datab(!\inst_reg|inst [27]),
	.datac(!\inst_reg|inst [29]),
	.datad(!\inst_reg|inst [30]),
	.datae(!\inst_reg|inst [31]),
	.dataf(!\inst_reg|inst [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|comb~0 .extended_lut = "off";
defparam \id_stage|cu|comb~0 .lut_mask = 64'h3000000000000000;
defparam \id_stage|cu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \id_stage|cu|jal (
// Equation(s):
// \id_stage|cu|jal~combout  = (\inst_reg|inst [26] & \id_stage|cu|comb~0_combout )

	.dataa(!\inst_reg|inst [26]),
	.datab(gnd),
	.datac(!\id_stage|cu|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|jal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|jal .extended_lut = "off";
defparam \id_stage|cu|jal .lut_mask = 64'h0505050505050505;
defparam \id_stage|cu|jal .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N17
dffeas \de_reg|ejal (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\id_stage|cu|jal~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\de_reg|ealuc[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ejal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ejal .is_wysiwyg = "true";
defparam \de_reg|ejal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N36
cyclonev_lcell_comb \id_stage|Equal19~4 (
// Equation(s):
// \id_stage|Equal19~4_combout  = ( \de_reg|ern0 [0] & ( (\inst_reg|inst [16] & (!\inst_reg|inst [20] $ (((\de_reg|ern0 [4]) # (\de_reg|ejal~q ))))) ) ) # ( !\de_reg|ern0 [0] & ( (!\de_reg|ejal~q  & (!\inst_reg|inst [16] & (!\de_reg|ern0 [4] $ 
// (\inst_reg|inst [20])))) # (\de_reg|ejal~q  & (((\inst_reg|inst [20] & \inst_reg|inst [16])))) ) )

	.dataa(!\de_reg|ejal~q ),
	.datab(!\de_reg|ern0 [4]),
	.datac(!\inst_reg|inst [20]),
	.datad(!\inst_reg|inst [16]),
	.datae(gnd),
	.dataf(!\de_reg|ern0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal19~4 .extended_lut = "off";
defparam \id_stage|Equal19~4 .lut_mask = 64'h8205820500870087;
defparam \id_stage|Equal19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \id_stage|Equal19~3 (
// Equation(s):
// \id_stage|Equal19~3_combout  = ( \inst_reg|inst [19] & ( \de_reg|ern0 [3] & ( (!\inst_reg|inst [17] & (!\de_reg|ern0 [1] & (!\inst_reg|inst [18] $ (\de_reg|ern0 [2])))) # (\inst_reg|inst [17] & (\de_reg|ern0 [1] & (!\inst_reg|inst [18] $ (\de_reg|ern0 
// [2])))) ) ) ) # ( !\inst_reg|inst [19] & ( !\de_reg|ern0 [3] & ( (!\inst_reg|inst [17] & (!\de_reg|ern0 [1] & (!\inst_reg|inst [18] $ (\de_reg|ern0 [2])))) # (\inst_reg|inst [17] & (\de_reg|ern0 [1] & (!\inst_reg|inst [18] $ (\de_reg|ern0 [2])))) ) ) )

	.dataa(!\inst_reg|inst [17]),
	.datab(!\inst_reg|inst [18]),
	.datac(!\de_reg|ern0 [1]),
	.datad(!\de_reg|ern0 [2]),
	.datae(!\inst_reg|inst [19]),
	.dataf(!\de_reg|ern0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal19~3 .extended_lut = "off";
defparam \id_stage|Equal19~3 .lut_mask = 64'h8421000000008421;
defparam \id_stage|Equal19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \id_stage|Equal19~2 (
// Equation(s):
// \id_stage|Equal19~2_combout  = ( \inst_reg|inst [18] & ( \id_stage|Equal19~3_combout  & ( (\id_stage|Equal19~4_combout  & ((!\de_reg|ejal~q ) # ((\inst_reg|inst [19] & \inst_reg|inst [17])))) ) ) ) # ( !\inst_reg|inst [18] & ( \id_stage|Equal19~3_combout  
// & ( (!\de_reg|ejal~q  & \id_stage|Equal19~4_combout ) ) ) ) # ( \inst_reg|inst [18] & ( !\id_stage|Equal19~3_combout  & ( (\de_reg|ejal~q  & (\inst_reg|inst [19] & (\inst_reg|inst [17] & \id_stage|Equal19~4_combout ))) ) ) )

	.dataa(!\de_reg|ejal~q ),
	.datab(!\inst_reg|inst [19]),
	.datac(!\inst_reg|inst [17]),
	.datad(!\id_stage|Equal19~4_combout ),
	.datae(!\inst_reg|inst [18]),
	.dataf(!\id_stage|Equal19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal19~2 .extended_lut = "off";
defparam \id_stage|Equal19~2 .lut_mask = 64'h0000000100AA00AB;
defparam \id_stage|Equal19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N9
cyclonev_lcell_comb \prog_cnt|pc[28]~4 (
// Equation(s):
// \prog_cnt|pc[28]~4_combout  = ( \id_stage|cu|wmem~0_combout  ) # ( !\id_stage|cu|wmem~0_combout  & ( (!\resetn~input_o ) # ((!\de_reg|em2reg~q ) # ((!\id_stage|Equal18~0_combout  & !\id_stage|Equal19~2_combout ))) ) )

	.dataa(!\id_stage|Equal18~0_combout ),
	.datab(!\id_stage|Equal19~2_combout ),
	.datac(!\resetn~input_o ),
	.datad(!\de_reg|em2reg~q ),
	.datae(gnd),
	.dataf(!\id_stage|cu|wmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc[28]~4 .extended_lut = "off";
defparam \prog_cnt|pc[28]~4 .lut_mask = 64'hFFF8FFF8FFFFFFFF;
defparam \prog_cnt|pc[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N4
dffeas \inst_reg|dpc4[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[7] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N52
dffeas \inst_reg|dpc4[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[6] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \inst_reg|dpc4[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[5] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N7
dffeas \inst_reg|dpc4[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[4] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N34
dffeas \inst_reg|dpc4[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[3] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \inst_reg|dpc4[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[2] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \id_stage|Add0~1 (
// Equation(s):
// \id_stage|Add0~1_sumout  = SUM(( \inst_reg|inst [0] ) + ( \inst_reg|dpc4 [2] ) + ( !VCC ))
// \id_stage|Add0~2  = CARRY(( \inst_reg|inst [0] ) + ( \inst_reg|dpc4 [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [2]),
	.datad(!\inst_reg|inst [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~1_sumout ),
	.cout(\id_stage|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~1 .extended_lut = "off";
defparam \id_stage|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \id_stage|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N3
cyclonev_lcell_comb \id_stage|Add0~5 (
// Equation(s):
// \id_stage|Add0~5_sumout  = SUM(( \inst_reg|inst [1] ) + ( \inst_reg|dpc4 [3] ) + ( \id_stage|Add0~2  ))
// \id_stage|Add0~6  = CARRY(( \inst_reg|inst [1] ) + ( \inst_reg|dpc4 [3] ) + ( \id_stage|Add0~2  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [1]),
	.datac(!\inst_reg|dpc4 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~5_sumout ),
	.cout(\id_stage|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~5 .extended_lut = "off";
defparam \id_stage|Add0~5 .lut_mask = 64'h0000F0F000003333;
defparam \id_stage|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \id_stage|Add0~9 (
// Equation(s):
// \id_stage|Add0~9_sumout  = SUM(( \inst_reg|inst [2] ) + ( \inst_reg|dpc4 [4] ) + ( \id_stage|Add0~6  ))
// \id_stage|Add0~10  = CARRY(( \inst_reg|inst [2] ) + ( \inst_reg|dpc4 [4] ) + ( \id_stage|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst_reg|dpc4 [4]),
	.datac(!\inst_reg|inst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~9_sumout ),
	.cout(\id_stage|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~9 .extended_lut = "off";
defparam \id_stage|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \id_stage|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \id_stage|Add0~13 (
// Equation(s):
// \id_stage|Add0~13_sumout  = SUM(( \inst_reg|inst [3] ) + ( \inst_reg|dpc4 [5] ) + ( \id_stage|Add0~10  ))
// \id_stage|Add0~14  = CARRY(( \inst_reg|inst [3] ) + ( \inst_reg|dpc4 [5] ) + ( \id_stage|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [5]),
	.datad(!\inst_reg|inst [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~13_sumout ),
	.cout(\id_stage|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~13 .extended_lut = "off";
defparam \id_stage|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \id_stage|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \id_stage|Add0~17 (
// Equation(s):
// \id_stage|Add0~17_sumout  = SUM(( \inst_reg|inst [4] ) + ( \inst_reg|dpc4 [6] ) + ( \id_stage|Add0~14  ))
// \id_stage|Add0~18  = CARRY(( \inst_reg|inst [4] ) + ( \inst_reg|dpc4 [6] ) + ( \id_stage|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst_reg|dpc4 [6]),
	.datac(gnd),
	.datad(!\inst_reg|inst [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~17_sumout ),
	.cout(\id_stage|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~17 .extended_lut = "off";
defparam \id_stage|Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \id_stage|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N15
cyclonev_lcell_comb \id_stage|Add0~21 (
// Equation(s):
// \id_stage|Add0~21_sumout  = SUM(( \inst_reg|inst [5] ) + ( \inst_reg|dpc4 [7] ) + ( \id_stage|Add0~18  ))
// \id_stage|Add0~22  = CARRY(( \inst_reg|inst [5] ) + ( \inst_reg|dpc4 [7] ) + ( \id_stage|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [7]),
	.datad(!\inst_reg|inst [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~21_sumout ),
	.cout(\id_stage|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~21 .extended_lut = "off";
defparam \id_stage|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \id_stage|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~3 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~3_combout  = ( \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( (!\de_reg|ejal~q  & \id_stage|forwarding_db|Mux31~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\de_reg|ejal~q ),
	.datad(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~3 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~3 .lut_mask = 64'h0000000000F000F0;
defparam \id_stage|forwarding_db|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux31~14 (
// Equation(s):
// \id_stage|forwarding_db|Mux31~14_combout  = ( \id_stage|forwarding_db|Mux31~13_combout  & ( \mem_stage|mem_out_mux|y[0]~0_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (((!\id_stage|forwarding_db|Mux17~7_combout )))) # 
// (\id_stage|forwarding_db|Mux17~0_combout  & (((\em_reg|malu [0] & \id_stage|forwarding_db|Mux17~7_combout )) # (\id_stage|forwarding_db|Mux17~1_combout ))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~13_combout  & ( \mem_stage|mem_out_mux|y[0]~0_combout  & ( 
// (!\id_stage|forwarding_db|Mux17~7_combout  & (((!\id_stage|forwarding_db|Mux17~0_combout )))) # (\id_stage|forwarding_db|Mux17~7_combout  & (!\id_stage|forwarding_db|Mux17~1_combout  & (\em_reg|malu [0] & \id_stage|forwarding_db|Mux17~0_combout ))) ) ) ) 
// # ( \id_stage|forwarding_db|Mux31~13_combout  & ( !\mem_stage|mem_out_mux|y[0]~0_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & (((\em_reg|malu [0] & \id_stage|forwarding_db|Mux17~7_combout )) # (\id_stage|forwarding_db|Mux17~1_combout ))) ) ) ) 
// # ( !\id_stage|forwarding_db|Mux31~13_combout  & ( !\mem_stage|mem_out_mux|y[0]~0_combout  & ( (!\id_stage|forwarding_db|Mux17~1_combout  & (\em_reg|malu [0] & (\id_stage|forwarding_db|Mux17~7_combout  & \id_stage|forwarding_db|Mux17~0_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datab(!\em_reg|malu [0]),
	.datac(!\id_stage|forwarding_db|Mux17~7_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~13_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux31~14 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux31~14 .lut_mask = 64'h00020057F002F057;
defparam \id_stage|forwarding_db|Mux31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~16 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~16_combout  = ( \id_stage|forwarding_da|Mux31~11_combout  & ( \mem_stage|mem_out_mux|y[0]~0_combout  & ( ((!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [0])))) # 
// (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux31~11_combout  & ( \mem_stage|mem_out_mux|y[0]~0_combout  & ( (!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [0]))) ) ) ) # ( 
// \id_stage|forwarding_da|Mux31~11_combout  & ( !\mem_stage|mem_out_mux|y[0]~0_combout  & ( ((\id_stage|forwarding_da|Mux12~0_combout  & (\em_reg|malu [0] & !\id_stage|fwda [1]))) # (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux31~11_combout  & ( !\mem_stage|mem_out_mux|y[0]~0_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (\em_reg|malu [0] & !\id_stage|fwda [1])) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\em_reg|malu [0]),
	.datad(!\id_stage|fwda [1]),
	.datae(!\id_stage|forwarding_da|Mux31~11_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~16 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~16 .lut_mask = 64'h03005755CF00DF55;
defparam \id_stage|forwarding_da|Mux31~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \id_stage|comb~1 (
// Equation(s):
// \id_stage|comb~1_combout  = ( !\id_stage|forwarding_db|Mux31~14_combout  & ( \id_stage|forwarding_da|Mux31~16_combout  & ( !\id_stage|forwarding_db|Mux31~3_combout  ) ) ) # ( \id_stage|forwarding_db|Mux31~14_combout  & ( 
// !\id_stage|forwarding_da|Mux31~16_combout  & ( (!\id_stage|forwarding_da|Mux31~1_combout  & ((!\id_stage|forwarding_da|Mux31~13_combout ) # (!\inst_reg|inst [6]))) ) ) ) # ( !\id_stage|forwarding_db|Mux31~14_combout  & ( 
// !\id_stage|forwarding_da|Mux31~16_combout  & ( !\id_stage|forwarding_db|Mux31~3_combout  $ (((!\id_stage|forwarding_da|Mux31~1_combout  & ((!\id_stage|forwarding_da|Mux31~13_combout ) # (!\inst_reg|inst [6]))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~3_combout ),
	.datac(!\inst_reg|inst [6]),
	.datad(!\id_stage|forwarding_da|Mux31~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux31~14_combout ),
	.dataf(!\id_stage|forwarding_da|Mux31~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~1 .extended_lut = "off";
defparam \id_stage|comb~1 .lut_mask = 64'h36CCFA00CCCC0000;
defparam \id_stage|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \id_stage|WideNor0~5 (
// Equation(s):
// \id_stage|WideNor0~5_combout  = ( !\id_stage|comb~4_combout  & ( \id_stage|forwarding_db|Mux17~17_combout  & ( (\id_stage|forwarding_da|Mux17~9_combout  & (!\id_stage|comb~1_combout  & (!\id_stage|comb~2_combout  & !\id_stage|comb~3_combout ))) ) ) ) # ( 
// !\id_stage|comb~4_combout  & ( !\id_stage|forwarding_db|Mux17~17_combout  & ( (!\id_stage|forwarding_da|Mux17~9_combout  & (!\id_stage|comb~1_combout  & (!\id_stage|comb~2_combout  & !\id_stage|comb~3_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux17~9_combout ),
	.datab(!\id_stage|comb~1_combout ),
	.datac(!\id_stage|comb~2_combout ),
	.datad(!\id_stage|comb~3_combout ),
	.datae(!\id_stage|comb~4_combout ),
	.dataf(!\id_stage|forwarding_db|Mux17~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~5 .extended_lut = "off";
defparam \id_stage|WideNor0~5 .lut_mask = 64'h8000000040000000;
defparam \id_stage|WideNor0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \id_stage|WideNor0~17 (
// Equation(s):
// \id_stage|WideNor0~17_combout  = ( \id_stage|forwarding_db|Mux30~12_combout  & ( \id_stage|forwarding_da|Mux30~13_combout  & ( (!\id_stage|forwarding_da|Mux1~9_combout  & (!\id_stage|forwarding_db|Mux1~9_combout  & 
// (!\id_stage|forwarding_db|Mux29~10_combout  $ (\id_stage|forwarding_da|Mux29~13_combout )))) # (\id_stage|forwarding_da|Mux1~9_combout  & (\id_stage|forwarding_db|Mux1~9_combout  & (!\id_stage|forwarding_db|Mux29~10_combout  $ 
// (\id_stage|forwarding_da|Mux29~13_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux30~12_combout  & ( !\id_stage|forwarding_da|Mux30~13_combout  & ( (!\id_stage|forwarding_da|Mux1~9_combout  & (!\id_stage|forwarding_db|Mux1~9_combout  & 
// (!\id_stage|forwarding_db|Mux29~10_combout  $ (\id_stage|forwarding_da|Mux29~13_combout )))) # (\id_stage|forwarding_da|Mux1~9_combout  & (\id_stage|forwarding_db|Mux1~9_combout  & (!\id_stage|forwarding_db|Mux29~10_combout  $ 
// (\id_stage|forwarding_da|Mux29~13_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux1~9_combout ),
	.datab(!\id_stage|forwarding_db|Mux29~10_combout ),
	.datac(!\id_stage|forwarding_da|Mux29~13_combout ),
	.datad(!\id_stage|forwarding_db|Mux1~9_combout ),
	.datae(!\id_stage|forwarding_db|Mux30~12_combout ),
	.dataf(!\id_stage|forwarding_da|Mux30~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~17 .extended_lut = "off";
defparam \id_stage|WideNor0~17 .lut_mask = 64'h8241000000008241;
defparam \id_stage|WideNor0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \id_stage|WideNor0~18 (
// Equation(s):
// \id_stage|WideNor0~18_combout  = ( \id_stage|WideNor0~17_combout  & ( (\id_stage|WideNor0~7_combout  & (!\id_stage|forwarding_da|Mux24~10_combout  $ (\id_stage|forwarding_db|Mux24~10_combout ))) ) )

	.dataa(!\id_stage|forwarding_da|Mux24~10_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_db|Mux24~10_combout ),
	.datad(!\id_stage|WideNor0~7_combout ),
	.datae(gnd),
	.dataf(!\id_stage|WideNor0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~18 .extended_lut = "off";
defparam \id_stage|WideNor0~18 .lut_mask = 64'h0000000000A500A5;
defparam \id_stage|WideNor0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \id_stage|WideNor0~12 (
// Equation(s):
// \id_stage|WideNor0~12_combout  = ( \id_stage|WideNor0~6_combout  & ( \id_stage|WideNor0~18_combout  & ( (!\id_stage|forwarding_da|Mux23~10_combout  & (!\id_stage|forwarding_db|Mux23~10_combout  & (!\id_stage|forwarding_da|Mux22~12_combout  $ 
// (\id_stage|forwarding_db|Mux22~12_combout )))) # (\id_stage|forwarding_da|Mux23~10_combout  & (\id_stage|forwarding_db|Mux23~10_combout  & (!\id_stage|forwarding_da|Mux22~12_combout  $ (\id_stage|forwarding_db|Mux22~12_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux23~10_combout ),
	.datab(!\id_stage|forwarding_da|Mux22~12_combout ),
	.datac(!\id_stage|forwarding_db|Mux22~12_combout ),
	.datad(!\id_stage|forwarding_db|Mux23~10_combout ),
	.datae(!\id_stage|WideNor0~6_combout ),
	.dataf(!\id_stage|WideNor0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~12 .extended_lut = "off";
defparam \id_stage|WideNor0~12 .lut_mask = 64'h0000000000008241;
defparam \id_stage|WideNor0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \id_stage|WideNor0~13 (
// Equation(s):
// \id_stage|WideNor0~13_combout  = ( \id_stage|WideNor0~3_combout  & ( \id_stage|WideNor0~12_combout  & ( (\id_stage|WideNor0~4_combout  & (!\id_stage|comb~0_combout  & (\id_stage|WideNor0~5_combout  & \id_stage|WideNor0~2_combout ))) ) ) )

	.dataa(!\id_stage|WideNor0~4_combout ),
	.datab(!\id_stage|comb~0_combout ),
	.datac(!\id_stage|WideNor0~5_combout ),
	.datad(!\id_stage|WideNor0~2_combout ),
	.datae(!\id_stage|WideNor0~3_combout ),
	.dataf(!\id_stage|WideNor0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~13 .extended_lut = "off";
defparam \id_stage|WideNor0~13 .lut_mask = 64'h0000000000000004;
defparam \id_stage|WideNor0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \id_stage|cu|pcsource[0]~2 (
// Equation(s):
// \id_stage|cu|pcsource[0]~2_combout  = ( \id_stage|WideNor0~0_combout  & ( \id_stage|WideNor0~13_combout  & ( (!\id_stage|cu|comb~0_combout  & ((!\id_stage|cu|comb~4_combout ) # (!\inst_reg|inst [26] $ (\id_stage|WideNor0~1_combout )))) ) ) ) # ( 
// !\id_stage|WideNor0~0_combout  & ( \id_stage|WideNor0~13_combout  & ( (!\id_stage|cu|comb~0_combout  & ((!\inst_reg|inst [26]) # (!\id_stage|cu|comb~4_combout ))) ) ) ) # ( \id_stage|WideNor0~0_combout  & ( !\id_stage|WideNor0~13_combout  & ( 
// (!\id_stage|cu|comb~0_combout  & ((!\inst_reg|inst [26]) # (!\id_stage|cu|comb~4_combout ))) ) ) ) # ( !\id_stage|WideNor0~0_combout  & ( !\id_stage|WideNor0~13_combout  & ( (!\id_stage|cu|comb~0_combout  & ((!\inst_reg|inst [26]) # 
// (!\id_stage|cu|comb~4_combout ))) ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\id_stage|cu|comb~0_combout ),
	.datac(!\id_stage|cu|comb~4_combout ),
	.datad(!\id_stage|WideNor0~1_combout ),
	.datae(!\id_stage|WideNor0~0_combout ),
	.dataf(!\id_stage|WideNor0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|pcsource[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|pcsource[0]~2 .extended_lut = "off";
defparam \id_stage|cu|pcsource[0]~2 .lut_mask = 64'hC8C8C8C8C8C8C8C4;
defparam \id_stage|cu|pcsource[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \prog_cnt|pc~9 (
// Equation(s):
// \prog_cnt|pc~9_combout  = ( \id_stage|forwarding_da|Mux24~10_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~21_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux24~10_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\if_stage|Add0~21_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux24~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [5]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~21_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux24~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst [5]))) 
// # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~21_sumout )) ) ) )

	.dataa(!\id_stage|Add0~21_sumout ),
	.datab(!\inst_reg|inst [5]),
	.datac(!\if_stage|Add0~21_sumout ),
	.datad(!\id_stage|cu|pcsource[1]~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux24~10_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~9 .extended_lut = "off";
defparam \prog_cnt|pc~9 .lut_mask = 64'h33553355000FFF0F;
defparam \prog_cnt|pc~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N50
dffeas \prog_cnt|pc[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[7] .is_wysiwyg = "true";
defparam \prog_cnt|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N14
dffeas \inst_reg|inst[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[4] .is_wysiwyg = "true";
defparam \inst_reg|inst[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \prog_cnt|pc~8 (
// Equation(s):
// \prog_cnt|pc~8_combout  = ( \id_stage|Add0~17_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux25~10_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~17_sumout )) 
// ) ) ) # ( !\id_stage|Add0~17_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux25~10_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~17_sumout )) ) ) ) # ( 
// \id_stage|Add0~17_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout ) # (\inst_reg|inst [4]) ) ) ) # ( !\id_stage|Add0~17_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\inst_reg|inst [4] & 
// !\id_stage|cu|pcsource[1]~0_combout ) ) ) )

	.dataa(!\inst_reg|inst [4]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~17_sumout ),
	.datad(!\id_stage|forwarding_da|Mux25~10_combout ),
	.datae(!\id_stage|Add0~17_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~8 .extended_lut = "off";
defparam \prog_cnt|pc~8 .lut_mask = 64'h4444777703CF03CF;
defparam \prog_cnt|pc~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N2
dffeas \prog_cnt|pc[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[6] .is_wysiwyg = "true";
defparam \prog_cnt|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \inst_reg|inst[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[26] .is_wysiwyg = "true";
defparam \inst_reg|inst[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \id_stage|cu|regrt~0 (
// Equation(s):
// \id_stage|cu|regrt~0_combout  = ( !\inst_reg|inst [28] & ( \inst_reg|inst [31] & ( (\inst_reg|inst [26] & (!\inst_reg|inst [29] & (!\inst_reg|inst [30] & \inst_reg|inst [27]))) ) ) ) # ( \inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (\inst_reg|inst 
// [29] & !\inst_reg|inst [30]) ) ) ) # ( !\inst_reg|inst [28] & ( !\inst_reg|inst [31] & ( (!\inst_reg|inst [26] & (\inst_reg|inst [29] & (!\inst_reg|inst [30] & !\inst_reg|inst [27]))) ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\inst_reg|inst [29]),
	.datac(!\inst_reg|inst [30]),
	.datad(!\inst_reg|inst [27]),
	.datae(!\inst_reg|inst [28]),
	.dataf(!\inst_reg|inst [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|regrt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|regrt~0 .extended_lut = "off";
defparam \id_stage|cu|regrt~0 .lut_mask = 64'h2000303000400000;
defparam \id_stage|cu|regrt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N3
cyclonev_lcell_comb \de_reg|ern0~0 (
// Equation(s):
// \de_reg|ern0~0_combout  = ( \inst_reg|inst [15] & ( (!\id_stage|cu|regrt~0_combout ) # (\inst_reg|inst [20]) ) ) # ( !\inst_reg|inst [15] & ( (\id_stage|cu|regrt~0_combout  & \inst_reg|inst [20]) ) )

	.dataa(gnd),
	.datab(!\id_stage|cu|regrt~0_combout ),
	.datac(!\inst_reg|inst [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|inst [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_reg|ern0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_reg|ern0~0 .extended_lut = "off";
defparam \de_reg|ern0~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \de_reg|ern0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \de_reg|ern0[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\de_reg|ern0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_reg|ern0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \de_reg|ern0[4] .is_wysiwyg = "true";
defparam \de_reg|ern0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N12
cyclonev_lcell_comb \id_stage|fwda~3 (
// Equation(s):
// \id_stage|fwda~3_combout  = ( !\de_reg|ern0 [2] & ( !\de_reg|ern0 [1] & ( !\de_reg|ern0 [3] ) ) )

	.dataa(gnd),
	.datab(!\de_reg|ern0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\de_reg|ern0 [2]),
	.dataf(!\de_reg|ern0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwda~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwda~3 .extended_lut = "off";
defparam \id_stage|fwda~3 .lut_mask = 64'hCCCC000000000000;
defparam \id_stage|fwda~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N39
cyclonev_lcell_comb \id_stage|fwda~0 (
// Equation(s):
// \id_stage|fwda~0_combout  = ( !\de_reg|em2reg~q  & ( \de_reg|ewreg~q  & ( ((!\id_stage|fwda~3_combout ) # ((\de_reg|ejal~q ) # (\de_reg|ern0 [0]))) # (\de_reg|ern0 [4]) ) ) )

	.dataa(!\de_reg|ern0 [4]),
	.datab(!\id_stage|fwda~3_combout ),
	.datac(!\de_reg|ern0 [0]),
	.datad(!\de_reg|ejal~q ),
	.datae(!\de_reg|em2reg~q ),
	.dataf(!\de_reg|ewreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwda~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwda~0 .extended_lut = "off";
defparam \id_stage|fwda~0 .lut_mask = 64'h00000000DFFF0000;
defparam \id_stage|fwda~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux12~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux12~0_combout  = ( !\id_stage|fwda~1_combout  & ( (!\id_stage|Equal18~0_combout ) # (!\id_stage|fwda~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|Equal18~0_combout ),
	.datad(!\id_stage|fwda~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|fwda~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux12~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux12~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \id_stage|forwarding_da|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~2_combout  = ( \id_stage|forwarding_da|Mux12~2_combout  & ( !\id_stage|forwarding_da|Mux12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \id_stage|forwarding_da|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~11_combout  = ( \id_stage|rf|register[13][5]~q  & ( \id_stage|rf|register[14][5]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])) # (\id_stage|rf|register[12][5]~q ))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21]) 
// # (\id_stage|rf|register[15][5]~q )))) ) ) ) # ( !\id_stage|rf|register[13][5]~q  & ( \id_stage|rf|register[14][5]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[12][5]~q  & (!\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21]) 
// # (\id_stage|rf|register[15][5]~q )))) ) ) ) # ( \id_stage|rf|register[13][5]~q  & ( !\id_stage|rf|register[14][5]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])) # (\id_stage|rf|register[12][5]~q ))) # (\inst_reg|inst [22] & (((\inst_reg|inst 
// [21] & \id_stage|rf|register[15][5]~q )))) ) ) ) # ( !\id_stage|rf|register[13][5]~q  & ( !\id_stage|rf|register[14][5]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[12][5]~q  & (!\inst_reg|inst [21]))) # (\inst_reg|inst [22] & (((\inst_reg|inst 
// [21] & \id_stage|rf|register[15][5]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[12][5]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[15][5]~q ),
	.datae(!\id_stage|rf|register[13][5]~q ),
	.dataf(!\id_stage|rf|register[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~11 .lut_mask = 64'h40434C4F70737C7F;
defparam \id_stage|forwarding_da|Mux26~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \id_stage|rf|register[7][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[7][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[7][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[7][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N26
dffeas \id_stage|rf|register[5][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[5][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[5][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[5][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N19
dffeas \id_stage|rf|register[4][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~8_combout  = ( \id_stage|rf|register[4][5]~DUPLICATE_q  & ( \id_stage|rf|register[6][5]~q  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|rf|register[5][5]~DUPLICATE_q ))) # (\inst_reg|inst [22] & 
// (\id_stage|rf|register[7][5]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[4][5]~DUPLICATE_q  & ( \id_stage|rf|register[6][5]~q  & ( (!\inst_reg|inst [22] & (\inst_reg|inst [21] & ((\id_stage|rf|register[5][5]~DUPLICATE_q )))) # (\inst_reg|inst [22] & 
// ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[7][5]~DUPLICATE_q )))) ) ) ) # ( \id_stage|rf|register[4][5]~DUPLICATE_q  & ( !\id_stage|rf|register[6][5]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21]) # ((\id_stage|rf|register[5][5]~DUPLICATE_q 
// )))) # (\inst_reg|inst [22] & (\inst_reg|inst [21] & (\id_stage|rf|register[7][5]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[4][5]~DUPLICATE_q  & ( !\id_stage|rf|register[6][5]~q  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & 
// ((\id_stage|rf|register[5][5]~DUPLICATE_q ))) # (\inst_reg|inst [22] & (\id_stage|rf|register[7][5]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\inst_reg|inst [21]),
	.datac(!\id_stage|rf|register[7][5]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[5][5]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[4][5]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~8 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~9_combout  = ( \id_stage|rf|register[3][5]~q  & ( \id_stage|forwarding_da|Mux26~8_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][5]~q )))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[1][5]~q )) # (\id_stage|forwarding_da|Mux27~2_combout ))) ) ) ) # ( !\id_stage|rf|register[3][5]~q  & ( \id_stage|forwarding_da|Mux26~8_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout ) # ((\id_stage|rf|register[2][5]~q )))) # (\id_stage|forwarding_da|Mux27~1_combout  & (!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][5]~q 
// )))) ) ) ) # ( \id_stage|rf|register[3][5]~q  & ( !\id_stage|forwarding_da|Mux26~8_combout  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][5]~q ))) # 
// (\id_stage|forwarding_da|Mux27~1_combout  & (((\id_stage|rf|register[1][5]~q )) # (\id_stage|forwarding_da|Mux27~2_combout ))) ) ) ) # ( !\id_stage|rf|register[3][5]~q  & ( !\id_stage|forwarding_da|Mux26~8_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~1_combout  & (\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[2][5]~q ))) # (\id_stage|forwarding_da|Mux27~1_combout  & (!\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[1][5]~q )))) ) ) 
// )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[2][5]~q ),
	.datad(!\id_stage|rf|register[1][5]~q ),
	.datae(!\id_stage|rf|register[3][5]~q ),
	.dataf(!\id_stage|forwarding_da|Mux26~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \id_stage|forwarding_da|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N9
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~6_combout  = ( \id_stage|rf|register[23][5]~q  & ( \id_stage|rf|register[31][5]~q  & ( ((!\inst_reg|inst [24] & (\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[27][5]~q )))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[23][5]~q  & ( \id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[19][5]~q ))) # (\inst_reg|inst [24] & (((\id_stage|rf|register[27][5]~q )) # 
// (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[23][5]~q  & ( !\id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [24] & (((\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23] & 
// ((\id_stage|rf|register[27][5]~q )))) ) ) ) # ( !\id_stage|rf|register[23][5]~q  & ( !\id_stage|rf|register[31][5]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[19][5]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[27][5]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[19][5]~q ),
	.datad(!\id_stage|rf|register[27][5]~q ),
	.datae(!\id_stage|rf|register[23][5]~q ),
	.dataf(!\id_stage|rf|register[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~6 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \id_stage|forwarding_da|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N2
dffeas \id_stage|rf|register[25][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N21
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~4_combout  = ( \id_stage|rf|register[25][5]~q  & ( \id_stage|rf|register[17][5]~q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[29][5]~q )))) ) ) ) # ( !\id_stage|rf|register[25][5]~q  & ( \id_stage|rf|register[17][5]~q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[21][5]~q 
// )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][5]~q ))))) ) ) ) # ( \id_stage|rf|register[25][5]~q  & ( !\id_stage|rf|register[17][5]~q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][5]~q ))))) ) ) ) # ( !\id_stage|rf|register[25][5]~q  & ( !\id_stage|rf|register[17][5]~q  & ( (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[21][5]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[29][5]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\id_stage|rf|register[21][5]~q ),
	.datac(!\id_stage|rf|register[29][5]~q ),
	.datad(!\inst_reg|inst [24]),
	.datae(!\id_stage|rf|register[25][5]~q ),
	.dataf(!\id_stage|rf|register[17][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \id_stage|forwarding_da|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N47
dffeas \id_stage|rf|register[22][5]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[22][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[22][5]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[22][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~5_combout  = ( \id_stage|rf|register[22][5]~DUPLICATE_q  & ( \id_stage|rf|register[30][5]~q  & ( ((!\inst_reg|inst [24] & ((\id_stage|rf|register[18][5]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[26][5]~q ))) # 
// (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[22][5]~DUPLICATE_q  & ( \id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[18][5]~q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[26][5]~q )))) # (\inst_reg|inst [23] & (\inst_reg|inst [24])) ) ) ) # ( \id_stage|rf|register[22][5]~DUPLICATE_q  & ( !\id_stage|rf|register[30][5]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// ((\id_stage|rf|register[18][5]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[26][5]~q )))) # (\inst_reg|inst [23] & (!\inst_reg|inst [24])) ) ) ) # ( !\id_stage|rf|register[22][5]~DUPLICATE_q  & ( !\id_stage|rf|register[30][5]~q  & ( 
// (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[18][5]~q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[26][5]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[26][5]~q ),
	.datad(!\id_stage|rf|register[18][5]~q ),
	.datae(!\id_stage|rf|register[22][5]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~5 .lut_mask = 64'h028A46CE139B57DF;
defparam \id_stage|forwarding_da|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~3_combout  = ( \id_stage|rf|register[16][5]~q  & ( \id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][5]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][5]~q ))) ) ) ) # ( !\id_stage|rf|register[16][5]~q  & ( \id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [23] & (\inst_reg|inst [24] & ((\id_stage|rf|register[24][5]~q )))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # 
// ((\id_stage|rf|register[28][5]~q )))) ) ) ) # ( \id_stage|rf|register[16][5]~q  & ( !\id_stage|rf|register[20][5]~q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24]) # ((\id_stage|rf|register[24][5]~q )))) # (\inst_reg|inst [23] & (\inst_reg|inst [24] 
// & (\id_stage|rf|register[28][5]~q ))) ) ) ) # ( !\id_stage|rf|register[16][5]~q  & ( !\id_stage|rf|register[20][5]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[24][5]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[28][5]~q )))) ) ) )

	.dataa(!\inst_reg|inst [23]),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[28][5]~q ),
	.datad(!\id_stage|rf|register[24][5]~q ),
	.datae(!\id_stage|rf|register[16][5]~q ),
	.dataf(!\id_stage|rf|register[20][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~7_combout  = ( \id_stage|forwarding_da|Mux26~5_combout  & ( \id_stage|forwarding_da|Mux26~3_combout  & ( (!\inst_reg|inst [21]) # ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux26~4_combout ))) # (\inst_reg|inst [22] & 
// (\id_stage|forwarding_da|Mux26~6_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~5_combout  & ( \id_stage|forwarding_da|Mux26~3_combout  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21]) # (\id_stage|forwarding_da|Mux26~4_combout )))) # 
// (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux26~6_combout  & ((\inst_reg|inst [21])))) ) ) ) # ( \id_stage|forwarding_da|Mux26~5_combout  & ( !\id_stage|forwarding_da|Mux26~3_combout  & ( (!\inst_reg|inst [22] & 
// (((\id_stage|forwarding_da|Mux26~4_combout  & \inst_reg|inst [21])))) # (\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|forwarding_da|Mux26~6_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~5_combout  & ( 
// !\id_stage|forwarding_da|Mux26~3_combout  & ( (\inst_reg|inst [21] & ((!\inst_reg|inst [22] & ((\id_stage|forwarding_da|Mux26~4_combout ))) # (\inst_reg|inst [22] & (\id_stage|forwarding_da|Mux26~6_combout )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|forwarding_da|Mux26~6_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~4_combout ),
	.datad(!\inst_reg|inst [21]),
	.datae(!\id_stage|forwarding_da|Mux26~5_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~7 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \id_stage|forwarding_da|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N10
dffeas \id_stage|rf|register[11][5] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[5]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[11][5] .is_wysiwyg = "true";
defparam \id_stage|rf|register[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~10_combout  = ( \id_stage|rf|register[11][5]~q  & ( \id_stage|rf|register[10][5]~q  & ( ((!\inst_reg|inst [21] & ((\id_stage|rf|register[8][5]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[9][5]~q ))) # 
// (\inst_reg|inst [22]) ) ) ) # ( !\id_stage|rf|register[11][5]~q  & ( \id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[8][5]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[9][5]~q )))) # 
// (\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) ) ) ) # ( \id_stage|rf|register[11][5]~q  & ( !\id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[8][5]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[9][5]~q )))) # (\inst_reg|inst [22] & (((\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[11][5]~q  & ( !\id_stage|rf|register[10][5]~q  & ( (!\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[8][5]~q 
// ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[9][5]~q )))) ) ) )

	.dataa(!\id_stage|rf|register[9][5]~q ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[8][5]~q ),
	.datae(!\id_stage|rf|register[11][5]~q ),
	.dataf(!\id_stage|rf|register[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~10 .lut_mask = 64'h04C407C734F437F7;
defparam \id_stage|forwarding_da|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~12_combout  = ( \id_stage|forwarding_da|Mux26~7_combout  & ( \id_stage|forwarding_da|Mux26~10_combout  & ( (!\id_stage|forwarding_da|Mux27~3_combout ) # ((!\id_stage|forwarding_da|Mux27~4_combout  & 
// ((\id_stage|forwarding_da|Mux26~9_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux26~11_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~7_combout  & ( \id_stage|forwarding_da|Mux26~10_combout  & ( 
// (!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux27~3_combout  & ((\id_stage|forwarding_da|Mux26~9_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// ((\id_stage|forwarding_da|Mux26~11_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux26~7_combout  & ( !\id_stage|forwarding_da|Mux26~10_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & ((!\id_stage|forwarding_da|Mux27~3_combout ) # 
// ((\id_stage|forwarding_da|Mux26~9_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux27~3_combout  & (\id_stage|forwarding_da|Mux26~11_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~7_combout  & ( 
// !\id_stage|forwarding_da|Mux26~10_combout  & ( (\id_stage|forwarding_da|Mux27~3_combout  & ((!\id_stage|forwarding_da|Mux27~4_combout  & ((\id_stage|forwarding_da|Mux26~9_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux26~11_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datac(!\id_stage|forwarding_da|Mux26~11_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~9_combout ),
	.datae(!\id_stage|forwarding_da|Mux26~7_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~12 .lut_mask = 64'h012389AB4567CDEF;
defparam \id_stage|forwarding_da|Mux26~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~14 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~14_combout  = ( \id_stage|forwarding_da|Mux26~0_combout  & ( \id_stage|forwarding_da|Mux26~12_combout  & ( (!\id_stage|forwarding_da|Mux12~3_combout  & (!\exe_stage|call_sub|y[5]~45_combout  & ((!\em_reg|malu [5]) # 
// (!\id_stage|forwarding_da|Mux26~1_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~0_combout  & ( \id_stage|forwarding_da|Mux26~12_combout  & ( (!\id_stage|forwarding_da|Mux12~3_combout  & ((!\em_reg|malu [5]) # 
// (!\id_stage|forwarding_da|Mux26~1_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux26~0_combout  & ( !\id_stage|forwarding_da|Mux26~12_combout  & ( (!\exe_stage|call_sub|y[5]~45_combout  & ((!\em_reg|malu [5]) # (!\id_stage|forwarding_da|Mux26~1_combout 
// ))) ) ) ) # ( !\id_stage|forwarding_da|Mux26~0_combout  & ( !\id_stage|forwarding_da|Mux26~12_combout  & ( (!\em_reg|malu [5]) # (!\id_stage|forwarding_da|Mux26~1_combout ) ) ) )

	.dataa(!\em_reg|malu [5]),
	.datab(!\id_stage|forwarding_da|Mux12~3_combout ),
	.datac(!\exe_stage|call_sub|y[5]~45_combout ),
	.datad(!\id_stage|forwarding_da|Mux26~1_combout ),
	.datae(!\id_stage|forwarding_da|Mux26~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~14 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~14 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \id_stage|forwarding_da|Mux26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~15 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~15_combout  = ( \exe_stage|call_sub|y[5]~43_combout  & ( \id_stage|forwarding_da|Mux26~14_combout  & ( (!\exe_stage|call_sub|y[4]~31_combout ) # (!\id_stage|forwarding_da|Mux26~0_combout ) ) ) ) # ( 
// !\exe_stage|call_sub|y[5]~43_combout  & ( \id_stage|forwarding_da|Mux26~14_combout  ) )

	.dataa(!\exe_stage|call_sub|y[4]~31_combout ),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datad(gnd),
	.datae(!\exe_stage|call_sub|y[5]~43_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~15 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~15 .lut_mask = 64'h00000000FFFFFAFA;
defparam \id_stage|forwarding_da|Mux26~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \id_stage|forwarding_da|Mux26~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux26~13_combout  = ( \mem_stage|mem_out_mux|y[5]~16_combout  & ( \id_stage|forwarding_da|Mux26~15_combout  & ( ((\id_stage|forwarding_da|Mux26~0_combout  & (\exe_stage|call_sub|y[29]~34_combout  & 
// !\exe_stage|call_sub|y[5]~44_combout ))) # (\id_stage|forwarding_da|Mux26~2_combout ) ) ) ) # ( !\mem_stage|mem_out_mux|y[5]~16_combout  & ( \id_stage|forwarding_da|Mux26~15_combout  & ( (\id_stage|forwarding_da|Mux26~0_combout  & 
// (\exe_stage|call_sub|y[29]~34_combout  & !\exe_stage|call_sub|y[5]~44_combout )) ) ) ) # ( \mem_stage|mem_out_mux|y[5]~16_combout  & ( !\id_stage|forwarding_da|Mux26~15_combout  ) ) # ( !\mem_stage|mem_out_mux|y[5]~16_combout  & ( 
// !\id_stage|forwarding_da|Mux26~15_combout  ) )

	.dataa(!\id_stage|forwarding_da|Mux26~2_combout ),
	.datab(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datac(!\exe_stage|call_sub|y[29]~34_combout ),
	.datad(!\exe_stage|call_sub|y[5]~44_combout ),
	.datae(!\mem_stage|mem_out_mux|y[5]~16_combout ),
	.dataf(!\id_stage|forwarding_da|Mux26~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux26~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux26~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux26~13 .lut_mask = 64'hFFFFFFFF03005755;
defparam \id_stage|forwarding_da|Mux26~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N39
cyclonev_lcell_comb \prog_cnt|pc~7 (
// Equation(s):
// \prog_cnt|pc~7_combout  = ( \id_stage|Add0~13_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux26~13_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~13_sumout )) 
// ) ) ) # ( !\id_stage|Add0~13_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux26~13_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~13_sumout )) ) ) ) # ( 
// \id_stage|Add0~13_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\inst_reg|inst [3]) # (\id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\id_stage|Add0~13_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// \inst_reg|inst [3]) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\inst_reg|inst [3]),
	.datac(!\if_stage|Add0~13_sumout ),
	.datad(!\id_stage|forwarding_da|Mux26~13_combout ),
	.datae(!\id_stage|Add0~13_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~7 .extended_lut = "off";
defparam \prog_cnt|pc~7 .lut_mask = 64'h2222777705AF05AF;
defparam \prog_cnt|pc~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N41
dffeas \prog_cnt|pc[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[5] .is_wysiwyg = "true";
defparam \prog_cnt|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N26
dffeas \inst_reg|inst[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[2] .is_wysiwyg = "true";
defparam \inst_reg|inst[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \prog_cnt|pc~6 (
// Equation(s):
// \prog_cnt|pc~6_combout  = ( \if_stage|Add0~9_sumout  & ( \id_stage|forwarding_da|Mux27~15_combout  & ( ((!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [2])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~9_sumout )))) # 
// (\id_stage|cu|pcsource[0]~2_combout ) ) ) ) # ( !\if_stage|Add0~9_sumout  & ( \id_stage|forwarding_da|Mux27~15_combout  & ( (!\id_stage|cu|pcsource[0]~2_combout  & ((!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [2])) # 
// (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~9_sumout ))))) # (\id_stage|cu|pcsource[0]~2_combout  & (((!\id_stage|cu|pcsource[1]~0_combout )))) ) ) ) # ( \if_stage|Add0~9_sumout  & ( !\id_stage|forwarding_da|Mux27~15_combout  & ( 
// (!\id_stage|cu|pcsource[0]~2_combout  & ((!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [2])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~9_sumout ))))) # (\id_stage|cu|pcsource[0]~2_combout  & (((\id_stage|cu|pcsource[1]~0_combout 
// )))) ) ) ) # ( !\if_stage|Add0~9_sumout  & ( !\id_stage|forwarding_da|Mux27~15_combout  & ( (!\id_stage|cu|pcsource[0]~2_combout  & ((!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [2])) # (\id_stage|cu|pcsource[1]~0_combout  & 
// ((\id_stage|Add0~9_sumout ))))) ) ) )

	.dataa(!\inst_reg|inst [2]),
	.datab(!\id_stage|Add0~9_sumout ),
	.datac(!\id_stage|cu|pcsource[0]~2_combout ),
	.datad(!\id_stage|cu|pcsource[1]~0_combout ),
	.datae(!\if_stage|Add0~9_sumout ),
	.dataf(!\id_stage|forwarding_da|Mux27~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~6 .extended_lut = "off";
defparam \prog_cnt|pc~6 .lut_mask = 64'h5030503F5F305F3F;
defparam \prog_cnt|pc~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N8
dffeas \prog_cnt|pc[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[4] .is_wysiwyg = "true";
defparam \prog_cnt|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N2
dffeas \inst_reg|inst[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[24] .is_wysiwyg = "true";
defparam \inst_reg|inst[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N3
cyclonev_lcell_comb \id_stage|Equal18~1 (
// Equation(s):
// \id_stage|Equal18~1_combout  = ( \de_reg|ern0 [2] & ( \de_reg|ern0 [1] & ( (\inst_reg|inst [22] & (\inst_reg|inst [23] & (!\inst_reg|inst [24] $ (\de_reg|ern0 [3])))) ) ) ) # ( !\de_reg|ern0 [2] & ( \de_reg|ern0 [1] & ( (\inst_reg|inst [22] & 
// (!\inst_reg|inst [23] & (!\inst_reg|inst [24] $ (\de_reg|ern0 [3])))) ) ) ) # ( \de_reg|ern0 [2] & ( !\de_reg|ern0 [1] & ( (!\inst_reg|inst [22] & (\inst_reg|inst [23] & (!\inst_reg|inst [24] $ (\de_reg|ern0 [3])))) ) ) ) # ( !\de_reg|ern0 [2] & ( 
// !\de_reg|ern0 [1] & ( (!\inst_reg|inst [22] & (!\inst_reg|inst [23] & (!\inst_reg|inst [24] $ (\de_reg|ern0 [3])))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\de_reg|ern0 [3]),
	.datae(!\de_reg|ern0 [2]),
	.dataf(!\de_reg|ern0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal18~1 .extended_lut = "off";
defparam \id_stage|Equal18~1 .lut_mask = 64'h8040080420100201;
defparam \id_stage|Equal18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N39
cyclonev_lcell_comb \id_stage|Equal18~2 (
// Equation(s):
// \id_stage|Equal18~2_combout  = ( \de_reg|ern0 [0] & ( (\inst_reg|inst [21] & (!\inst_reg|inst [25] $ (((\de_reg|ern0 [4]) # (\de_reg|ejal~q ))))) ) ) # ( !\de_reg|ern0 [0] & ( (!\de_reg|ejal~q  & (!\inst_reg|inst [21] & (!\de_reg|ern0 [4] $ 
// (\inst_reg|inst [25])))) # (\de_reg|ejal~q  & (((\inst_reg|inst [21] & \inst_reg|inst [25])))) ) )

	.dataa(!\de_reg|ejal~q ),
	.datab(!\de_reg|ern0 [4]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\inst_reg|inst [25]),
	.datae(gnd),
	.dataf(!\de_reg|ern0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal18~2 .extended_lut = "off";
defparam \id_stage|Equal18~2 .lut_mask = 64'h8025802508070807;
defparam \id_stage|Equal18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \id_stage|Equal18~0 (
// Equation(s):
// \id_stage|Equal18~0_combout  = ( \id_stage|Equal18~1_combout  & ( \id_stage|Equal18~2_combout  & ( (!\de_reg|ejal~q ) # ((\inst_reg|inst [24] & (\inst_reg|inst [22] & \inst_reg|inst [23]))) ) ) ) # ( !\id_stage|Equal18~1_combout  & ( 
// \id_stage|Equal18~2_combout  & ( (\inst_reg|inst [24] & (\inst_reg|inst [22] & (\inst_reg|inst [23] & \de_reg|ejal~q ))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [23]),
	.datad(!\de_reg|ejal~q ),
	.datae(!\id_stage|Equal18~1_combout ),
	.dataf(!\id_stage|Equal18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Equal18~0 .extended_lut = "off";
defparam \id_stage|Equal18~0 .lut_mask = 64'h000000000001FF01;
defparam \id_stage|Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \id_stage|fwda[1] (
// Equation(s):
// \id_stage|fwda [1] = ( \id_stage|fwda~2_combout  & ( (\id_stage|Equal18~0_combout  & !\id_stage|fwda~1_combout ) ) ) # ( !\id_stage|fwda~2_combout  & ( !\id_stage|fwda~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|Equal18~0_combout ),
	.datad(!\id_stage|fwda~1_combout ),
	.datae(gnd),
	.dataf(!\id_stage|fwda~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|fwda [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|fwda[1] .extended_lut = "off";
defparam \id_stage|fwda[1] .lut_mask = 64'hFF00FF000F000F00;
defparam \id_stage|fwda[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~12_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux27~0_combout  & ( (\id_stage|fwda [1] & ((!\id_stage|cu|shift~0_combout ) # (\id_stage|wpcir~0_combout ))) ) ) )

	.dataa(!\id_stage|fwda [1]),
	.datab(gnd),
	.datac(!\id_stage|cu|shift~0_combout ),
	.datad(!\id_stage|wpcir~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~12 .lut_mask = 64'h0000000000005055;
defparam \id_stage|forwarding_da|Mux31~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N49
dffeas \id_stage|rf|register[1][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[1][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N2
dffeas \id_stage|rf|register[3][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[3][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N8
dffeas \id_stage|rf|register[4][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~7 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~7_combout  = ( \id_stage|rf|register[4][3]~DUPLICATE_q  & ( \id_stage|rf|register[5][3]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][3]~q ))) # (\inst_reg|inst [21] & 
// (\id_stage|rf|register[7][3]~q ))) ) ) ) # ( !\id_stage|rf|register[4][3]~DUPLICATE_q  & ( \id_stage|rf|register[5][3]~q  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|rf|register[6][3]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][3]~q )))) ) ) ) # ( \id_stage|rf|register[4][3]~DUPLICATE_q  & ( !\id_stage|rf|register[5][3]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])))) # 
// (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][3]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][3]~q )))) ) ) ) # ( !\id_stage|rf|register[4][3]~DUPLICATE_q  & ( !\id_stage|rf|register[5][3]~q  & ( (\inst_reg|inst 
// [22] & ((!\inst_reg|inst [21] & ((\id_stage|rf|register[6][3]~q ))) # (\inst_reg|inst [21] & (\id_stage|rf|register[7][3]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[7][3]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[6][3]~q ),
	.datae(!\id_stage|rf|register[4][3]~DUPLICATE_q ),
	.dataf(!\id_stage|rf|register[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~7 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~7 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \id_stage|forwarding_da|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~8 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~8_combout  = ( \id_stage|forwarding_da|Mux28~7_combout  & ( \id_stage|rf|register[2][3]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout ) # ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][3]~q )) # 
// (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][3]~q )))) ) ) ) # ( !\id_stage|forwarding_da|Mux28~7_combout  & ( \id_stage|rf|register[2][3]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & 
// (\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][3]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][3]~q ))))) ) 
// ) ) # ( \id_stage|forwarding_da|Mux28~7_combout  & ( !\id_stage|rf|register[2][3]~q  & ( (!\id_stage|forwarding_da|Mux27~1_combout  & (!\id_stage|forwarding_da|Mux27~2_combout )) # (\id_stage|forwarding_da|Mux27~1_combout  & 
// ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][3]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][3]~q ))))) ) ) ) # ( !\id_stage|forwarding_da|Mux28~7_combout  & ( !\id_stage|rf|register[2][3]~q  & ( 
// (\id_stage|forwarding_da|Mux27~1_combout  & ((!\id_stage|forwarding_da|Mux27~2_combout  & (\id_stage|rf|register[1][3]~q )) # (\id_stage|forwarding_da|Mux27~2_combout  & ((\id_stage|rf|register[3][3]~q ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux27~1_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~2_combout ),
	.datac(!\id_stage|rf|register[1][3]~q ),
	.datad(!\id_stage|rf|register[3][3]~q ),
	.datae(!\id_stage|forwarding_da|Mux28~7_combout ),
	.dataf(!\id_stage|rf|register[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~8 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~8 .lut_mask = 64'h04158C9D2637AEBF;
defparam \id_stage|forwarding_da|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N15
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~9 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~9_combout  = ( \id_stage|rf|register[8][3]~q  & ( \id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][3]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[11][3]~q )))) ) ) ) # ( !\id_stage|rf|register[8][3]~q  & ( \id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [21] & (\id_stage|rf|register[10][3]~q  & (\inst_reg|inst [22]))) # (\inst_reg|inst [21] & (((!\inst_reg|inst [22]) # 
// (\id_stage|rf|register[11][3]~q )))) ) ) ) # ( \id_stage|rf|register[8][3]~q  & ( !\id_stage|rf|register[9][3]~q  & ( (!\inst_reg|inst [21] & (((!\inst_reg|inst [22])) # (\id_stage|rf|register[10][3]~q ))) # (\inst_reg|inst [21] & (((\inst_reg|inst [22] & 
// \id_stage|rf|register[11][3]~q )))) ) ) ) # ( !\id_stage|rf|register[8][3]~q  & ( !\id_stage|rf|register[9][3]~q  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & (\id_stage|rf|register[10][3]~q )) # (\inst_reg|inst [21] & 
// ((\id_stage|rf|register[11][3]~q ))))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|rf|register[10][3]~q ),
	.datac(!\inst_reg|inst [22]),
	.datad(!\id_stage|rf|register[11][3]~q ),
	.datae(!\id_stage|rf|register[8][3]~q ),
	.dataf(!\id_stage|rf|register[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~9 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \id_stage|forwarding_da|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~10 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~10_combout  = ( \id_stage|rf|register[15][3]~q  & ( \id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[13][3]~q ))) # (\inst_reg|inst [22] & 
// (((\id_stage|rf|register[14][3]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[15][3]~q  & ( \id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [22] & (((!\inst_reg|inst [21])) # (\id_stage|rf|register[13][3]~q ))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21] & \id_stage|rf|register[14][3]~q )))) ) ) ) # ( \id_stage|rf|register[15][3]~q  & ( !\id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[13][3]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst 
// [22] & (((\id_stage|rf|register[14][3]~q ) # (\inst_reg|inst [21])))) ) ) ) # ( !\id_stage|rf|register[15][3]~q  & ( !\id_stage|rf|register[12][3]~q  & ( (!\inst_reg|inst [22] & (\id_stage|rf|register[13][3]~q  & (\inst_reg|inst [21]))) # (\inst_reg|inst 
// [22] & (((!\inst_reg|inst [21] & \id_stage|rf|register[14][3]~q )))) ) ) )

	.dataa(!\inst_reg|inst [22]),
	.datab(!\id_stage|rf|register[13][3]~q ),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|rf|register[14][3]~q ),
	.datae(!\id_stage|rf|register[15][3]~q ),
	.dataf(!\id_stage|rf|register[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~10 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~10 .lut_mask = 64'h02520757A2F2A7F7;
defparam \id_stage|forwarding_da|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N22
dffeas \id_stage|rf|register[19][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[19][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N49
dffeas \id_stage|rf|register[31][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[31][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[31][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~5 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~5_combout  = ( \id_stage|rf|register[31][3]~q  & ( \id_stage|rf|register[27][3]~q  & ( ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][3]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][3]~q ))) # 
// (\inst_reg|inst [24]) ) ) ) # ( !\id_stage|rf|register[31][3]~q  & ( \id_stage|rf|register[27][3]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][3]~q ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][3]~q )))) # 
// (\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) ) ) ) # ( \id_stage|rf|register[31][3]~q  & ( !\id_stage|rf|register[27][3]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][3]~q ))) # (\inst_reg|inst [23] & 
// (\id_stage|rf|register[23][3]~q )))) # (\inst_reg|inst [24] & (((\inst_reg|inst [23])))) ) ) ) # ( !\id_stage|rf|register[31][3]~q  & ( !\id_stage|rf|register[27][3]~q  & ( (!\inst_reg|inst [24] & ((!\inst_reg|inst [23] & ((\id_stage|rf|register[19][3]~q 
// ))) # (\inst_reg|inst [23] & (\id_stage|rf|register[23][3]~q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\id_stage|rf|register[23][3]~q ),
	.datac(!\id_stage|rf|register[19][3]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[31][3]~q ),
	.dataf(!\id_stage|rf|register[27][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~5 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~5 .lut_mask = 64'h0A220A775F225F77;
defparam \id_stage|forwarding_da|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N22
dffeas \id_stage|rf|register[30][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[30][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N52
dffeas \id_stage|rf|register[18][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[18][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[18][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[18][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~4 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~4_combout  = ( \id_stage|rf|register[26][3]~q  & ( \id_stage|rf|register[18][3]~DUPLICATE_q  & ( (!\inst_reg|inst [23]) # ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][3]~q )) # (\inst_reg|inst [24] & 
// ((\id_stage|rf|register[30][3]~q )))) ) ) ) # ( !\id_stage|rf|register[26][3]~q  & ( \id_stage|rf|register[18][3]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((!\inst_reg|inst [24])))) # (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & 
// (\id_stage|rf|register[22][3]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][3]~q ))))) ) ) ) # ( \id_stage|rf|register[26][3]~q  & ( !\id_stage|rf|register[18][3]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & (((\inst_reg|inst [24])))) # 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][3]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][3]~q ))))) ) ) ) # ( !\id_stage|rf|register[26][3]~q  & ( !\id_stage|rf|register[18][3]~DUPLICATE_q  & ( 
// (\inst_reg|inst [23] & ((!\inst_reg|inst [24] & (\id_stage|rf|register[22][3]~q )) # (\inst_reg|inst [24] & ((\id_stage|rf|register[30][3]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[22][3]~q ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|rf|register[30][3]~q ),
	.datae(!\id_stage|rf|register[26][3]~q ),
	.dataf(!\id_stage|rf|register[18][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~4 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \id_stage|forwarding_da|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N47
dffeas \id_stage|rf|register[24][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[24][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[24][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[24][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N38
dffeas \id_stage|rf|register[16][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[16][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[16][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[16][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N26
dffeas \id_stage|rf|register[28][3]~DUPLICATE (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(\id_stage|rf|register[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[28][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[28][3]~DUPLICATE .is_wysiwyg = "true";
defparam \id_stage|rf|register[28][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N39
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~2 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~2_combout  = ( \id_stage|rf|register[20][3]~q  & ( \id_stage|rf|register[28][3]~DUPLICATE_q  & ( ((!\inst_reg|inst [24] & ((\id_stage|rf|register[16][3]~DUPLICATE_q ))) # (\inst_reg|inst [24] & 
// (\id_stage|rf|register[24][3]~DUPLICATE_q ))) # (\inst_reg|inst [23]) ) ) ) # ( !\id_stage|rf|register[20][3]~q  & ( \id_stage|rf|register[28][3]~DUPLICATE_q  & ( (!\inst_reg|inst [24] & (!\inst_reg|inst [23] & ((\id_stage|rf|register[16][3]~DUPLICATE_q 
// )))) # (\inst_reg|inst [24] & (((\id_stage|rf|register[24][3]~DUPLICATE_q )) # (\inst_reg|inst [23]))) ) ) ) # ( \id_stage|rf|register[20][3]~q  & ( !\id_stage|rf|register[28][3]~DUPLICATE_q  & ( (!\inst_reg|inst [24] & 
// (((\id_stage|rf|register[16][3]~DUPLICATE_q )) # (\inst_reg|inst [23]))) # (\inst_reg|inst [24] & (!\inst_reg|inst [23] & (\id_stage|rf|register[24][3]~DUPLICATE_q ))) ) ) ) # ( !\id_stage|rf|register[20][3]~q  & ( 
// !\id_stage|rf|register[28][3]~DUPLICATE_q  & ( (!\inst_reg|inst [23] & ((!\inst_reg|inst [24] & ((\id_stage|rf|register[16][3]~DUPLICATE_q ))) # (\inst_reg|inst [24] & (\id_stage|rf|register[24][3]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_reg|inst [24]),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|rf|register[24][3]~DUPLICATE_q ),
	.datad(!\id_stage|rf|register[16][3]~DUPLICATE_q ),
	.datae(!\id_stage|rf|register[20][3]~q ),
	.dataf(!\id_stage|rf|register[28][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~2 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~2 .lut_mask = 64'h048C26AE159D37BF;
defparam \id_stage|forwarding_da|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N50
dffeas \id_stage|rf|register[25][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[25][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N56
dffeas \id_stage|rf|register[29][3] (
	.clk(!\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_stage|y[3]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|rf|register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|rf|register[29][3] .is_wysiwyg = "true";
defparam \id_stage|rf|register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~3 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~3_combout  = ( \id_stage|rf|register[21][3]~q  & ( \id_stage|rf|register[17][3]~q  & ( (!\inst_reg|inst [24]) # ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][3]~q )) # (\inst_reg|inst [23] & 
// ((\id_stage|rf|register[29][3]~q )))) ) ) ) # ( !\id_stage|rf|register[21][3]~q  & ( \id_stage|rf|register[17][3]~q  & ( (!\inst_reg|inst [24] & (((!\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & (\id_stage|rf|register[25][3]~q 
// )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][3]~q ))))) ) ) ) # ( \id_stage|rf|register[21][3]~q  & ( !\id_stage|rf|register[17][3]~q  & ( (!\inst_reg|inst [24] & (((\inst_reg|inst [23])))) # (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][3]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][3]~q ))))) ) ) ) # ( !\id_stage|rf|register[21][3]~q  & ( !\id_stage|rf|register[17][3]~q  & ( (\inst_reg|inst [24] & ((!\inst_reg|inst [23] & 
// (\id_stage|rf|register[25][3]~q )) # (\inst_reg|inst [23] & ((\id_stage|rf|register[29][3]~q ))))) ) ) )

	.dataa(!\id_stage|rf|register[25][3]~q ),
	.datab(!\inst_reg|inst [24]),
	.datac(!\id_stage|rf|register[29][3]~q ),
	.datad(!\inst_reg|inst [23]),
	.datae(!\id_stage|rf|register[21][3]~q ),
	.dataf(!\id_stage|rf|register[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~3 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \id_stage|forwarding_da|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~6 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~6_combout  = ( \id_stage|forwarding_da|Mux28~2_combout  & ( \id_stage|forwarding_da|Mux28~3_combout  & ( (!\inst_reg|inst [22]) # ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux28~4_combout ))) # (\inst_reg|inst [21] & 
// (\id_stage|forwarding_da|Mux28~5_combout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux28~2_combout  & ( \id_stage|forwarding_da|Mux28~3_combout  & ( (!\inst_reg|inst [22] & (((\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & 
// ((\id_stage|forwarding_da|Mux28~4_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux28~5_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux28~2_combout  & ( !\id_stage|forwarding_da|Mux28~3_combout  & ( (!\inst_reg|inst [22] & 
// (((!\inst_reg|inst [21])))) # (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux28~4_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux28~5_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux28~2_combout  & ( 
// !\id_stage|forwarding_da|Mux28~3_combout  & ( (\inst_reg|inst [22] & ((!\inst_reg|inst [21] & ((\id_stage|forwarding_da|Mux28~4_combout ))) # (\inst_reg|inst [21] & (\id_stage|forwarding_da|Mux28~5_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux28~5_combout ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\inst_reg|inst [21]),
	.datad(!\id_stage|forwarding_da|Mux28~4_combout ),
	.datae(!\id_stage|forwarding_da|Mux28~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~6 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~6 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \id_stage|forwarding_da|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~13 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~13_combout  = ( \id_stage|forwarding_da|Mux28~10_combout  & ( \id_stage|forwarding_da|Mux28~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )) # 
// (\id_stage|forwarding_da|Mux28~8_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux27~3_combout ) # (\id_stage|forwarding_da|Mux28~9_combout )))) ) ) ) # ( !\id_stage|forwarding_da|Mux28~10_combout  & ( 
// \id_stage|forwarding_da|Mux28~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (((!\id_stage|forwarding_da|Mux27~3_combout )) # (\id_stage|forwarding_da|Mux28~8_combout ))) # (\id_stage|forwarding_da|Mux27~4_combout  & 
// (((\id_stage|forwarding_da|Mux28~9_combout  & !\id_stage|forwarding_da|Mux27~3_combout )))) ) ) ) # ( \id_stage|forwarding_da|Mux28~10_combout  & ( !\id_stage|forwarding_da|Mux28~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & 
// (\id_stage|forwarding_da|Mux28~8_combout  & ((\id_stage|forwarding_da|Mux27~3_combout )))) # (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux27~3_combout ) # (\id_stage|forwarding_da|Mux28~9_combout )))) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux28~10_combout  & ( !\id_stage|forwarding_da|Mux28~6_combout  & ( (!\id_stage|forwarding_da|Mux27~4_combout  & (\id_stage|forwarding_da|Mux28~8_combout  & ((\id_stage|forwarding_da|Mux27~3_combout )))) # 
// (\id_stage|forwarding_da|Mux27~4_combout  & (((\id_stage|forwarding_da|Mux28~9_combout  & !\id_stage|forwarding_da|Mux27~3_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux28~8_combout ),
	.datab(!\id_stage|forwarding_da|Mux27~4_combout ),
	.datac(!\id_stage|forwarding_da|Mux28~9_combout ),
	.datad(!\id_stage|forwarding_da|Mux27~3_combout ),
	.datae(!\id_stage|forwarding_da|Mux28~10_combout ),
	.dataf(!\id_stage|forwarding_da|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~13 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~13 .lut_mask = 64'h03440377CF44CF77;
defparam \id_stage|forwarding_da|Mux28~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~11_combout  = ( \id_stage|forwarding_da|Mux28~13_combout  & ( \mem_stage|mem_out_mux|y[3]~26_combout  & ( ((!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [3])))) # 
// (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux28~13_combout  & ( \mem_stage|mem_out_mux|y[3]~26_combout  & ( (!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [3]))) ) ) ) # ( 
// \id_stage|forwarding_da|Mux28~13_combout  & ( !\mem_stage|mem_out_mux|y[3]~26_combout  & ( ((\id_stage|forwarding_da|Mux12~0_combout  & (\em_reg|malu [3] & !\id_stage|fwda [1]))) # (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux28~13_combout  & ( !\mem_stage|mem_out_mux|y[3]~26_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (\em_reg|malu [3] & !\id_stage|fwda [1])) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datab(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datac(!\em_reg|malu [3]),
	.datad(!\id_stage|fwda [1]),
	.datae(!\id_stage|forwarding_da|Mux28~13_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[3]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~11 .lut_mask = 64'h03005755CF00DF55;
defparam \id_stage|forwarding_da|Mux28~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \id_stage|forwarding_da|Mux28~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux28~12_combout  = ( \id_stage|forwarding_da|Mux28~1_combout  ) # ( !\id_stage|forwarding_da|Mux28~1_combout  & ( (\id_stage|forwarding_da|Mux28~0_combout ) # (\id_stage|forwarding_da|Mux28~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux28~11_combout ),
	.datad(!\id_stage|forwarding_da|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux28~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux28~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux28~12 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \id_stage|forwarding_da|Mux28~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N18
cyclonev_lcell_comb \prog_cnt|pc~5 (
// Equation(s):
// \prog_cnt|pc~5_combout  = ( \if_stage|Add0~5_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|forwarding_da|Mux28~12_combout ) # (\id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\if_stage|Add0~5_sumout  & ( \id_stage|cu|pcsource[0]~2_combout 
//  & ( (!\id_stage|cu|pcsource[1]~0_combout  & \id_stage|forwarding_da|Mux28~12_combout ) ) ) ) # ( \if_stage|Add0~5_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [1])) # 
// (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~5_sumout ))) ) ) ) # ( !\if_stage|Add0~5_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [1])) # (\id_stage|cu|pcsource[1]~0_combout  & 
// ((\id_stage|Add0~5_sumout ))) ) ) )

	.dataa(!\inst_reg|inst [1]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\id_stage|forwarding_da|Mux28~12_combout ),
	.datad(!\id_stage|Add0~5_sumout ),
	.datae(!\if_stage|Add0~5_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~5 .extended_lut = "off";
defparam \prog_cnt|pc~5 .lut_mask = 64'h447744770C0C3F3F;
defparam \prog_cnt|pc~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N20
dffeas \prog_cnt|pc[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[3] .is_wysiwyg = "true";
defparam \prog_cnt|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \inst_reg|inst[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[3] .is_wysiwyg = "true";
defparam \inst_reg|inst[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \id_stage|cu|i_jr (
// Equation(s):
// \id_stage|cu|i_jr~combout  = ( \id_stage|cu|comb~3_combout  & ( !\inst_reg|inst [5] & ( (\inst_reg|inst [3] & (!\inst_reg|inst [0] & (!\inst_reg|inst [1] & !\inst_reg|inst [2]))) ) ) )

	.dataa(!\inst_reg|inst [3]),
	.datab(!\inst_reg|inst [0]),
	.datac(!\inst_reg|inst [1]),
	.datad(!\inst_reg|inst [2]),
	.datae(!\id_stage|cu|comb~3_combout ),
	.dataf(!\inst_reg|inst [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|i_jr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|i_jr .extended_lut = "off";
defparam \id_stage|cu|i_jr .lut_mask = 64'h0000400000000000;
defparam \id_stage|cu|i_jr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N48
cyclonev_lcell_comb \id_stage|cu|pcsource[1]~0 (
// Equation(s):
// \id_stage|cu|pcsource[1]~0_combout  = ( !\id_stage|cu|i_jr~combout  & ( !\id_stage|cu|comb~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\id_stage|cu|i_jr~combout ),
	.dataf(!\id_stage|cu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|pcsource[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|pcsource[1]~0 .extended_lut = "off";
defparam \id_stage|cu|pcsource[1]~0 .lut_mask = 64'hFFFF000000000000;
defparam \id_stage|cu|pcsource[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \prog_cnt|pc~3 (
// Equation(s):
// \prog_cnt|pc~3_combout  = ( \inst_reg|inst [0] & ( \id_stage|forwarding_da|Mux29~13_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # ((!\id_stage|cu|pcsource[0]~2_combout  & ((\id_stage|Add0~1_sumout ))) # (\id_stage|cu|pcsource[0]~2_combout  & 
// (\if_stage|Add0~1_sumout ))) ) ) ) # ( !\inst_reg|inst [0] & ( \id_stage|forwarding_da|Mux29~13_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (((\id_stage|cu|pcsource[0]~2_combout )))) # (\id_stage|cu|pcsource[1]~0_combout  & 
// ((!\id_stage|cu|pcsource[0]~2_combout  & ((\id_stage|Add0~1_sumout ))) # (\id_stage|cu|pcsource[0]~2_combout  & (\if_stage|Add0~1_sumout )))) ) ) ) # ( \inst_reg|inst [0] & ( !\id_stage|forwarding_da|Mux29~13_combout  & ( 
// (!\id_stage|cu|pcsource[1]~0_combout  & (((!\id_stage|cu|pcsource[0]~2_combout )))) # (\id_stage|cu|pcsource[1]~0_combout  & ((!\id_stage|cu|pcsource[0]~2_combout  & ((\id_stage|Add0~1_sumout ))) # (\id_stage|cu|pcsource[0]~2_combout  & 
// (\if_stage|Add0~1_sumout )))) ) ) ) # ( !\inst_reg|inst [0] & ( !\id_stage|forwarding_da|Mux29~13_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & ((!\id_stage|cu|pcsource[0]~2_combout  & ((\id_stage|Add0~1_sumout ))) # 
// (\id_stage|cu|pcsource[0]~2_combout  & (\if_stage|Add0~1_sumout )))) ) ) )

	.dataa(!\if_stage|Add0~1_sumout ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\id_stage|cu|pcsource[0]~2_combout ),
	.datad(!\id_stage|Add0~1_sumout ),
	.datae(!\inst_reg|inst [0]),
	.dataf(!\id_stage|forwarding_da|Mux29~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~3 .extended_lut = "off";
defparam \prog_cnt|pc~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \prog_cnt|pc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N50
dffeas \prog_cnt|pc[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[2] .is_wysiwyg = "true";
defparam \prog_cnt|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N20
dffeas \inst_reg|inst[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|irom|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_reg|inst[20]~0_combout ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|inst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|inst[1] .is_wysiwyg = "true";
defparam \inst_reg|inst[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \id_stage|cu|shift~0 (
// Equation(s):
// \id_stage|cu|shift~0_combout  = ( \inst_reg|inst [0] & ( \id_stage|cu|comb~2_combout  & ( (\inst_reg|inst [1] & (!\inst_reg|inst [5] & (!\inst_reg|inst [3] & \id_stage|cu|comb~1_combout ))) ) ) ) # ( !\inst_reg|inst [0] & ( \id_stage|cu|comb~2_combout  & 
// ( (!\inst_reg|inst [5] & (!\inst_reg|inst [3] & \id_stage|cu|comb~1_combout )) ) ) )

	.dataa(!\inst_reg|inst [1]),
	.datab(!\inst_reg|inst [5]),
	.datac(!\inst_reg|inst [3]),
	.datad(!\id_stage|cu|comb~1_combout ),
	.datae(!\inst_reg|inst [0]),
	.dataf(!\id_stage|cu|comb~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|shift~0 .extended_lut = "off";
defparam \id_stage|cu|shift~0 .lut_mask = 64'h0000000000C00040;
defparam \id_stage|cu|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~0_combout  = ( \id_stage|forwarding_da|Mux27~0_combout  & ( \id_stage|forwarding_da|Mux12~0_combout  & ( (\id_stage|cu|shift~0_combout  & (!\id_stage|wpcir~0_combout  & \id_stage|fwda [1])) ) ) ) # ( 
// \id_stage|forwarding_da|Mux27~0_combout  & ( !\id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|fwda [1] ) ) ) # ( !\id_stage|forwarding_da|Mux27~0_combout  & ( !\id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|fwda [1] ) ) )

	.dataa(gnd),
	.datab(!\id_stage|cu|shift~0_combout ),
	.datac(!\id_stage|wpcir~0_combout ),
	.datad(!\id_stage|fwda [1]),
	.datae(!\id_stage|forwarding_da|Mux27~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~0 .lut_mask = 64'h00FF00FF00000030;
defparam \id_stage|forwarding_da|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~1 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~1_combout  = ( \exe_stage|agorithm_logic_unit|Mux31~8_combout  & ( (\id_stage|forwarding_da|Mux31~0_combout  & !\de_reg|ejal~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datad(!\de_reg|ejal~q ),
	.datae(gnd),
	.dataf(!\exe_stage|agorithm_logic_unit|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~1 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~1 .lut_mask = 64'h000000000F000F00;
defparam \id_stage|forwarding_da|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \id_stage|forwarding_da|Mux31~15 (
// Equation(s):
// \id_stage|forwarding_da|Mux31~15_combout  = ( \id_stage|forwarding_da|Mux31~12_combout  & ( (!\id_stage|forwarding_da|Mux31~14_combout  & (!\id_stage|forwarding_da|Mux31~11_combout  & ((!\inst_reg|inst [6]) # (!\id_stage|forwarding_da|Mux31~13_combout 
// )))) ) ) # ( !\id_stage|forwarding_da|Mux31~12_combout  & ( (!\id_stage|forwarding_da|Mux31~14_combout  & ((!\inst_reg|inst [6]) # (!\id_stage|forwarding_da|Mux31~13_combout ))) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~14_combout ),
	.datab(!\id_stage|forwarding_da|Mux31~11_combout ),
	.datac(!\inst_reg|inst [6]),
	.datad(!\id_stage|forwarding_da|Mux31~13_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux31~15 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux31~15 .lut_mask = 64'hAAA0AAA088808880;
defparam \id_stage|forwarding_da|Mux31~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N59
dffeas \inst_reg|dpc4[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\prog_cnt|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[0] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \prog_cnt|pc~0 (
// Equation(s):
// \prog_cnt|pc~0_combout  = ( \inst_reg|dpc4 [0] & ( !\id_stage|cu|comb~0_combout  & ( (\resetn~input_o  & (((!\id_stage|forwarding_da|Mux31~15_combout ) # (\id_stage|cu|pcsource[1]~0_combout )) # (\id_stage|forwarding_da|Mux31~1_combout ))) ) ) ) # ( 
// !\inst_reg|dpc4 [0] & ( !\id_stage|cu|comb~0_combout  & ( (\resetn~input_o  & (!\id_stage|cu|pcsource[1]~0_combout  & ((!\id_stage|forwarding_da|Mux31~15_combout ) # (\id_stage|forwarding_da|Mux31~1_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~1_combout ),
	.datab(!\resetn~input_o ),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux31~15_combout ),
	.datae(!\inst_reg|dpc4 [0]),
	.dataf(!\id_stage|cu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~0 .extended_lut = "off";
defparam \prog_cnt|pc~0 .lut_mask = 64'h3010331300000000;
defparam \prog_cnt|pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \id_stage|wpcir~1 (
// Equation(s):
// \id_stage|wpcir~1_combout  = ( !\id_stage|cu|wmem~0_combout  & ( (\de_reg|em2reg~q  & ((\id_stage|Equal19~2_combout ) # (\id_stage|Equal18~0_combout ))) ) )

	.dataa(!\id_stage|Equal18~0_combout ),
	.datab(!\id_stage|Equal19~2_combout ),
	.datac(!\de_reg|em2reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\id_stage|cu|wmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|wpcir~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|wpcir~1 .extended_lut = "off";
defparam \id_stage|wpcir~1 .lut_mask = 64'h0707070700000000;
defparam \id_stage|wpcir~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~0 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~0_combout  = ( \exe_stage|call_sub|y[2]~20_combout  & ( \id_stage|forwarding_da|Mux31~0_combout  ) )

	.dataa(!\id_stage|forwarding_da|Mux31~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exe_stage|call_sub|y[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~0 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~0 .lut_mask = 64'h0000000055555555;
defparam \id_stage|forwarding_da|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \id_stage|forwarding_da|Mux29~12 (
// Equation(s):
// \id_stage|forwarding_da|Mux29~12_combout  = ( \id_stage|forwarding_da|Mux29~11_combout  & ( \mem_stage|mem_out_mux|y[2]~28_combout  & ( ((!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [2])))) # 
// (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( !\id_stage|forwarding_da|Mux29~11_combout  & ( \mem_stage|mem_out_mux|y[2]~28_combout  & ( (!\id_stage|fwda [1] & ((!\id_stage|forwarding_da|Mux12~0_combout ) # (\em_reg|malu [2]))) ) ) ) # ( 
// \id_stage|forwarding_da|Mux29~11_combout  & ( !\mem_stage|mem_out_mux|y[2]~28_combout  & ( ((\em_reg|malu [2] & (!\id_stage|fwda [1] & \id_stage|forwarding_da|Mux12~0_combout ))) # (\id_stage|forwarding_da|Mux31~12_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux29~11_combout  & ( !\mem_stage|mem_out_mux|y[2]~28_combout  & ( (\em_reg|malu [2] & (!\id_stage|fwda [1] & \id_stage|forwarding_da|Mux12~0_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux31~12_combout ),
	.datab(!\em_reg|malu [2]),
	.datac(!\id_stage|fwda [1]),
	.datad(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux29~11_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[2]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux29~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux29~12 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux29~12 .lut_mask = 64'h00305575F030F575;
defparam \id_stage|forwarding_da|Mux29~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \id_stage|WideNor0~8 (
// Equation(s):
// \id_stage|WideNor0~8_combout  = ( \id_stage|forwarding_da|Mux29~12_combout  & ( \id_stage|forwarding_db|Mux23~10_combout  & ( (\id_stage|forwarding_db|Mux29~10_combout  & \id_stage|forwarding_da|Mux23~10_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux29~12_combout  & ( \id_stage|forwarding_db|Mux23~10_combout  & ( (\id_stage|forwarding_da|Mux23~10_combout  & (!\id_stage|forwarding_db|Mux29~10_combout  $ (((\id_stage|forwarding_da|Mux29~0_combout ) # 
// (\id_stage|forwarding_da|Mux29~1_combout ))))) ) ) ) # ( \id_stage|forwarding_da|Mux29~12_combout  & ( !\id_stage|forwarding_db|Mux23~10_combout  & ( (\id_stage|forwarding_db|Mux29~10_combout  & !\id_stage|forwarding_da|Mux23~10_combout ) ) ) ) # ( 
// !\id_stage|forwarding_da|Mux29~12_combout  & ( !\id_stage|forwarding_db|Mux23~10_combout  & ( (!\id_stage|forwarding_da|Mux23~10_combout  & (!\id_stage|forwarding_db|Mux29~10_combout  $ (((\id_stage|forwarding_da|Mux29~0_combout ) # 
// (\id_stage|forwarding_da|Mux29~1_combout ))))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux29~1_combout ),
	.datab(!\id_stage|forwarding_db|Mux29~10_combout ),
	.datac(!\id_stage|forwarding_da|Mux23~10_combout ),
	.datad(!\id_stage|forwarding_da|Mux29~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux29~12_combout ),
	.dataf(!\id_stage|forwarding_db|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~8 .extended_lut = "off";
defparam \id_stage|WideNor0~8 .lut_mask = 64'h9030303009030303;
defparam \id_stage|WideNor0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
cyclonev_lcell_comb \id_stage|comb~9 (
// Equation(s):
// \id_stage|comb~9_combout  = ( \id_stage|forwarding_db|Mux17~7_combout  & ( \id_stage|forwarding_db|Mux24~9_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & ((\id_stage|forwarding_db|Mux17~1_combout ) # (\em_reg|malu [7]))) ) ) ) # ( 
// !\id_stage|forwarding_db|Mux17~7_combout  & ( \id_stage|forwarding_db|Mux24~9_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout  & (!\em_reg|malu [7] & ((\mem_stage|dram|altsyncram_component|auto_generated|q_a [7])))) # 
// (\id_stage|forwarding_db|Mux17~0_combout  & (((\id_stage|forwarding_db|Mux17~1_combout )))) ) ) ) # ( \id_stage|forwarding_db|Mux17~7_combout  & ( !\id_stage|forwarding_db|Mux24~9_combout  & ( (\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux17~1_combout  
// & \id_stage|forwarding_db|Mux17~0_combout )) ) ) ) # ( !\id_stage|forwarding_db|Mux17~7_combout  & ( !\id_stage|forwarding_db|Mux24~9_combout  & ( (!\em_reg|malu [7] & (!\id_stage|forwarding_db|Mux17~0_combout  & 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datac(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datad(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\id_stage|forwarding_db|Mux17~7_combout ),
	.dataf(!\id_stage|forwarding_db|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~9 .extended_lut = "off";
defparam \id_stage|comb~9 .lut_mask = 64'h00A0040403A30707;
defparam \id_stage|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N18
cyclonev_lcell_comb \id_stage|comb~10 (
// Equation(s):
// \id_stage|comb~10_combout  = ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & ( \id_stage|forwarding_da|Mux24~9_combout  & ( (!\id_stage|forwarding_da|Mux12~0_combout  & (!\em_reg|malu [7] & ((\id_stage|forwarding_da|Mux12~2_combout )))) # 
// (\id_stage|forwarding_da|Mux12~0_combout  & (((\em_reg|malu [7] & !\id_stage|forwarding_da|Mux12~2_combout )) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & ( 
// \id_stage|forwarding_da|Mux24~9_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (((\em_reg|malu [7] & !\id_stage|forwarding_da|Mux12~2_combout )) # (\id_stage|forwarding_da|Mux12~1_combout ))) ) ) ) # ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & ( !\id_stage|forwarding_da|Mux24~9_combout  & ( (!\em_reg|malu [7] & (((!\id_stage|forwarding_da|Mux12~0_combout  & \id_stage|forwarding_da|Mux12~2_combout )))) # (\em_reg|malu [7] & 
// (!\id_stage|forwarding_da|Mux12~1_combout  & (\id_stage|forwarding_da|Mux12~0_combout  & !\id_stage|forwarding_da|Mux12~2_combout ))) ) ) ) # ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [7] & ( !\id_stage|forwarding_da|Mux24~9_combout  & ( 
// (\em_reg|malu [7] & (!\id_stage|forwarding_da|Mux12~1_combout  & (\id_stage|forwarding_da|Mux12~0_combout  & !\id_stage|forwarding_da|Mux12~2_combout ))) ) ) )

	.dataa(!\em_reg|malu [7]),
	.datab(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datac(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\id_stage|forwarding_da|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~10 .extended_lut = "off";
defparam \id_stage|comb~10 .lut_mask = 64'h040004A0070307A3;
defparam \id_stage|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N12
cyclonev_lcell_comb \id_stage|comb~6 (
// Equation(s):
// \id_stage|comb~6_combout  = ( \id_stage|comb~10_combout  & ( (!\id_stage|comb~9_combout  & ((!\id_stage|forwarding_db|Mux31~1_combout ) # (!\exe_stage|call_sub|y[7]~56_combout ))) ) ) # ( !\id_stage|comb~10_combout  & ( 
// (!\exe_stage|call_sub|y[7]~56_combout  & (((\id_stage|comb~9_combout )))) # (\exe_stage|call_sub|y[7]~56_combout  & (!\id_stage|forwarding_da|Mux26~0_combout  $ (((!\id_stage|forwarding_db|Mux31~1_combout  & !\id_stage|comb~9_combout ))))) ) )

	.dataa(!\id_stage|forwarding_da|Mux26~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux31~1_combout ),
	.datac(!\exe_stage|call_sub|y[7]~56_combout ),
	.datad(!\id_stage|comb~9_combout ),
	.datae(gnd),
	.dataf(!\id_stage|comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~6 .extended_lut = "off";
defparam \id_stage|comb~6 .lut_mask = 64'h06FA06FAFC00FC00;
defparam \id_stage|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \id_stage|comb~12 (
// Equation(s):
// \id_stage|comb~12_combout  = ( \id_stage|forwarding_da|Mux12~0_combout  & ( \id_stage|forwarding_da|Mux22~11_combout  & ( \id_stage|forwarding_da|Mux12~1_combout  ) ) ) # ( !\id_stage|forwarding_da|Mux12~0_combout  & ( 
// \id_stage|forwarding_da|Mux22~11_combout  & ( (!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & \id_stage|forwarding_da|Mux12~2_combout )) ) ) ) # ( !\id_stage|forwarding_da|Mux12~0_combout  & ( 
// !\id_stage|forwarding_da|Mux22~11_combout  & ( (!\em_reg|malu [7] & (\mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & \id_stage|forwarding_da|Mux12~2_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~1_combout ),
	.datab(!\em_reg|malu [7]),
	.datac(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\id_stage|forwarding_da|Mux12~2_combout ),
	.datae(!\id_stage|forwarding_da|Mux12~0_combout ),
	.dataf(!\id_stage|forwarding_da|Mux22~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~12 .extended_lut = "off";
defparam \id_stage|comb~12 .lut_mask = 64'h000C0000000C5555;
defparam \id_stage|comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \id_stage|comb~11 (
// Equation(s):
// \id_stage|comb~11_combout  = ( \id_stage|forwarding_db|Mux22~11_combout  & ( \mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & ((!\em_reg|malu [7]) # ((\id_stage|forwarding_db|Mux17~0_combout  & 
// \id_stage|forwarding_db|Mux17~1_combout )))) # (\id_stage|forwarding_db|Mux31~2_combout  & (\id_stage|forwarding_db|Mux17~0_combout  & ((\id_stage|forwarding_db|Mux17~1_combout )))) ) ) ) # ( !\id_stage|forwarding_db|Mux22~11_combout  & ( 
// \mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & ( (!\id_stage|forwarding_db|Mux31~2_combout  & !\em_reg|malu [7]) ) ) ) # ( \id_stage|forwarding_db|Mux22~11_combout  & ( !\mem_stage|dram|altsyncram_component|auto_generated|q_a [9] & ( 
// (\id_stage|forwarding_db|Mux17~0_combout  & \id_stage|forwarding_db|Mux17~1_combout ) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux31~2_combout ),
	.datab(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datac(!\em_reg|malu [7]),
	.datad(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux22~11_combout ),
	.dataf(!\mem_stage|dram|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~11 .extended_lut = "off";
defparam \id_stage|comb~11 .lut_mask = 64'h00000033A0A0A0B3;
defparam \id_stage|comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \id_stage|comb~7 (
// Equation(s):
// \id_stage|comb~7_combout  = ( !\id_stage|comb~12_combout  & ( \id_stage|comb~11_combout  & ( (!\id_stage|forwarding_da|Mux22~0_combout  & !\id_stage|forwarding_da|Mux22~1_combout ) ) ) ) # ( \id_stage|comb~12_combout  & ( !\id_stage|comb~11_combout  & ( 
// (!\id_stage|forwarding_db|Mux22~0_combout  & !\id_stage|forwarding_db|Mux22~1_combout ) ) ) ) # ( !\id_stage|comb~12_combout  & ( !\id_stage|comb~11_combout  & ( (!\id_stage|forwarding_da|Mux22~0_combout  & (!\id_stage|forwarding_da|Mux22~1_combout  $ 
// (((!\id_stage|forwarding_db|Mux22~0_combout  & !\id_stage|forwarding_db|Mux22~1_combout ))))) # (\id_stage|forwarding_da|Mux22~0_combout  & (!\id_stage|forwarding_db|Mux22~0_combout  & (!\id_stage|forwarding_db|Mux22~1_combout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux22~0_combout ),
	.datab(!\id_stage|forwarding_db|Mux22~0_combout ),
	.datac(!\id_stage|forwarding_db|Mux22~1_combout ),
	.datad(!\id_stage|forwarding_da|Mux22~1_combout ),
	.datae(!\id_stage|comb~12_combout ),
	.dataf(!\id_stage|comb~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~7 .extended_lut = "off";
defparam \id_stage|comb~7 .lut_mask = 64'h6AC0C0C0AA000000;
defparam \id_stage|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \id_stage|forwarding_da|Mux30~11 (
// Equation(s):
// \id_stage|forwarding_da|Mux30~11_combout  = ( \id_stage|forwarding_da|Mux30~10_combout  & ( \id_stage|cu|shift~0_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|wpcir~0_combout  & (\id_stage|fwda [1] & 
// \id_stage|forwarding_da|Mux27~0_combout ))) ) ) ) # ( \id_stage|forwarding_da|Mux30~10_combout  & ( !\id_stage|cu|shift~0_combout  & ( (\id_stage|forwarding_da|Mux12~0_combout  & (\id_stage|fwda [1] & \id_stage|forwarding_da|Mux27~0_combout )) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux12~0_combout ),
	.datab(!\id_stage|wpcir~0_combout ),
	.datac(!\id_stage|fwda [1]),
	.datad(!\id_stage|forwarding_da|Mux27~0_combout ),
	.datae(!\id_stage|forwarding_da|Mux30~10_combout ),
	.dataf(!\id_stage|cu|shift~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_da|Mux30~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_da|Mux30~11 .extended_lut = "off";
defparam \id_stage|forwarding_da|Mux30~11 .lut_mask = 64'h0000000500000001;
defparam \id_stage|forwarding_da|Mux30~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \id_stage|forwarding_db|Mux30~11 (
// Equation(s):
// \id_stage|forwarding_db|Mux30~11_combout  = ( \id_stage|forwarding_db|Mux17~7_combout  & ( \mem_stage|mem_out_mux|y[1]~22_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & ((!\id_stage|forwarding_db|Mux17~1_combout  & (\em_reg|malu [1])) # 
// (\id_stage|forwarding_db|Mux17~1_combout  & ((\id_stage|forwarding_db|Mux30~10_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~7_combout  & ( \mem_stage|mem_out_mux|y[1]~22_combout  & ( (!\id_stage|forwarding_db|Mux17~0_combout ) # 
// ((\id_stage|forwarding_db|Mux30~10_combout  & \id_stage|forwarding_db|Mux17~1_combout )) ) ) ) # ( \id_stage|forwarding_db|Mux17~7_combout  & ( !\mem_stage|mem_out_mux|y[1]~22_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & 
// ((!\id_stage|forwarding_db|Mux17~1_combout  & (\em_reg|malu [1])) # (\id_stage|forwarding_db|Mux17~1_combout  & ((\id_stage|forwarding_db|Mux30~10_combout ))))) ) ) ) # ( !\id_stage|forwarding_db|Mux17~7_combout  & ( 
// !\mem_stage|mem_out_mux|y[1]~22_combout  & ( (\id_stage|forwarding_db|Mux17~0_combout  & (\id_stage|forwarding_db|Mux30~10_combout  & \id_stage|forwarding_db|Mux17~1_combout )) ) ) )

	.dataa(!\em_reg|malu [1]),
	.datab(!\id_stage|forwarding_db|Mux17~0_combout ),
	.datac(!\id_stage|forwarding_db|Mux30~10_combout ),
	.datad(!\id_stage|forwarding_db|Mux17~1_combout ),
	.datae(!\id_stage|forwarding_db|Mux17~7_combout ),
	.dataf(!\mem_stage|mem_out_mux|y[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|forwarding_db|Mux30~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|forwarding_db|Mux30~11 .extended_lut = "off";
defparam \id_stage|forwarding_db|Mux30~11 .lut_mask = 64'h00031103CCCF1103;
defparam \id_stage|forwarding_db|Mux30~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \id_stage|comb~5 (
// Equation(s):
// \id_stage|comb~5_combout  = ( !\id_stage|comb~8_combout  & ( \id_stage|forwarding_db|Mux30~11_combout  & ( (!\id_stage|forwarding_da|Mux30~0_combout  & (!\id_stage|forwarding_da|Mux30~12_combout  & !\id_stage|forwarding_da|Mux30~11_combout )) ) ) ) # ( 
// \id_stage|comb~8_combout  & ( !\id_stage|forwarding_db|Mux30~11_combout  & ( !\id_stage|forwarding_db|Mux30~0_combout  ) ) ) # ( !\id_stage|comb~8_combout  & ( !\id_stage|forwarding_db|Mux30~11_combout  & ( !\id_stage|forwarding_db|Mux30~0_combout  $ 
// (((!\id_stage|forwarding_da|Mux30~0_combout  & (!\id_stage|forwarding_da|Mux30~12_combout  & !\id_stage|forwarding_da|Mux30~11_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux30~0_combout ),
	.datab(!\id_stage|forwarding_da|Mux30~12_combout ),
	.datac(!\id_stage|forwarding_da|Mux30~11_combout ),
	.datad(!\id_stage|forwarding_db|Mux30~0_combout ),
	.datae(!\id_stage|comb~8_combout ),
	.dataf(!\id_stage|forwarding_db|Mux30~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|comb~5 .extended_lut = "off";
defparam \id_stage|comb~5 .lut_mask = 64'h7F80FF0080800000;
defparam \id_stage|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \id_stage|WideNor0~16 (
// Equation(s):
// \id_stage|WideNor0~16_combout  = ( !\id_stage|comb~0_combout  & ( !\id_stage|comb~5_combout  & ( (!\id_stage|comb~6_combout  & (!\id_stage|comb~7_combout  & (!\id_stage|forwarding_db|Mux1~9_combout  $ (\id_stage|forwarding_da|Mux1~9_combout )))) ) ) )

	.dataa(!\id_stage|forwarding_db|Mux1~9_combout ),
	.datab(!\id_stage|forwarding_da|Mux1~9_combout ),
	.datac(!\id_stage|comb~6_combout ),
	.datad(!\id_stage|comb~7_combout ),
	.datae(!\id_stage|comb~0_combout ),
	.dataf(!\id_stage|comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~16 .extended_lut = "off";
defparam \id_stage|WideNor0~16 .lut_mask = 64'h9000000000000000;
defparam \id_stage|WideNor0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \id_stage|WideNor0~9 (
// Equation(s):
// \id_stage|WideNor0~9_combout  = ( \id_stage|WideNor0~16_combout  & ( \id_stage|WideNor0~5_combout  & ( (\id_stage|WideNor0~8_combout  & (\id_stage|WideNor0~4_combout  & (\id_stage|WideNor0~7_combout  & \id_stage|WideNor0~6_combout ))) ) ) )

	.dataa(!\id_stage|WideNor0~8_combout ),
	.datab(!\id_stage|WideNor0~4_combout ),
	.datac(!\id_stage|WideNor0~7_combout ),
	.datad(!\id_stage|WideNor0~6_combout ),
	.datae(!\id_stage|WideNor0~16_combout ),
	.dataf(!\id_stage|WideNor0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|WideNor0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|WideNor0~9 .extended_lut = "off";
defparam \id_stage|WideNor0~9 .lut_mask = 64'h0000000000000001;
defparam \id_stage|WideNor0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \id_stage|cu|pcsource~1 (
// Equation(s):
// \id_stage|cu|pcsource~1_combout  = ( \id_stage|WideNor0~2_combout  & ( \id_stage|WideNor0~9_combout  & ( !\inst_reg|inst [26] $ (((\id_stage|WideNor0~0_combout  & (\id_stage|WideNor0~3_combout  & \id_stage|WideNor0~1_combout )))) ) ) ) # ( 
// !\id_stage|WideNor0~2_combout  & ( \id_stage|WideNor0~9_combout  & ( !\inst_reg|inst [26] ) ) ) # ( \id_stage|WideNor0~2_combout  & ( !\id_stage|WideNor0~9_combout  & ( !\inst_reg|inst [26] ) ) ) # ( !\id_stage|WideNor0~2_combout  & ( 
// !\id_stage|WideNor0~9_combout  & ( !\inst_reg|inst [26] ) ) )

	.dataa(!\inst_reg|inst [26]),
	.datab(!\id_stage|WideNor0~0_combout ),
	.datac(!\id_stage|WideNor0~3_combout ),
	.datad(!\id_stage|WideNor0~1_combout ),
	.datae(!\id_stage|WideNor0~2_combout ),
	.dataf(!\id_stage|WideNor0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\id_stage|cu|pcsource~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|cu|pcsource~1 .extended_lut = "off";
defparam \id_stage|cu|pcsource~1 .lut_mask = 64'hAAAAAAAAAAAAAAA9;
defparam \id_stage|cu|pcsource~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \prog_cnt|pc[0]~1 (
// Equation(s):
// \prog_cnt|pc[0]~1_combout  = ( \id_stage|cu|i_jr~combout  & ( \id_stage|cu|pcsource~1_combout  & ( (!\id_stage|wpcir~1_combout ) # (!\resetn~input_o ) ) ) ) # ( !\id_stage|cu|i_jr~combout  & ( \id_stage|cu|pcsource~1_combout  & ( (!\resetn~input_o ) # 
// ((\id_stage|cu|comb~0_combout  & !\id_stage|wpcir~1_combout )) ) ) ) # ( \id_stage|cu|i_jr~combout  & ( !\id_stage|cu|pcsource~1_combout  & ( (!\id_stage|wpcir~1_combout ) # (!\resetn~input_o ) ) ) ) # ( !\id_stage|cu|i_jr~combout  & ( 
// !\id_stage|cu|pcsource~1_combout  & ( (!\resetn~input_o ) # ((!\id_stage|wpcir~1_combout  & ((\id_stage|cu|comb~4_combout ) # (\id_stage|cu|comb~0_combout )))) ) ) )

	.dataa(!\id_stage|cu|comb~0_combout ),
	.datab(!\id_stage|wpcir~1_combout ),
	.datac(!\id_stage|cu|comb~4_combout ),
	.datad(!\resetn~input_o ),
	.datae(!\id_stage|cu|i_jr~combout ),
	.dataf(!\id_stage|cu|pcsource~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc[0]~1 .extended_lut = "off";
defparam \prog_cnt|pc[0]~1 .lut_mask = 64'hFF4CFFCCFF44FFCC;
defparam \prog_cnt|pc[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N26
dffeas \prog_cnt|pc[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_cnt|pc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[0] .is_wysiwyg = "true";
defparam \prog_cnt|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \inst_reg|dpc4[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\prog_cnt|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[1] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N57
cyclonev_lcell_comb \prog_cnt|pc~2 (
// Equation(s):
// \prog_cnt|pc~2_combout  = ( \id_stage|forwarding_da|Mux30~13_combout  & ( (\resetn~input_o  & (!\id_stage|cu|comb~0_combout  & ((!\id_stage|cu|pcsource[1]~0_combout ) # (\inst_reg|dpc4 [1])))) ) ) # ( !\id_stage|forwarding_da|Mux30~13_combout  & ( 
// (\resetn~input_o  & (\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|dpc4 [1] & !\id_stage|cu|comb~0_combout ))) ) )

	.dataa(!\resetn~input_o ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\inst_reg|dpc4 [1]),
	.datad(!\id_stage|cu|comb~0_combout ),
	.datae(gnd),
	.dataf(!\id_stage|forwarding_da|Mux30~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~2 .extended_lut = "off";
defparam \prog_cnt|pc~2 .lut_mask = 64'h0100010045004500;
defparam \prog_cnt|pc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N59
dffeas \prog_cnt|pc[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_cnt|pc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[1] .is_wysiwyg = "true";
defparam \prog_cnt|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N18
cyclonev_lcell_comb \if_stage|Add0~25 (
// Equation(s):
// \if_stage|Add0~25_sumout  = SUM(( \prog_cnt|pc [8] ) + ( GND ) + ( \if_stage|Add0~22  ))
// \if_stage|Add0~26  = CARRY(( \prog_cnt|pc [8] ) + ( GND ) + ( \if_stage|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~25_sumout ),
	.cout(\if_stage|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~25 .extended_lut = "off";
defparam \if_stage|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \inst_reg|dpc4[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[8] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \id_stage|Add0~25 (
// Equation(s):
// \id_stage|Add0~25_sumout  = SUM(( \inst_reg|inst [6] ) + ( \inst_reg|dpc4 [8] ) + ( \id_stage|Add0~22  ))
// \id_stage|Add0~26  = CARRY(( \inst_reg|inst [6] ) + ( \inst_reg|dpc4 [8] ) + ( \id_stage|Add0~22  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [6]),
	.datac(!\inst_reg|dpc4 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~25_sumout ),
	.cout(\id_stage|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~25 .extended_lut = "off";
defparam \id_stage|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \id_stage|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \prog_cnt|pc~10 (
// Equation(s):
// \prog_cnt|pc~10_combout  = ( \id_stage|Add0~25_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux23~10_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~25_sumout )) 
// ) ) ) # ( !\id_stage|Add0~25_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|forwarding_da|Mux23~10_combout ))) # (\id_stage|cu|pcsource[1]~0_combout  & (\if_stage|Add0~25_sumout )) ) ) ) # ( 
// \id_stage|Add0~25_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout ) # (\inst_reg|inst [6]) ) ) ) # ( !\id_stage|Add0~25_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\inst_reg|inst [6] & 
// !\id_stage|cu|pcsource[1]~0_combout ) ) ) )

	.dataa(!\inst_reg|inst [6]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~25_sumout ),
	.datad(!\id_stage|forwarding_da|Mux23~10_combout ),
	.datae(!\id_stage|Add0~25_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~10 .extended_lut = "off";
defparam \prog_cnt|pc~10 .lut_mask = 64'h4444777703CF03CF;
defparam \prog_cnt|pc~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N44
dffeas \prog_cnt|pc[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[8] .is_wysiwyg = "true";
defparam \prog_cnt|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N21
cyclonev_lcell_comb \if_stage|Add0~29 (
// Equation(s):
// \if_stage|Add0~29_sumout  = SUM(( \prog_cnt|pc [9] ) + ( GND ) + ( \if_stage|Add0~26  ))
// \if_stage|Add0~30  = CARRY(( \prog_cnt|pc [9] ) + ( GND ) + ( \if_stage|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~29_sumout ),
	.cout(\if_stage|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~29 .extended_lut = "off";
defparam \if_stage|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N22
dffeas \inst_reg|dpc4[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[9] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \id_stage|Add0~29 (
// Equation(s):
// \id_stage|Add0~29_sumout  = SUM(( \inst_reg|inst [7] ) + ( \inst_reg|dpc4 [9] ) + ( \id_stage|Add0~26  ))
// \id_stage|Add0~30  = CARRY(( \inst_reg|inst [7] ) + ( \inst_reg|dpc4 [9] ) + ( \id_stage|Add0~26  ))

	.dataa(!\inst_reg|dpc4 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_reg|inst [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~29_sumout ),
	.cout(\id_stage|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~29 .extended_lut = "off";
defparam \id_stage|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \id_stage|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \prog_cnt|pc~11 (
// Equation(s):
// \prog_cnt|pc~11_combout  = ( \id_stage|forwarding_da|Mux22~12_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~29_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux22~12_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~29_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux22~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [7])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~29_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux22~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [7])) # 
// (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~29_sumout ))) ) ) )

	.dataa(!\inst_reg|inst [7]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~29_sumout ),
	.datad(!\id_stage|Add0~29_sumout ),
	.datae(!\id_stage|forwarding_da|Mux22~12_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~11 .extended_lut = "off";
defparam \prog_cnt|pc~11 .lut_mask = 64'h447744770303CFCF;
defparam \prog_cnt|pc~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N14
dffeas \prog_cnt|pc[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[9] .is_wysiwyg = "true";
defparam \prog_cnt|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N24
cyclonev_lcell_comb \if_stage|Add0~33 (
// Equation(s):
// \if_stage|Add0~33_sumout  = SUM(( \prog_cnt|pc [10] ) + ( GND ) + ( \if_stage|Add0~30  ))
// \if_stage|Add0~34  = CARRY(( \prog_cnt|pc [10] ) + ( GND ) + ( \if_stage|Add0~30  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~33_sumout ),
	.cout(\if_stage|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~33 .extended_lut = "off";
defparam \if_stage|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N26
dffeas \inst_reg|dpc4[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[10] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \id_stage|Add0~33 (
// Equation(s):
// \id_stage|Add0~33_sumout  = SUM(( \inst_reg|dpc4 [10] ) + ( \inst_reg|inst [8] ) + ( \id_stage|Add0~30  ))
// \id_stage|Add0~34  = CARRY(( \inst_reg|dpc4 [10] ) + ( \inst_reg|inst [8] ) + ( \id_stage|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [8]),
	.datac(gnd),
	.datad(!\inst_reg|dpc4 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~33_sumout ),
	.cout(\id_stage|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~33 .extended_lut = "off";
defparam \id_stage|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \id_stage|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \prog_cnt|pc~12 (
// Equation(s):
// \prog_cnt|pc~12_combout  = ( \id_stage|forwarding_da|Mux21~10_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~33_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux21~10_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~33_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux21~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [8])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~33_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux21~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [8])) # 
// (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~33_sumout ))) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\inst_reg|inst [8]),
	.datac(!\id_stage|Add0~33_sumout ),
	.datad(!\if_stage|Add0~33_sumout ),
	.datae(!\id_stage|forwarding_da|Mux21~10_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~12 .extended_lut = "off";
defparam \prog_cnt|pc~12 .lut_mask = 64'h272727270055AAFF;
defparam \prog_cnt|pc~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y23_N38
dffeas \prog_cnt|pc[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[10] .is_wysiwyg = "true";
defparam \prog_cnt|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N27
cyclonev_lcell_comb \if_stage|Add0~37 (
// Equation(s):
// \if_stage|Add0~37_sumout  = SUM(( \prog_cnt|pc [11] ) + ( GND ) + ( \if_stage|Add0~34  ))
// \if_stage|Add0~38  = CARRY(( \prog_cnt|pc [11] ) + ( GND ) + ( \if_stage|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~37_sumout ),
	.cout(\if_stage|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~37 .extended_lut = "off";
defparam \if_stage|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N28
dffeas \inst_reg|dpc4[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[11] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N27
cyclonev_lcell_comb \id_stage|Add0~37 (
// Equation(s):
// \id_stage|Add0~37_sumout  = SUM(( \inst_reg|dpc4 [11] ) + ( \inst_reg|inst [9] ) + ( \id_stage|Add0~34  ))
// \id_stage|Add0~38  = CARRY(( \inst_reg|dpc4 [11] ) + ( \inst_reg|inst [9] ) + ( \id_stage|Add0~34  ))

	.dataa(!\inst_reg|inst [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_reg|dpc4 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~37_sumout ),
	.cout(\id_stage|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~37 .extended_lut = "off";
defparam \id_stage|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \id_stage|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \prog_cnt|pc~13 (
// Equation(s):
// \prog_cnt|pc~13_combout  = ( \id_stage|Add0~37_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|forwarding_da|Mux20~10_combout )) # (\id_stage|cu|pcsource[1]~0_combout  & ((\if_stage|Add0~37_sumout ))) 
// ) ) ) # ( !\id_stage|Add0~37_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|forwarding_da|Mux20~10_combout )) # (\id_stage|cu|pcsource[1]~0_combout  & ((\if_stage|Add0~37_sumout ))) ) ) ) # ( 
// \id_stage|Add0~37_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\inst_reg|inst [9]) # (\id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\id_stage|Add0~37_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// \inst_reg|inst [9]) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux20~10_combout ),
	.datab(!\if_stage|Add0~37_sumout ),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\inst_reg|inst [9]),
	.datae(!\id_stage|Add0~37_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~13 .extended_lut = "off";
defparam \prog_cnt|pc~13 .lut_mask = 64'h00F00FFF53535353;
defparam \prog_cnt|pc~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y23_N14
dffeas \prog_cnt|pc[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[11] .is_wysiwyg = "true";
defparam \prog_cnt|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N30
cyclonev_lcell_comb \if_stage|Add0~41 (
// Equation(s):
// \if_stage|Add0~41_sumout  = SUM(( \prog_cnt|pc [12] ) + ( GND ) + ( \if_stage|Add0~38  ))
// \if_stage|Add0~42  = CARRY(( \prog_cnt|pc [12] ) + ( GND ) + ( \if_stage|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~41_sumout ),
	.cout(\if_stage|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~41 .extended_lut = "off";
defparam \if_stage|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N28
dffeas \inst_reg|dpc4[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[12] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \id_stage|Add0~41 (
// Equation(s):
// \id_stage|Add0~41_sumout  = SUM(( \inst_reg|dpc4 [12] ) + ( \inst_reg|inst [10] ) + ( \id_stage|Add0~38  ))
// \id_stage|Add0~42  = CARRY(( \inst_reg|dpc4 [12] ) + ( \inst_reg|inst [10] ) + ( \id_stage|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|inst [10]),
	.datad(!\inst_reg|dpc4 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~41_sumout ),
	.cout(\id_stage|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~41 .extended_lut = "off";
defparam \id_stage|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \id_stage|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \prog_cnt|pc~14 (
// Equation(s):
// \prog_cnt|pc~14_combout  = ( \id_stage|forwarding_da|Mux19~10_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~41_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux19~10_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~41_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux19~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [10]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~41_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux19~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst 
// [10]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~41_sumout )) ) ) )

	.dataa(!\id_stage|Add0~41_sumout ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~41_sumout ),
	.datad(!\inst_reg|inst [10]),
	.datae(!\id_stage|forwarding_da|Mux19~10_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~14 .extended_lut = "off";
defparam \prog_cnt|pc~14 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \prog_cnt|pc~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N32
dffeas \prog_cnt|pc[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[12] .is_wysiwyg = "true";
defparam \prog_cnt|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N33
cyclonev_lcell_comb \if_stage|Add0~45 (
// Equation(s):
// \if_stage|Add0~45_sumout  = SUM(( \prog_cnt|pc [13] ) + ( GND ) + ( \if_stage|Add0~42  ))
// \if_stage|Add0~46  = CARRY(( \prog_cnt|pc [13] ) + ( GND ) + ( \if_stage|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~45_sumout ),
	.cout(\if_stage|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~45 .extended_lut = "off";
defparam \if_stage|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N41
dffeas \inst_reg|dpc4[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[13] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N33
cyclonev_lcell_comb \id_stage|Add0~45 (
// Equation(s):
// \id_stage|Add0~45_sumout  = SUM(( \inst_reg|inst [11] ) + ( \inst_reg|dpc4 [13] ) + ( \id_stage|Add0~42  ))
// \id_stage|Add0~46  = CARRY(( \inst_reg|inst [11] ) + ( \inst_reg|dpc4 [13] ) + ( \id_stage|Add0~42  ))

	.dataa(!\inst_reg|dpc4 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_reg|inst [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~45_sumout ),
	.cout(\id_stage|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~45 .extended_lut = "off";
defparam \id_stage|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \id_stage|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \prog_cnt|pc~15 (
// Equation(s):
// \prog_cnt|pc~15_combout  = ( \id_stage|forwarding_da|Mux18~10_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~45_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux18~10_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~45_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux18~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [11])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~45_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux18~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [11])) 
// # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~45_sumout ))) ) ) )

	.dataa(!\inst_reg|inst [11]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\id_stage|Add0~45_sumout ),
	.datad(!\if_stage|Add0~45_sumout ),
	.datae(!\id_stage|forwarding_da|Mux18~10_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~15 .extended_lut = "off";
defparam \prog_cnt|pc~15 .lut_mask = 64'h474747470033CCFF;
defparam \prog_cnt|pc~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \prog_cnt|pc[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[13] .is_wysiwyg = "true";
defparam \prog_cnt|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N36
cyclonev_lcell_comb \if_stage|Add0~49 (
// Equation(s):
// \if_stage|Add0~49_sumout  = SUM(( \prog_cnt|pc [14] ) + ( GND ) + ( \if_stage|Add0~46  ))
// \if_stage|Add0~50  = CARRY(( \prog_cnt|pc [14] ) + ( GND ) + ( \if_stage|Add0~46  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~49_sumout ),
	.cout(\if_stage|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~49 .extended_lut = "off";
defparam \if_stage|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N37
dffeas \inst_reg|dpc4[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[14] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \id_stage|Add0~49 (
// Equation(s):
// \id_stage|Add0~49_sumout  = SUM(( \inst_reg|inst [12] ) + ( \inst_reg|dpc4 [14] ) + ( \id_stage|Add0~46  ))
// \id_stage|Add0~50  = CARRY(( \inst_reg|inst [12] ) + ( \inst_reg|dpc4 [14] ) + ( \id_stage|Add0~46  ))

	.dataa(gnd),
	.datab(!\inst_reg|dpc4 [14]),
	.datac(gnd),
	.datad(!\inst_reg|inst [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~49_sumout ),
	.cout(\id_stage|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~49 .extended_lut = "off";
defparam \id_stage|Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \id_stage|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N42
cyclonev_lcell_comb \prog_cnt|pc~16 (
// Equation(s):
// \prog_cnt|pc~16_combout  = ( \id_stage|forwarding_da|Mux17~9_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~49_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux17~9_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~49_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux17~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [12]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~49_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux17~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst 
// [12]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~49_sumout )) ) ) )

	.dataa(!\id_stage|Add0~49_sumout ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\inst_reg|inst [12]),
	.datad(!\if_stage|Add0~49_sumout ),
	.datae(!\id_stage|forwarding_da|Mux17~9_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~16 .extended_lut = "off";
defparam \prog_cnt|pc~16 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \prog_cnt|pc~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N44
dffeas \prog_cnt|pc[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[14] .is_wysiwyg = "true";
defparam \prog_cnt|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N39
cyclonev_lcell_comb \if_stage|Add0~53 (
// Equation(s):
// \if_stage|Add0~53_sumout  = SUM(( \prog_cnt|pc [15] ) + ( GND ) + ( \if_stage|Add0~50  ))
// \if_stage|Add0~54  = CARRY(( \prog_cnt|pc [15] ) + ( GND ) + ( \if_stage|Add0~50  ))

	.dataa(!\prog_cnt|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~53_sumout ),
	.cout(\if_stage|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~53 .extended_lut = "off";
defparam \if_stage|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \if_stage|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N40
dffeas \inst_reg|dpc4[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[15] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \id_stage|Add0~53 (
// Equation(s):
// \id_stage|Add0~53_sumout  = SUM(( \inst_reg|inst [13] ) + ( \inst_reg|dpc4 [15] ) + ( \id_stage|Add0~50  ))
// \id_stage|Add0~54  = CARRY(( \inst_reg|inst [13] ) + ( \inst_reg|dpc4 [15] ) + ( \id_stage|Add0~50  ))

	.dataa(!\inst_reg|inst [13]),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~53_sumout ),
	.cout(\id_stage|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~53 .extended_lut = "off";
defparam \id_stage|Add0~53 .lut_mask = 64'h0000F0F000005555;
defparam \id_stage|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \prog_cnt|pc~17 (
// Equation(s):
// \prog_cnt|pc~17_combout  = ( \id_stage|Add0~53_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|forwarding_da|Mux16~10_combout )) # (\id_stage|cu|pcsource[1]~0_combout  & ((\if_stage|Add0~53_sumout ))) 
// ) ) ) # ( !\id_stage|Add0~53_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|forwarding_da|Mux16~10_combout )) # (\id_stage|cu|pcsource[1]~0_combout  & ((\if_stage|Add0~53_sumout ))) ) ) ) # ( 
// \id_stage|Add0~53_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (\inst_reg|inst [13]) # (\id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\id_stage|Add0~53_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// \inst_reg|inst [13]) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\inst_reg|inst [13]),
	.datac(!\id_stage|forwarding_da|Mux16~10_combout ),
	.datad(!\if_stage|Add0~53_sumout ),
	.datae(!\id_stage|Add0~53_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~17 .extended_lut = "off";
defparam \prog_cnt|pc~17 .lut_mask = 64'h222277770A5F0A5F;
defparam \prog_cnt|pc~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \prog_cnt|pc[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[15] .is_wysiwyg = "true";
defparam \prog_cnt|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N42
cyclonev_lcell_comb \if_stage|Add0~57 (
// Equation(s):
// \if_stage|Add0~57_sumout  = SUM(( \prog_cnt|pc [16] ) + ( GND ) + ( \if_stage|Add0~54  ))
// \if_stage|Add0~58  = CARRY(( \prog_cnt|pc [16] ) + ( GND ) + ( \if_stage|Add0~54  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~57_sumout ),
	.cout(\if_stage|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~57 .extended_lut = "off";
defparam \if_stage|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N46
dffeas \inst_reg|dpc4[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[16] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \id_stage|Add0~57 (
// Equation(s):
// \id_stage|Add0~57_sumout  = SUM(( \inst_reg|inst [14] ) + ( \inst_reg|dpc4 [16] ) + ( \id_stage|Add0~54  ))
// \id_stage|Add0~58  = CARRY(( \inst_reg|inst [14] ) + ( \inst_reg|dpc4 [16] ) + ( \id_stage|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [16]),
	.datad(!\inst_reg|inst [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~57_sumout ),
	.cout(\id_stage|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~57 .extended_lut = "off";
defparam \id_stage|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \id_stage|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \prog_cnt|pc~18 (
// Equation(s):
// \prog_cnt|pc~18_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux15~10_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~57_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux15~10_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst [14]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~57_sumout )) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux15~10_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~57_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux15~10_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [14]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~57_sumout )) ) ) )

	.dataa(!\id_stage|Add0~57_sumout ),
	.datab(!\inst_reg|inst [14]),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\if_stage|Add0~57_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~18 .extended_lut = "off";
defparam \prog_cnt|pc~18 .lut_mask = 64'h3535000F3535F0FF;
defparam \prog_cnt|pc~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N44
dffeas \prog_cnt|pc[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[16] .is_wysiwyg = "true";
defparam \prog_cnt|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N45
cyclonev_lcell_comb \if_stage|Add0~61 (
// Equation(s):
// \if_stage|Add0~61_sumout  = SUM(( \prog_cnt|pc [17] ) + ( GND ) + ( \if_stage|Add0~58  ))
// \if_stage|Add0~62  = CARRY(( \prog_cnt|pc [17] ) + ( GND ) + ( \if_stage|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~61_sumout ),
	.cout(\if_stage|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~61 .extended_lut = "off";
defparam \if_stage|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N34
dffeas \inst_reg|dpc4[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[17] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N45
cyclonev_lcell_comb \id_stage|Add0~61 (
// Equation(s):
// \id_stage|Add0~61_sumout  = SUM(( \inst_reg|inst [15] ) + ( \inst_reg|dpc4 [17] ) + ( \id_stage|Add0~58  ))
// \id_stage|Add0~62  = CARRY(( \inst_reg|inst [15] ) + ( \inst_reg|dpc4 [17] ) + ( \id_stage|Add0~58  ))

	.dataa(!\inst_reg|inst [15]),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~61_sumout ),
	.cout(\id_stage|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~61 .extended_lut = "off";
defparam \id_stage|Add0~61 .lut_mask = 64'h0000F0F000005555;
defparam \id_stage|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \prog_cnt|pc~19 (
// Equation(s):
// \prog_cnt|pc~19_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux14~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~61_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux14~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst [15]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~61_sumout )) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux14~12_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~61_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux14~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [15]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~61_sumout )) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\id_stage|Add0~61_sumout ),
	.datac(!\if_stage|Add0~61_sumout ),
	.datad(!\inst_reg|inst [15]),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux14~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~19 .extended_lut = "off";
defparam \prog_cnt|pc~19 .lut_mask = 64'h11BB050511BBAFAF;
defparam \prog_cnt|pc~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N32
dffeas \prog_cnt|pc[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[17] .is_wysiwyg = "true";
defparam \prog_cnt|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N48
cyclonev_lcell_comb \if_stage|Add0~65 (
// Equation(s):
// \if_stage|Add0~65_sumout  = SUM(( \prog_cnt|pc [18] ) + ( GND ) + ( \if_stage|Add0~62  ))
// \if_stage|Add0~66  = CARRY(( \prog_cnt|pc [18] ) + ( GND ) + ( \if_stage|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~65_sumout ),
	.cout(\if_stage|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~65 .extended_lut = "off";
defparam \if_stage|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N49
dffeas \inst_reg|dpc4[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[18] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \id_stage|Add0~65 (
// Equation(s):
// \id_stage|Add0~65_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [18] ) + ( \id_stage|Add0~62  ))
// \id_stage|Add0~66  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [18] ) + ( \id_stage|Add0~62  ))

	.dataa(!\inst_reg|inst [15]),
	.datab(gnd),
	.datac(!\id_stage|cu|sext~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|dpc4 [18]),
	.datag(gnd),
	.cin(\id_stage|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~65_sumout ),
	.cout(\id_stage|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~65 .extended_lut = "off";
defparam \id_stage|Add0~65 .lut_mask = 64'h0000FF0000000505;
defparam \id_stage|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \prog_cnt|pc~20 (
// Equation(s):
// \prog_cnt|pc~20_combout  = ( \id_stage|cu|pcsource[1]~0_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( \if_stage|Add0~65_sumout  ) ) ) # ( !\id_stage|cu|pcsource[1]~0_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux13~12_combout  ) ) ) # ( \id_stage|cu|pcsource[1]~0_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|Add0~65_sumout  ) ) ) # ( !\id_stage|cu|pcsource[1]~0_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \inst_reg|inst [16] ) ) )

	.dataa(!\id_stage|forwarding_da|Mux13~12_combout ),
	.datab(!\if_stage|Add0~65_sumout ),
	.datac(!\id_stage|Add0~65_sumout ),
	.datad(!\inst_reg|inst [16]),
	.datae(!\id_stage|cu|pcsource[1]~0_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~20 .extended_lut = "off";
defparam \prog_cnt|pc~20 .lut_mask = 64'h00FF0F0F55553333;
defparam \prog_cnt|pc~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N26
dffeas \prog_cnt|pc[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[18] .is_wysiwyg = "true";
defparam \prog_cnt|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N51
cyclonev_lcell_comb \if_stage|Add0~69 (
// Equation(s):
// \if_stage|Add0~69_sumout  = SUM(( \prog_cnt|pc [19] ) + ( GND ) + ( \if_stage|Add0~66  ))
// \if_stage|Add0~70  = CARRY(( \prog_cnt|pc [19] ) + ( GND ) + ( \if_stage|Add0~66  ))

	.dataa(!\prog_cnt|pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~69_sumout ),
	.cout(\if_stage|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~69 .extended_lut = "off";
defparam \if_stage|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \if_stage|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N52
dffeas \inst_reg|dpc4[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[19] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N51
cyclonev_lcell_comb \id_stage|Add0~69 (
// Equation(s):
// \id_stage|Add0~69_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [19] ) + ( \id_stage|Add0~66  ))
// \id_stage|Add0~70  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [19] ) + ( \id_stage|Add0~66  ))

	.dataa(!\inst_reg|inst [15]),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [19]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~69_sumout ),
	.cout(\id_stage|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~69 .extended_lut = "off";
defparam \id_stage|Add0~69 .lut_mask = 64'h0000F0F000000055;
defparam \id_stage|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N42
cyclonev_lcell_comb \prog_cnt|pc~21 (
// Equation(s):
// \prog_cnt|pc~21_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux12~16_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~69_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux12~16_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst [17]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~69_sumout )) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux12~16_combout  & ( (\if_stage|Add0~69_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux12~16_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [17]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~69_sumout )) ) ) )

	.dataa(!\id_stage|Add0~69_sumout ),
	.datab(!\inst_reg|inst [17]),
	.datac(!\if_stage|Add0~69_sumout ),
	.datad(!\id_stage|cu|pcsource[1]~0_combout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux12~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~21 .extended_lut = "off";
defparam \prog_cnt|pc~21 .lut_mask = 64'h3355000F3355FF0F;
defparam \prog_cnt|pc~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N44
dffeas \prog_cnt|pc[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[19] .is_wysiwyg = "true";
defparam \prog_cnt|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N54
cyclonev_lcell_comb \if_stage|Add0~73 (
// Equation(s):
// \if_stage|Add0~73_sumout  = SUM(( \prog_cnt|pc [20] ) + ( GND ) + ( \if_stage|Add0~70  ))
// \if_stage|Add0~74  = CARRY(( \prog_cnt|pc [20] ) + ( GND ) + ( \if_stage|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~73_sumout ),
	.cout(\if_stage|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~73 .extended_lut = "off";
defparam \if_stage|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N55
dffeas \inst_reg|dpc4[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[20] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \id_stage|Add0~73 (
// Equation(s):
// \id_stage|Add0~73_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [20] ) + ( \id_stage|Add0~70  ))
// \id_stage|Add0~74  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [20] ) + ( \id_stage|Add0~70  ))

	.dataa(!\inst_reg|inst [15]),
	.datab(gnd),
	.datac(!\id_stage|cu|sext~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|dpc4 [20]),
	.datag(gnd),
	.cin(\id_stage|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~73_sumout ),
	.cout(\id_stage|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~73 .extended_lut = "off";
defparam \id_stage|Add0~73 .lut_mask = 64'h0000FF0000000505;
defparam \id_stage|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
cyclonev_lcell_comb \prog_cnt|pc~22 (
// Equation(s):
// \prog_cnt|pc~22_combout  = ( \id_stage|forwarding_da|Mux11~12_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~73_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux11~12_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~73_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux11~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [18]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~73_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux11~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst 
// [18]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~73_sumout )) ) ) )

	.dataa(!\id_stage|Add0~73_sumout ),
	.datab(!\inst_reg|inst [18]),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\if_stage|Add0~73_sumout ),
	.datae(!\id_stage|forwarding_da|Mux11~12_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~22 .extended_lut = "off";
defparam \prog_cnt|pc~22 .lut_mask = 64'h35353535000FF0FF;
defparam \prog_cnt|pc~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N32
dffeas \prog_cnt|pc[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[20] .is_wysiwyg = "true";
defparam \prog_cnt|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N57
cyclonev_lcell_comb \if_stage|Add0~77 (
// Equation(s):
// \if_stage|Add0~77_sumout  = SUM(( \prog_cnt|pc [21] ) + ( GND ) + ( \if_stage|Add0~74  ))
// \if_stage|Add0~78  = CARRY(( \prog_cnt|pc [21] ) + ( GND ) + ( \if_stage|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~77_sumout ),
	.cout(\if_stage|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~77 .extended_lut = "off";
defparam \if_stage|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N58
dffeas \inst_reg|dpc4[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\if_stage|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[21] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N57
cyclonev_lcell_comb \id_stage|Add0~77 (
// Equation(s):
// \id_stage|Add0~77_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [21] ) + ( \id_stage|Add0~74  ))
// \id_stage|Add0~78  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [21] ) + ( \id_stage|Add0~74  ))

	.dataa(!\inst_reg|inst [15]),
	.datab(gnd),
	.datac(!\inst_reg|dpc4 [21]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~77_sumout ),
	.cout(\id_stage|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~77 .extended_lut = "off";
defparam \id_stage|Add0~77 .lut_mask = 64'h0000F0F000000055;
defparam \id_stage|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \prog_cnt|pc~23 (
// Equation(s):
// \prog_cnt|pc~23_combout  = ( \id_stage|forwarding_da|Mux10~12_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~77_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux10~12_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~77_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux10~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [19]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~77_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux10~12_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst 
// [19]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~77_sumout )) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\if_stage|Add0~77_sumout ),
	.datac(!\id_stage|Add0~77_sumout ),
	.datad(!\inst_reg|inst [19]),
	.datae(!\id_stage|forwarding_da|Mux10~12_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~23 .extended_lut = "off";
defparam \prog_cnt|pc~23 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \prog_cnt|pc~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N44
dffeas \prog_cnt|pc[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[21] .is_wysiwyg = "true";
defparam \prog_cnt|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N0
cyclonev_lcell_comb \if_stage|Add0~81 (
// Equation(s):
// \if_stage|Add0~81_sumout  = SUM(( \prog_cnt|pc [22] ) + ( GND ) + ( \if_stage|Add0~78  ))
// \if_stage|Add0~82  = CARRY(( \prog_cnt|pc [22] ) + ( GND ) + ( \if_stage|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~81_sumout ),
	.cout(\if_stage|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~81 .extended_lut = "off";
defparam \if_stage|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N58
dffeas \inst_reg|dpc4[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[22] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \id_stage|Add0~81 (
// Equation(s):
// \id_stage|Add0~81_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [22] ) + ( \id_stage|Add0~78  ))
// \id_stage|Add0~82  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [22] ) + ( \id_stage|Add0~78  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\id_stage|cu|sext~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_reg|dpc4 [22]),
	.datag(gnd),
	.cin(\id_stage|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~81_sumout ),
	.cout(\id_stage|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~81 .extended_lut = "off";
defparam \id_stage|Add0~81 .lut_mask = 64'h0000FF0000000303;
defparam \id_stage|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \prog_cnt|pc~24 (
// Equation(s):
// \prog_cnt|pc~24_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux9~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~81_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux9~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|inst [20]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~81_sumout )) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux9~12_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~81_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux9~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|inst [20]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~81_sumout )) ) ) )

	.dataa(!\id_stage|Add0~81_sumout ),
	.datab(!\inst_reg|inst [20]),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\if_stage|Add0~81_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux9~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~24 .extended_lut = "off";
defparam \prog_cnt|pc~24 .lut_mask = 64'h3535000F3535F0FF;
defparam \prog_cnt|pc~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N38
dffeas \prog_cnt|pc[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[22] .is_wysiwyg = "true";
defparam \prog_cnt|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N3
cyclonev_lcell_comb \if_stage|Add0~85 (
// Equation(s):
// \if_stage|Add0~85_sumout  = SUM(( \prog_cnt|pc [23] ) + ( GND ) + ( \if_stage|Add0~82  ))
// \if_stage|Add0~86  = CARRY(( \prog_cnt|pc [23] ) + ( GND ) + ( \if_stage|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~85_sumout ),
	.cout(\if_stage|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~85 .extended_lut = "off";
defparam \if_stage|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N47
dffeas \inst_reg|dpc4[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[23] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \id_stage|Add0~85 (
// Equation(s):
// \id_stage|Add0~85_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [23] ) + ( \id_stage|Add0~82  ))
// \id_stage|Add0~86  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [23] ) + ( \id_stage|Add0~82  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [23]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~85_sumout ),
	.cout(\id_stage|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~85 .extended_lut = "off";
defparam \id_stage|Add0~85 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \prog_cnt|pc~25 (
// Equation(s):
// \prog_cnt|pc~25_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux8~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~85_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux8~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [21])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~85_sumout ))) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux8~11_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~85_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux8~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [21])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~85_sumout ))) ) ) )

	.dataa(!\inst_reg|inst [21]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\id_stage|Add0~85_sumout ),
	.datad(!\if_stage|Add0~85_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~25 .extended_lut = "off";
defparam \prog_cnt|pc~25 .lut_mask = 64'h474700334747CCFF;
defparam \prog_cnt|pc~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N14
dffeas \prog_cnt|pc[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[23] .is_wysiwyg = "true";
defparam \prog_cnt|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
cyclonev_lcell_comb \if_stage|Add0~89 (
// Equation(s):
// \if_stage|Add0~89_sumout  = SUM(( \prog_cnt|pc [24] ) + ( GND ) + ( \if_stage|Add0~86  ))
// \if_stage|Add0~90  = CARRY(( \prog_cnt|pc [24] ) + ( GND ) + ( \if_stage|Add0~86  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~89_sumout ),
	.cout(\if_stage|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~89 .extended_lut = "off";
defparam \if_stage|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N20
dffeas \inst_reg|dpc4[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[24] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \id_stage|Add0~89 (
// Equation(s):
// \id_stage|Add0~89_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [24] ) + ( \id_stage|Add0~86  ))
// \id_stage|Add0~90  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [24] ) + ( \id_stage|Add0~86  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [24]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~89_sumout ),
	.cout(\id_stage|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~89 .extended_lut = "off";
defparam \id_stage|Add0~89 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \prog_cnt|pc~26 (
// Equation(s):
// \prog_cnt|pc~26_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux7~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~89_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux7~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [22])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~89_sumout ))) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux7~11_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~89_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux7~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [22])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~89_sumout ))) ) ) )

	.dataa(!\id_stage|cu|pcsource[1]~0_combout ),
	.datab(!\inst_reg|inst [22]),
	.datac(!\if_stage|Add0~89_sumout ),
	.datad(!\id_stage|Add0~89_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~26 .extended_lut = "off";
defparam \prog_cnt|pc~26 .lut_mask = 64'h227705052277AFAF;
defparam \prog_cnt|pc~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N56
dffeas \prog_cnt|pc[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[24] .is_wysiwyg = "true";
defparam \prog_cnt|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N9
cyclonev_lcell_comb \if_stage|Add0~93 (
// Equation(s):
// \if_stage|Add0~93_sumout  = SUM(( \prog_cnt|pc [25] ) + ( GND ) + ( \if_stage|Add0~90  ))
// \if_stage|Add0~94  = CARRY(( \prog_cnt|pc [25] ) + ( GND ) + ( \if_stage|Add0~90  ))

	.dataa(!\prog_cnt|pc [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~93_sumout ),
	.cout(\if_stage|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~93 .extended_lut = "off";
defparam \if_stage|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \if_stage|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N46
dffeas \inst_reg|dpc4[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[25] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \id_stage|Add0~93 (
// Equation(s):
// \id_stage|Add0~93_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [25] ) + ( \id_stage|Add0~90  ))
// \id_stage|Add0~94  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [25] ) + ( \id_stage|Add0~90  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [25]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~93_sumout ),
	.cout(\id_stage|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~93 .extended_lut = "off";
defparam \id_stage|Add0~93 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N54
cyclonev_lcell_comb \prog_cnt|pc~27 (
// Equation(s):
// \prog_cnt|pc~27_combout  = ( \if_stage|Add0~93_sumout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout ) # (\id_stage|forwarding_da|Mux6~11_combout ) ) ) ) # ( !\if_stage|Add0~93_sumout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|forwarding_da|Mux6~11_combout  & !\id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( \if_stage|Add0~93_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [23])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~93_sumout ))) ) ) ) # ( !\if_stage|Add0~93_sumout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [23])) # 
// (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~93_sumout ))) ) ) )

	.dataa(!\id_stage|forwarding_da|Mux6~11_combout ),
	.datab(!\inst_reg|inst [23]),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\id_stage|Add0~93_sumout ),
	.datae(!\if_stage|Add0~93_sumout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~27 .extended_lut = "off";
defparam \prog_cnt|pc~27 .lut_mask = 64'h303F303F50505F5F;
defparam \prog_cnt|pc~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N56
dffeas \prog_cnt|pc[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[25] .is_wysiwyg = "true";
defparam \prog_cnt|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N12
cyclonev_lcell_comb \if_stage|Add0~97 (
// Equation(s):
// \if_stage|Add0~97_sumout  = SUM(( \prog_cnt|pc [26] ) + ( GND ) + ( \if_stage|Add0~94  ))
// \if_stage|Add0~98  = CARRY(( \prog_cnt|pc [26] ) + ( GND ) + ( \if_stage|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~97_sumout ),
	.cout(\if_stage|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~97 .extended_lut = "off";
defparam \if_stage|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \inst_reg|dpc4[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[26] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \id_stage|Add0~97 (
// Equation(s):
// \id_stage|Add0~97_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [26] ) + ( \id_stage|Add0~94  ))
// \id_stage|Add0~98  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [26] ) + ( \id_stage|Add0~94  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [26]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~97_sumout ),
	.cout(\id_stage|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~97 .extended_lut = "off";
defparam \id_stage|Add0~97 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \prog_cnt|pc~28 (
// Equation(s):
// \prog_cnt|pc~28_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux5~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~97_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux5~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [24])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~97_sumout ))) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux5~11_combout  & ( (\if_stage|Add0~97_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux5~11_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [24])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~97_sumout ))) ) ) )

	.dataa(!\if_stage|Add0~97_sumout ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\inst_reg|inst [24]),
	.datad(!\id_stage|Add0~97_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~28 .extended_lut = "off";
defparam \prog_cnt|pc~28 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \prog_cnt|pc~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N50
dffeas \prog_cnt|pc[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[26] .is_wysiwyg = "true";
defparam \prog_cnt|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N15
cyclonev_lcell_comb \if_stage|Add0~101 (
// Equation(s):
// \if_stage|Add0~101_sumout  = SUM(( \prog_cnt|pc [27] ) + ( GND ) + ( \if_stage|Add0~98  ))
// \if_stage|Add0~102  = CARRY(( \prog_cnt|pc [27] ) + ( GND ) + ( \if_stage|Add0~98  ))

	.dataa(!\prog_cnt|pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~101_sumout ),
	.cout(\if_stage|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~101 .extended_lut = "off";
defparam \if_stage|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \if_stage|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \inst_reg|dpc4[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[27] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \id_stage|Add0~101 (
// Equation(s):
// \id_stage|Add0~101_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [27] ) + ( \id_stage|Add0~98  ))
// \id_stage|Add0~102  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [27] ) + ( \id_stage|Add0~98  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [27]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~101_sumout ),
	.cout(\id_stage|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~101 .extended_lut = "off";
defparam \id_stage|Add0~101 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N48
cyclonev_lcell_comb \prog_cnt|pc~29 (
// Equation(s):
// \prog_cnt|pc~29_combout  = ( \id_stage|forwarding_da|Mux4~11_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~101_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux4~11_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\if_stage|Add0~101_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux4~11_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|inst [25])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~101_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux4~11_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|inst [25])) 
// # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~101_sumout ))) ) ) )

	.dataa(!\inst_reg|inst [25]),
	.datab(!\if_stage|Add0~101_sumout ),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\id_stage|Add0~101_sumout ),
	.datae(!\id_stage|forwarding_da|Mux4~11_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~29 .extended_lut = "off";
defparam \prog_cnt|pc~29 .lut_mask = 64'h505F505F0303F3F3;
defparam \prog_cnt|pc~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N50
dffeas \prog_cnt|pc[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[27] .is_wysiwyg = "true";
defparam \prog_cnt|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N18
cyclonev_lcell_comb \if_stage|Add0~105 (
// Equation(s):
// \if_stage|Add0~105_sumout  = SUM(( \prog_cnt|pc [28] ) + ( GND ) + ( \if_stage|Add0~102  ))
// \if_stage|Add0~106  = CARRY(( \prog_cnt|pc [28] ) + ( GND ) + ( \if_stage|Add0~102  ))

	.dataa(gnd),
	.datab(!\prog_cnt|pc [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~105_sumout ),
	.cout(\if_stage|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~105 .extended_lut = "off";
defparam \if_stage|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \if_stage|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N35
dffeas \inst_reg|dpc4[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[28] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \id_stage|Add0~105 (
// Equation(s):
// \id_stage|Add0~105_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [28] ) + ( \id_stage|Add0~102  ))
// \id_stage|Add0~106  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [28] ) + ( \id_stage|Add0~102  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [28]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~105_sumout ),
	.cout(\id_stage|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~105 .extended_lut = "off";
defparam \id_stage|Add0~105 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \prog_cnt|pc~30 (
// Equation(s):
// \prog_cnt|pc~30_combout  = ( \id_stage|cu|pcsource[0]~2_combout  & ( \id_stage|forwarding_da|Mux3~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~105_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( 
// \id_stage|forwarding_da|Mux3~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|dpc4 [28])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~105_sumout ))) ) ) ) # ( \id_stage|cu|pcsource[0]~2_combout  & ( 
// !\id_stage|forwarding_da|Mux3~12_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~105_sumout ) ) ) ) # ( !\id_stage|cu|pcsource[0]~2_combout  & ( !\id_stage|forwarding_da|Mux3~12_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|dpc4 [28])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~105_sumout ))) ) ) )

	.dataa(!\inst_reg|dpc4 [28]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~105_sumout ),
	.datad(!\id_stage|Add0~105_sumout ),
	.datae(!\id_stage|cu|pcsource[0]~2_combout ),
	.dataf(!\id_stage|forwarding_da|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~30 .extended_lut = "off";
defparam \prog_cnt|pc~30 .lut_mask = 64'h447703034477CFCF;
defparam \prog_cnt|pc~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N44
dffeas \prog_cnt|pc[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[28] .is_wysiwyg = "true";
defparam \prog_cnt|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N21
cyclonev_lcell_comb \if_stage|Add0~109 (
// Equation(s):
// \if_stage|Add0~109_sumout  = SUM(( \prog_cnt|pc [29] ) + ( GND ) + ( \if_stage|Add0~106  ))
// \if_stage|Add0~110  = CARRY(( \prog_cnt|pc [29] ) + ( GND ) + ( \if_stage|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~109_sumout ),
	.cout(\if_stage|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~109 .extended_lut = "off";
defparam \if_stage|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N35
dffeas \inst_reg|dpc4[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[29] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \id_stage|Add0~109 (
// Equation(s):
// \id_stage|Add0~109_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [29] ) + ( \id_stage|Add0~106  ))
// \id_stage|Add0~110  = CARRY(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [29] ) + ( \id_stage|Add0~106  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\inst_reg|dpc4 [29]),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~109_sumout ),
	.cout(\id_stage|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~109 .extended_lut = "off";
defparam \id_stage|Add0~109 .lut_mask = 64'h0000F0F000000033;
defparam \id_stage|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N30
cyclonev_lcell_comb \prog_cnt|pc~31 (
// Equation(s):
// \prog_cnt|pc~31_combout  = ( \id_stage|forwarding_da|Mux2~10_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~109_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux2~10_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\if_stage|Add0~109_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux2~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|dpc4 [29])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~109_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux2~10_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|dpc4 [29])) 
// # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~109_sumout ))) ) ) )

	.dataa(!\if_stage|Add0~109_sumout ),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\inst_reg|dpc4 [29]),
	.datad(!\id_stage|Add0~109_sumout ),
	.datae(!\id_stage|forwarding_da|Mux2~10_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~31 .extended_lut = "off";
defparam \prog_cnt|pc~31 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \prog_cnt|pc~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N32
dffeas \prog_cnt|pc[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[29] .is_wysiwyg = "true";
defparam \prog_cnt|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N24
cyclonev_lcell_comb \if_stage|Add0~113 (
// Equation(s):
// \if_stage|Add0~113_sumout  = SUM(( \prog_cnt|pc [30] ) + ( GND ) + ( \if_stage|Add0~110  ))
// \if_stage|Add0~114  = CARRY(( \prog_cnt|pc [30] ) + ( GND ) + ( \if_stage|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~113_sumout ),
	.cout(\if_stage|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~113 .extended_lut = "off";
defparam \if_stage|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N59
dffeas \inst_reg|dpc4[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[30] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \id_stage|Add0~113 (
// Equation(s):
// \id_stage|Add0~113_sumout  = SUM(( \inst_reg|dpc4 [30] ) + ( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \id_stage|Add0~110  ))
// \id_stage|Add0~114  = CARRY(( \inst_reg|dpc4 [30] ) + ( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \id_stage|Add0~110  ))

	.dataa(gnd),
	.datab(!\inst_reg|inst [15]),
	.datac(!\id_stage|cu|sext~0_combout ),
	.datad(!\inst_reg|dpc4 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~113_sumout ),
	.cout(\id_stage|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~113 .extended_lut = "off";
defparam \id_stage|Add0~113 .lut_mask = 64'h0000FCFC000000FF;
defparam \id_stage|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N36
cyclonev_lcell_comb \prog_cnt|pc~32 (
// Equation(s):
// \prog_cnt|pc~32_combout  = ( \id_stage|forwarding_da|Mux1~9_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~113_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux1~9_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\if_stage|Add0~113_sumout  & \id_stage|cu|pcsource[1]~0_combout ) ) ) ) # ( \id_stage|forwarding_da|Mux1~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// ((\inst_reg|dpc4 [30]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~113_sumout )) ) ) ) # ( !\id_stage|forwarding_da|Mux1~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & ((\inst_reg|dpc4 
// [30]))) # (\id_stage|cu|pcsource[1]~0_combout  & (\id_stage|Add0~113_sumout )) ) ) )

	.dataa(!\if_stage|Add0~113_sumout ),
	.datab(!\id_stage|Add0~113_sumout ),
	.datac(!\id_stage|cu|pcsource[1]~0_combout ),
	.datad(!\inst_reg|dpc4 [30]),
	.datae(!\id_stage|forwarding_da|Mux1~9_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~32 .extended_lut = "off";
defparam \prog_cnt|pc~32 .lut_mask = 64'h03F303F30505F5F5;
defparam \prog_cnt|pc~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N38
dffeas \prog_cnt|pc[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[30] .is_wysiwyg = "true";
defparam \prog_cnt|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N27
cyclonev_lcell_comb \if_stage|Add0~117 (
// Equation(s):
// \if_stage|Add0~117_sumout  = SUM(( \prog_cnt|pc [31] ) + ( GND ) + ( \if_stage|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_cnt|pc [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\if_stage|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\if_stage|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \if_stage|Add0~117 .extended_lut = "off";
defparam \if_stage|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \if_stage|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N53
dffeas \inst_reg|dpc4[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\if_stage|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_reg|dpc4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_reg|dpc4[31] .is_wysiwyg = "true";
defparam \inst_reg|dpc4[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N27
cyclonev_lcell_comb \id_stage|Add0~117 (
// Equation(s):
// \id_stage|Add0~117_sumout  = SUM(( (\inst_reg|inst [15] & \id_stage|cu|sext~0_combout ) ) + ( \inst_reg|dpc4 [31] ) + ( \id_stage|Add0~114  ))

	.dataa(!\inst_reg|dpc4 [31]),
	.datab(!\inst_reg|inst [15]),
	.datac(gnd),
	.datad(!\id_stage|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\id_stage|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\id_stage|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \id_stage|Add0~117 .extended_lut = "off";
defparam \id_stage|Add0~117 .lut_mask = 64'h0000AAAA00000033;
defparam \id_stage|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N42
cyclonev_lcell_comb \prog_cnt|pc~33 (
// Equation(s):
// \prog_cnt|pc~33_combout  = ( \id_stage|forwarding_da|Mux0~9_combout  & ( \id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout ) # (\if_stage|Add0~117_sumout ) ) ) ) # ( !\id_stage|forwarding_da|Mux0~9_combout  & ( 
// \id_stage|cu|pcsource[0]~2_combout  & ( (\id_stage|cu|pcsource[1]~0_combout  & \if_stage|Add0~117_sumout ) ) ) ) # ( \id_stage|forwarding_da|Mux0~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & 
// (\inst_reg|dpc4 [31])) # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~117_sumout ))) ) ) ) # ( !\id_stage|forwarding_da|Mux0~9_combout  & ( !\id_stage|cu|pcsource[0]~2_combout  & ( (!\id_stage|cu|pcsource[1]~0_combout  & (\inst_reg|dpc4 [31])) 
// # (\id_stage|cu|pcsource[1]~0_combout  & ((\id_stage|Add0~117_sumout ))) ) ) )

	.dataa(!\inst_reg|dpc4 [31]),
	.datab(!\id_stage|cu|pcsource[1]~0_combout ),
	.datac(!\if_stage|Add0~117_sumout ),
	.datad(!\id_stage|Add0~117_sumout ),
	.datae(!\id_stage|forwarding_da|Mux0~9_combout ),
	.dataf(!\id_stage|cu|pcsource[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_cnt|pc~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_cnt|pc~33 .extended_lut = "off";
defparam \prog_cnt|pc~33 .lut_mask = 64'h447744770303CFCF;
defparam \prog_cnt|pc~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N44
dffeas \prog_cnt|pc[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\prog_cnt|pc~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\prog_cnt|pc[28]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_cnt|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_cnt|pc[31] .is_wysiwyg = "true";
defparam \prog_cnt|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \mem_stage|io_output_regx3|Decoder0~0 (
// Equation(s):
// \mem_stage|io_output_regx3|Decoder0~0_combout  = ( !\em_reg|malu [5] & ( !\em_reg|malu [6] & ( (\em_reg|mwmem~q  & \em_reg|malu [7]) ) ) )

	.dataa(!\em_reg|mwmem~q ),
	.datab(gnd),
	.datac(!\em_reg|malu [7]),
	.datad(gnd),
	.datae(!\em_reg|malu [5]),
	.dataf(!\em_reg|malu [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_output_regx3|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_output_regx3|Decoder0~0 .extended_lut = "off";
defparam \mem_stage|io_output_regx3|Decoder0~0 .lut_mask = 64'h0505000000000000;
defparam \mem_stage|io_output_regx3|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \mem_stage|io_output_regx3|Decoder0~1 (
// Equation(s):
// \mem_stage|io_output_regx3|Decoder0~1_combout  = ( \mem_stage|io_output_regx3|Decoder0~0_combout  & ( (!\em_reg|malu [3] & (\em_reg|malu [4] & \em_reg|malu [2])) ) )

	.dataa(!\em_reg|malu [3]),
	.datab(gnd),
	.datac(!\em_reg|malu [4]),
	.datad(!\em_reg|malu [2]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_output_regx3|Decoder0~1 .extended_lut = "off";
defparam \mem_stage|io_output_regx3|Decoder0~1 .lut_mask = 64'h00000000000A000A;
defparam \mem_stage|io_output_regx3|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \mem_stage|io_output_regx3|out_port2[2] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[2] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \mem_stage|io_output_regx3|out_port2[0] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[0] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N41
dffeas \mem_stage|io_output_regx3|out_port2[3] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[3] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N59
dffeas \mem_stage|io_output_regx3|out_port2[1] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[1] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N24
cyclonev_lcell_comb \trans4|WideOr6~0 (
// Equation(s):
// \trans4|WideOr6~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( (!\mem_stage|io_output_regx3|out_port2 [2] & \mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( \mem_stage|io_output_regx3|out_port2 
// [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [2] & \mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( 
// !\mem_stage|io_output_regx3|out_port2 [2] $ (!\mem_stage|io_output_regx3|out_port2 [0]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr6~0 .extended_lut = "off";
defparam \trans4|WideOr6~0 .lut_mask = 64'h6666111100002222;
defparam \trans4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N18
cyclonev_lcell_comb \trans4|WideOr5~0 (
// Equation(s):
// \trans4|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [0]) # (\mem_stage|io_output_regx3|out_port2 [2]) ) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [2] & !\mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( \mem_stage|io_output_regx3|out_port2 [3] & ( 
// !\mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [2] & !\mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( 
// (\mem_stage|io_output_regx3|out_port2 [2] & \mem_stage|io_output_regx3|out_port2 [0]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr5~0 .extended_lut = "off";
defparam \trans4|WideOr5~0 .lut_mask = 64'h1111444444447777;
defparam \trans4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N0
cyclonev_lcell_comb \trans4|WideOr4~0 (
// Equation(s):
// \trans4|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( \mem_stage|io_output_regx3|out_port2 [2] ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 
// [1] & ( (!\mem_stage|io_output_regx3|out_port2 [2] & !\mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( \mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [2] & 
// !\mem_stage|io_output_regx3|out_port2 [0]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr4~0 .extended_lut = "off";
defparam \trans4|WideOr4~0 .lut_mask = 64'h0000444488885555;
defparam \trans4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N54
cyclonev_lcell_comb \trans4|WideOr3~0 (
// Equation(s):
// \trans4|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( !\mem_stage|io_output_regx3|out_port2 [2] $ (\mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 
// [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [2] & \mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( 
// !\mem_stage|io_output_regx3|out_port2 [2] $ (!\mem_stage|io_output_regx3|out_port2 [0]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr3~0 .extended_lut = "off";
defparam \trans4|WideOr3~0 .lut_mask = 64'h6666000011119999;
defparam \trans4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N12
cyclonev_lcell_comb \trans4|WideOr2~0 (
// Equation(s):
// \trans4|WideOr2~0_combout  = ( !\mem_stage|io_output_regx3|out_port2 [3] & ( \mem_stage|io_output_regx3|out_port2 [1] & ( \mem_stage|io_output_regx3|out_port2 [0] ) ) ) # ( \mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 
// [1] & ( (!\mem_stage|io_output_regx3|out_port2 [2] & \mem_stage|io_output_regx3|out_port2 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [3] & ( !\mem_stage|io_output_regx3|out_port2 [1] & ( (\mem_stage|io_output_regx3|out_port2 [0]) # 
// (\mem_stage|io_output_regx3|out_port2 [2]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr2~0 .extended_lut = "off";
defparam \trans4|WideOr2~0 .lut_mask = 64'h7777222233330000;
defparam \trans4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N33
cyclonev_lcell_comb \trans4|WideOr1~0 (
// Equation(s):
// \trans4|WideOr1~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [3] & ( (!\mem_stage|io_output_regx3|out_port2 [1] & (\mem_stage|io_output_regx3|out_port2 [0] & \mem_stage|io_output_regx3|out_port2 [2])) ) ) # ( !\mem_stage|io_output_regx3|out_port2 
// [3] & ( (!\mem_stage|io_output_regx3|out_port2 [1] & (\mem_stage|io_output_regx3|out_port2 [0] & !\mem_stage|io_output_regx3|out_port2 [2])) # (\mem_stage|io_output_regx3|out_port2 [1] & ((!\mem_stage|io_output_regx3|out_port2 [2]) # 
// (\mem_stage|io_output_regx3|out_port2 [0]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datac(gnd),
	.datad(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datae(!\mem_stage|io_output_regx3|out_port2 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr1~0 .extended_lut = "off";
defparam \trans4|WideOr1~0 .lut_mask = 64'h7711002277110022;
defparam \trans4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N39
cyclonev_lcell_comb \trans4|WideOr0~0 (
// Equation(s):
// \trans4|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [2] & ( (!\mem_stage|io_output_regx3|out_port2 [0] & ((!\mem_stage|io_output_regx3|out_port2 [3]) # (\mem_stage|io_output_regx3|out_port2 [1]))) # (\mem_stage|io_output_regx3|out_port2 
// [0] & ((!\mem_stage|io_output_regx3|out_port2 [1]) # (\mem_stage|io_output_regx3|out_port2 [3]))) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [2] & ( (\mem_stage|io_output_regx3|out_port2 [3]) # (\mem_stage|io_output_regx3|out_port2 [1]) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [0]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port2 [1]),
	.datad(!\mem_stage|io_output_regx3|out_port2 [3]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans4|WideOr0~0 .extended_lut = "off";
defparam \trans4|WideOr0~0 .lut_mask = 64'h0FFF0FFFFA5FFA5F;
defparam \trans4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N38
dffeas \mem_stage|io_output_regx3|out_port2[4] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[4] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \mem_stage|io_output_regx3|out_port2[6] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(\mem_stage|datain[6]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[6] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N20
dffeas \mem_stage|io_output_regx3|out_port2[7] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[7] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N56
dffeas \mem_stage|io_output_regx3|out_port2[5] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port2[5] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N33
cyclonev_lcell_comb \trans5|WideOr6~0 (
// Equation(s):
// \trans5|WideOr6~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [5] & ( (\mem_stage|io_output_regx3|out_port2 [4] & (!\mem_stage|io_output_regx3|out_port2 [6] & \mem_stage|io_output_regx3|out_port2 [7])) ) ) # ( !\mem_stage|io_output_regx3|out_port2 
// [5] & ( (!\mem_stage|io_output_regx3|out_port2 [4] & (\mem_stage|io_output_regx3|out_port2 [6] & !\mem_stage|io_output_regx3|out_port2 [7])) # (\mem_stage|io_output_regx3|out_port2 [4] & (!\mem_stage|io_output_regx3|out_port2 [6] $ 
// (\mem_stage|io_output_regx3|out_port2 [7]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datad(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datae(!\mem_stage|io_output_regx3|out_port2 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr6~0 .extended_lut = "off";
defparam \trans5|WideOr6~0 .lut_mask = 64'h5A0500505A050050;
defparam \trans5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \trans5|WideOr5~0 (
// Equation(s):
// \trans5|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [7] & ( (!\mem_stage|io_output_regx3|out_port2 [4] & (\mem_stage|io_output_regx3|out_port2 [6])) # (\mem_stage|io_output_regx3|out_port2 [4] & ((\mem_stage|io_output_regx3|out_port2 
// [5]))) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [7] & ( (\mem_stage|io_output_regx3|out_port2 [6] & (!\mem_stage|io_output_regx3|out_port2 [4] $ (!\mem_stage|io_output_regx3|out_port2 [5]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datad(!\mem_stage|io_output_regx3|out_port2 [5]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr5~0 .extended_lut = "off";
defparam \trans5|WideOr5~0 .lut_mask = 64'h050A050A0A5F0A5F;
defparam \trans5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \trans5|WideOr4~0 (
// Equation(s):
// \trans5|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [7] & ( (\mem_stage|io_output_regx3|out_port2 [6] & ((!\mem_stage|io_output_regx3|out_port2 [4]) # (\mem_stage|io_output_regx3|out_port2 [5]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port2 [7] & ( (!\mem_stage|io_output_regx3|out_port2 [4] & (!\mem_stage|io_output_regx3|out_port2 [6] & \mem_stage|io_output_regx3|out_port2 [5])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr4~0 .extended_lut = "off";
defparam \trans5|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \trans5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \trans5|WideOr3~0 (
// Equation(s):
// \trans5|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [7] & ( (\mem_stage|io_output_regx3|out_port2 [5] & (!\mem_stage|io_output_regx3|out_port2 [6] $ (\mem_stage|io_output_regx3|out_port2 [4]))) ) ) # ( !\mem_stage|io_output_regx3|out_port2 
// [7] & ( (!\mem_stage|io_output_regx3|out_port2 [6] & (!\mem_stage|io_output_regx3|out_port2 [5] & \mem_stage|io_output_regx3|out_port2 [4])) # (\mem_stage|io_output_regx3|out_port2 [6] & (!\mem_stage|io_output_regx3|out_port2 [5] $ 
// (\mem_stage|io_output_regx3|out_port2 [4]))) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port2 [5]),
	.datad(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr3~0 .extended_lut = "off";
defparam \trans5|WideOr3~0 .lut_mask = 64'h30C330C30C030C03;
defparam \trans5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \trans5|WideOr2~0 (
// Equation(s):
// \trans5|WideOr2~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [5] & ( (!\mem_stage|io_output_regx3|out_port2 [7] & \mem_stage|io_output_regx3|out_port2 [4]) ) ) # ( !\mem_stage|io_output_regx3|out_port2 [5] & ( (!\mem_stage|io_output_regx3|out_port2 
// [6] & ((\mem_stage|io_output_regx3|out_port2 [4]))) # (\mem_stage|io_output_regx3|out_port2 [6] & (!\mem_stage|io_output_regx3|out_port2 [7])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr2~0 .extended_lut = "off";
defparam \trans5|WideOr2~0 .lut_mask = 64'h2E2E0A0A2E2E0A0A;
defparam \trans5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \trans5|WideOr1~0 (
// Equation(s):
// \trans5|WideOr1~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [6] & ( (\mem_stage|io_output_regx3|out_port2 [4] & (!\mem_stage|io_output_regx3|out_port2 [5] $ (!\mem_stage|io_output_regx3|out_port2 [7]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port2 [6] & ( (!\mem_stage|io_output_regx3|out_port2 [7] & ((\mem_stage|io_output_regx3|out_port2 [4]) # (\mem_stage|io_output_regx3|out_port2 [5]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [5]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port2 [7]),
	.datad(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr1~0 .extended_lut = "off";
defparam \trans5|WideOr1~0 .lut_mask = 64'h50F050F0005A005A;
defparam \trans5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \trans5|WideOr0~0 (
// Equation(s):
// \trans5|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port2 [7] & ( ((!\mem_stage|io_output_regx3|out_port2 [6]) # (\mem_stage|io_output_regx3|out_port2 [4])) # (\mem_stage|io_output_regx3|out_port2 [5]) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port2 [7] & ( (!\mem_stage|io_output_regx3|out_port2 [5] & (\mem_stage|io_output_regx3|out_port2 [6])) # (\mem_stage|io_output_regx3|out_port2 [5] & ((!\mem_stage|io_output_regx3|out_port2 [6]) # 
// (!\mem_stage|io_output_regx3|out_port2 [4]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port2 [5]),
	.datab(!\mem_stage|io_output_regx3|out_port2 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port2 [4]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port2 [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans5|WideOr0~0 .extended_lut = "off";
defparam \trans5|WideOr0~0 .lut_mask = 64'h7676DFDF7676DFDF;
defparam \trans5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \mem_stage|io_output_regx3|Decoder0~2 (
// Equation(s):
// \mem_stage|io_output_regx3|Decoder0~2_combout  = ( !\em_reg|malu [2] & ( (\mem_stage|io_output_regx3|Decoder0~0_combout  & (!\em_reg|malu [3] & \em_reg|malu [4])) ) )

	.dataa(!\mem_stage|io_output_regx3|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\em_reg|malu [3]),
	.datad(!\em_reg|malu [4]),
	.datae(gnd),
	.dataf(!\em_reg|malu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_output_regx3|Decoder0~2 .extended_lut = "off";
defparam \mem_stage|io_output_regx3|Decoder0~2 .lut_mask = 64'h0050005000000000;
defparam \mem_stage|io_output_regx3|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \mem_stage|io_output_regx3|out_port1[1] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[1] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N44
dffeas \mem_stage|io_output_regx3|out_port1[0] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[0] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N20
dffeas \mem_stage|io_output_regx3|out_port1[3] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[3] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N41
dffeas \mem_stage|io_output_regx3|out_port1[2] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[2] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N12
cyclonev_lcell_comb \trans2|WideOr6~0 (
// Equation(s):
// \trans2|WideOr6~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [3] & ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [1] & \mem_stage|io_output_regx3|out_port1 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port1 
// [3] & ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [1] & !\mem_stage|io_output_regx3|out_port1 [0]) ) ) ) # ( \mem_stage|io_output_regx3|out_port1 [3] & ( !\mem_stage|io_output_regx3|out_port1 [2] & ( 
// (\mem_stage|io_output_regx3|out_port1 [1] & \mem_stage|io_output_regx3|out_port1 [0]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port1 [3] & ( !\mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [1] & 
// \mem_stage|io_output_regx3|out_port1 [0]) ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port1 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr6~0 .extended_lut = "off";
defparam \trans2|WideOr6~0 .lut_mask = 64'h0C0C0303C0C00C0C;
defparam \trans2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N45
cyclonev_lcell_comb \trans2|WideOr5~0 (
// Equation(s):
// \trans2|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [3] & ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [0]) # (\mem_stage|io_output_regx3|out_port1 [1]) ) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [3] & ( \mem_stage|io_output_regx3|out_port1 [2] & ( !\mem_stage|io_output_regx3|out_port1 [0] $ (!\mem_stage|io_output_regx3|out_port1 [1]) ) ) ) # ( \mem_stage|io_output_regx3|out_port1 [3] & ( 
// !\mem_stage|io_output_regx3|out_port1 [2] & ( (\mem_stage|io_output_regx3|out_port1 [0] & \mem_stage|io_output_regx3|out_port1 [1]) ) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port1 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr5~0 .extended_lut = "off";
defparam \trans2|WideOr5~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \trans2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N24
cyclonev_lcell_comb \trans2|WideOr4~0 (
// Equation(s):
// \trans2|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [3] & ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [0]) # (\mem_stage|io_output_regx3|out_port1 [1]) ) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [3] & ( !\mem_stage|io_output_regx3|out_port1 [2] & ( (\mem_stage|io_output_regx3|out_port1 [1] & !\mem_stage|io_output_regx3|out_port1 [0]) ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port1 [3]),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr4~0 .extended_lut = "off";
defparam \trans2|WideOr4~0 .lut_mask = 64'h303000000000F3F3;
defparam \trans2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \trans2|WideOr3~0 (
// Equation(s):
// \trans2|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [3] & ( (\mem_stage|io_output_regx3|out_port1 [1] & (!\mem_stage|io_output_regx3|out_port1 [0] $ (\mem_stage|io_output_regx3|out_port1 [2]))) ) ) # ( !\mem_stage|io_output_regx3|out_port1 
// [3] & ( (!\mem_stage|io_output_regx3|out_port1 [1] & (!\mem_stage|io_output_regx3|out_port1 [0] $ (!\mem_stage|io_output_regx3|out_port1 [2]))) # (\mem_stage|io_output_regx3|out_port1 [1] & (\mem_stage|io_output_regx3|out_port1 [0] & 
// \mem_stage|io_output_regx3|out_port1 [2])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr3~0 .extended_lut = "off";
defparam \trans2|WideOr3~0 .lut_mask = 64'h2929292941414141;
defparam \trans2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N51
cyclonev_lcell_comb \trans2|WideOr2~0 (
// Equation(s):
// \trans2|WideOr2~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [3] & ((!\mem_stage|io_output_regx3|out_port1 [1]) # (\mem_stage|io_output_regx3|out_port1 [0]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [2] & ( (\mem_stage|io_output_regx3|out_port1 [0] & ((!\mem_stage|io_output_regx3|out_port1 [1]) # (!\mem_stage|io_output_regx3|out_port1 [3]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datad(!\mem_stage|io_output_regx3|out_port1 [3]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr2~0 .extended_lut = "off";
defparam \trans2|WideOr2~0 .lut_mask = 64'h55505550F500F500;
defparam \trans2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \trans2|WideOr1~0 (
// Equation(s):
// \trans2|WideOr1~0_combout  = (!\mem_stage|io_output_regx3|out_port1 [2] & (!\mem_stage|io_output_regx3|out_port1 [3] & ((\mem_stage|io_output_regx3|out_port1 [1]) # (\mem_stage|io_output_regx3|out_port1 [0])))) # (\mem_stage|io_output_regx3|out_port1 [2] 
// & (\mem_stage|io_output_regx3|out_port1 [0] & (!\mem_stage|io_output_regx3|out_port1 [3] $ (!\mem_stage|io_output_regx3|out_port1 [1]))))

	.dataa(!\mem_stage|io_output_regx3|out_port1 [3]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datad(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr1~0 .extended_lut = "off";
defparam \trans2|WideOr1~0 .lut_mask = 64'h098A098A098A098A;
defparam \trans2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \trans2|WideOr0~0 (
// Equation(s):
// \trans2|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [2] & ( (!\mem_stage|io_output_regx3|out_port1 [0] & ((!\mem_stage|io_output_regx3|out_port1 [3]) # (\mem_stage|io_output_regx3|out_port1 [1]))) # (\mem_stage|io_output_regx3|out_port1 
// [0] & ((!\mem_stage|io_output_regx3|out_port1 [1]) # (\mem_stage|io_output_regx3|out_port1 [3]))) ) ) # ( !\mem_stage|io_output_regx3|out_port1 [2] & ( (\mem_stage|io_output_regx3|out_port1 [1]) # (\mem_stage|io_output_regx3|out_port1 [3]) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port1 [0]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [3]),
	.datad(!\mem_stage|io_output_regx3|out_port1 [1]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans2|WideOr0~0 .extended_lut = "off";
defparam \trans2|WideOr0~0 .lut_mask = 64'h0FFF0FFFF3CFF3CF;
defparam \trans2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \mem_stage|io_output_regx3|out_port1[7] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[7] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N47
dffeas \mem_stage|io_output_regx3|out_port1[6] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[6] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N14
dffeas \mem_stage|io_output_regx3|out_port1[4] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[4] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \mem_stage|io_output_regx3|out_port1[5] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port1[5] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \trans3|WideOr6~0 (
// Equation(s):
// \trans3|WideOr6~0_combout  = (!\mem_stage|io_output_regx3|out_port1 [7] & (!\mem_stage|io_output_regx3|out_port1 [5] & (!\mem_stage|io_output_regx3|out_port1 [6] $ (!\mem_stage|io_output_regx3|out_port1 [4])))) # (\mem_stage|io_output_regx3|out_port1 [7] 
// & (\mem_stage|io_output_regx3|out_port1 [4] & (!\mem_stage|io_output_regx3|out_port1 [6] $ (!\mem_stage|io_output_regx3|out_port1 [5]))))

	.dataa(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datad(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr6~0 .extended_lut = "off";
defparam \trans3|WideOr6~0 .lut_mask = 64'h2904290429042904;
defparam \trans3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N42
cyclonev_lcell_comb \trans3|WideOr5~0 (
// Equation(s):
// \trans3|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [4] & ( (!\mem_stage|io_output_regx3|out_port1 [5] & (\mem_stage|io_output_regx3|out_port1 [6] & !\mem_stage|io_output_regx3|out_port1 [7])) # (\mem_stage|io_output_regx3|out_port1 [5] & 
// ((\mem_stage|io_output_regx3|out_port1 [7]))) ) ) # ( !\mem_stage|io_output_regx3|out_port1 [4] & ( (\mem_stage|io_output_regx3|out_port1 [6] & ((\mem_stage|io_output_regx3|out_port1 [7]) # (\mem_stage|io_output_regx3|out_port1 [5]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr5~0 .extended_lut = "off";
defparam \trans3|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \trans3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \trans3|WideOr4~0 (
// Equation(s):
// \trans3|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [6] & ( (\mem_stage|io_output_regx3|out_port1 [7] & ((!\mem_stage|io_output_regx3|out_port1 [4]) # (\mem_stage|io_output_regx3|out_port1 [5]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [6] & ( (!\mem_stage|io_output_regx3|out_port1 [7] & (\mem_stage|io_output_regx3|out_port1 [5] & !\mem_stage|io_output_regx3|out_port1 [4])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr4~0 .extended_lut = "off";
defparam \trans3|WideOr4~0 .lut_mask = 64'h2020202051515151;
defparam \trans3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \trans3|WideOr3~0 (
// Equation(s):
// \trans3|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [5] & ( (!\mem_stage|io_output_regx3|out_port1 [4] & (\mem_stage|io_output_regx3|out_port1 [7] & !\mem_stage|io_output_regx3|out_port1 [6])) # (\mem_stage|io_output_regx3|out_port1 [4] & 
// ((\mem_stage|io_output_regx3|out_port1 [6]))) ) ) # ( !\mem_stage|io_output_regx3|out_port1 [5] & ( (!\mem_stage|io_output_regx3|out_port1 [7] & (!\mem_stage|io_output_regx3|out_port1 [4] $ (!\mem_stage|io_output_regx3|out_port1 [6]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr3~0 .extended_lut = "off";
defparam \trans3|WideOr3~0 .lut_mask = 64'h2828282843434343;
defparam \trans3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N51
cyclonev_lcell_comb \trans3|WideOr2~0 (
// Equation(s):
// \trans3|WideOr2~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [5] & ( (\mem_stage|io_output_regx3|out_port1 [4] & !\mem_stage|io_output_regx3|out_port1 [7]) ) ) # ( !\mem_stage|io_output_regx3|out_port1 [5] & ( (!\mem_stage|io_output_regx3|out_port1 
// [6] & (\mem_stage|io_output_regx3|out_port1 [4])) # (\mem_stage|io_output_regx3|out_port1 [6] & ((!\mem_stage|io_output_regx3|out_port1 [7]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datad(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr2~0 .extended_lut = "off";
defparam \trans3|WideOr2~0 .lut_mask = 64'h5F0A5F0A0F000F00;
defparam \trans3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \trans3|WideOr1~0 (
// Equation(s):
// \trans3|WideOr1~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [5] & ( (!\mem_stage|io_output_regx3|out_port1 [7] & ((!\mem_stage|io_output_regx3|out_port1 [6]) # (\mem_stage|io_output_regx3|out_port1 [4]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [5] & ( (\mem_stage|io_output_regx3|out_port1 [4] & (!\mem_stage|io_output_regx3|out_port1 [7] $ (\mem_stage|io_output_regx3|out_port1 [6]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datac(gnd),
	.datad(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr1~0 .extended_lut = "off";
defparam \trans3|WideOr1~0 .lut_mask = 64'h0099009988AA88AA;
defparam \trans3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N45
cyclonev_lcell_comb \trans3|WideOr0~0 (
// Equation(s):
// \trans3|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port1 [7] & ( (!\mem_stage|io_output_regx3|out_port1 [6]) # ((\mem_stage|io_output_regx3|out_port1 [4]) # (\mem_stage|io_output_regx3|out_port1 [5])) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port1 [7] & ( (!\mem_stage|io_output_regx3|out_port1 [6] & (\mem_stage|io_output_regx3|out_port1 [5])) # (\mem_stage|io_output_regx3|out_port1 [6] & ((!\mem_stage|io_output_regx3|out_port1 [5]) # 
// (!\mem_stage|io_output_regx3|out_port1 [4]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port1 [6]),
	.datab(!\mem_stage|io_output_regx3|out_port1 [5]),
	.datac(!\mem_stage|io_output_regx3|out_port1 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans3|WideOr0~0 .extended_lut = "off";
defparam \trans3|WideOr0~0 .lut_mask = 64'h76767676BFBFBFBF;
defparam \trans3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \mem_stage|io_output_regx3|Decoder0~3 (
// Equation(s):
// \mem_stage|io_output_regx3|Decoder0~3_combout  = ( \em_reg|malu [2] & ( (!\em_reg|malu [4] & (\mem_stage|io_output_regx3|Decoder0~0_combout  & \em_reg|malu [3])) ) )

	.dataa(gnd),
	.datab(!\em_reg|malu [4]),
	.datac(!\mem_stage|io_output_regx3|Decoder0~0_combout ),
	.datad(!\em_reg|malu [3]),
	.datae(gnd),
	.dataf(!\em_reg|malu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_stage|io_output_regx3|Decoder0~3 .extended_lut = "off";
defparam \mem_stage|io_output_regx3|Decoder0~3 .lut_mask = 64'h00000000000C000C;
defparam \mem_stage|io_output_regx3|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \mem_stage|io_output_regx3|out_port0[3] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[3] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N26
dffeas \mem_stage|io_output_regx3|out_port0[0] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[0] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N2
dffeas \mem_stage|io_output_regx3|out_port0[1] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(\mem_stage|datain[1]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[1] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \mem_stage|io_output_regx3|out_port0[2] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[2] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N48
cyclonev_lcell_comb \trans0|WideOr6~0 (
// Equation(s):
// \trans0|WideOr6~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [2] & ( (!\mem_stage|io_output_regx3|out_port0 [1] & (!\mem_stage|io_output_regx3|out_port0 [3] $ (\mem_stage|io_output_regx3|out_port0 [0]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [2] & ( (\mem_stage|io_output_regx3|out_port0 [0] & (!\mem_stage|io_output_regx3|out_port0 [3] $ (\mem_stage|io_output_regx3|out_port0 [1]))) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr6~0 .extended_lut = "off";
defparam \trans0|WideOr6~0 .lut_mask = 64'h0C030C03C300C300;
defparam \trans0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N45
cyclonev_lcell_comb \trans0|WideOr5~0 (
// Equation(s):
// \trans0|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [1] & (\mem_stage|io_output_regx3|out_port0 [2] & !\mem_stage|io_output_regx3|out_port0 [3])) # (\mem_stage|io_output_regx3|out_port0 [1] & 
// ((\mem_stage|io_output_regx3|out_port0 [3]))) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [0] & ( (\mem_stage|io_output_regx3|out_port0 [2] & ((\mem_stage|io_output_regx3|out_port0 [3]) # (\mem_stage|io_output_regx3|out_port0 [1]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr5~0 .extended_lut = "off";
defparam \trans0|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \trans0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \trans0|WideOr4~0 (
// Equation(s):
// \trans0|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [2] & ( (\mem_stage|io_output_regx3|out_port0 [3] & ((!\mem_stage|io_output_regx3|out_port0 [0]) # (\mem_stage|io_output_regx3|out_port0 [1]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [2] & ( (!\mem_stage|io_output_regx3|out_port0 [3] & (!\mem_stage|io_output_regx3|out_port0 [0] & \mem_stage|io_output_regx3|out_port0 [1])) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr4~0 .extended_lut = "off";
defparam \trans0|WideOr4~0 .lut_mask = 64'h00C000C030333033;
defparam \trans0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N57
cyclonev_lcell_comb \trans0|WideOr3~0 (
// Equation(s):
// \trans0|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [2] & (!\mem_stage|io_output_regx3|out_port0 [1] & !\mem_stage|io_output_regx3|out_port0 [3])) # (\mem_stage|io_output_regx3|out_port0 [2] & 
// (\mem_stage|io_output_regx3|out_port0 [1])) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [2] & (\mem_stage|io_output_regx3|out_port0 [1] & \mem_stage|io_output_regx3|out_port0 [3])) # 
// (\mem_stage|io_output_regx3|out_port0 [2] & (!\mem_stage|io_output_regx3|out_port0 [1] & !\mem_stage|io_output_regx3|out_port0 [3])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datab(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr3~0 .extended_lut = "off";
defparam \trans0|WideOr3~0 .lut_mask = 64'h4242424291919191;
defparam \trans0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \trans0|WideOr2~0 (
// Equation(s):
// \trans0|WideOr2~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [3]) # ((!\mem_stage|io_output_regx3|out_port0 [1] & !\mem_stage|io_output_regx3|out_port0 [2])) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [1] & (!\mem_stage|io_output_regx3|out_port0 [3] & \mem_stage|io_output_regx3|out_port0 [2])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datab(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datac(gnd),
	.datad(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr2~0 .extended_lut = "off";
defparam \trans0|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \trans0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \trans0|WideOr1~0 (
// Equation(s):
// \trans0|WideOr1~0_combout  = (!\mem_stage|io_output_regx3|out_port0 [1] & (\mem_stage|io_output_regx3|out_port0 [0] & (!\mem_stage|io_output_regx3|out_port0 [3] $ (\mem_stage|io_output_regx3|out_port0 [2])))) # (\mem_stage|io_output_regx3|out_port0 [1] & 
// (!\mem_stage|io_output_regx3|out_port0 [3] & ((!\mem_stage|io_output_regx3|out_port0 [2]) # (\mem_stage|io_output_regx3|out_port0 [0]))))

	.dataa(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datab(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr1~0 .extended_lut = "off";
defparam \trans0|WideOr1~0 .lut_mask = 64'h40C640C640C640C6;
defparam \trans0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N48
cyclonev_lcell_comb \trans0|WideOr0~0 (
// Equation(s):
// \trans0|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [1] $ (!\mem_stage|io_output_regx3|out_port0 [2])) # (\mem_stage|io_output_regx3|out_port0 [3]) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [0] & ( (!\mem_stage|io_output_regx3|out_port0 [3] $ (!\mem_stage|io_output_regx3|out_port0 [2])) # (\mem_stage|io_output_regx3|out_port0 [1]) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [3]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port0 [1]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [2]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans0|WideOr0~0 .extended_lut = "off";
defparam \trans0|WideOr0~0 .lut_mask = 64'h5FAF5FAF5FF55FF5;
defparam \trans0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \mem_stage|io_output_regx3|out_port0[7] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[7] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N8
dffeas \mem_stage|io_output_regx3|out_port0[5] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[5] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N32
dffeas \mem_stage|io_output_regx3|out_port0[6] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[6] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N35
dffeas \mem_stage|io_output_regx3|out_port0[4] (
	.clk(\mem_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_stage|datain[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_stage|io_output_regx3|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage|io_output_regx3|out_port0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage|io_output_regx3|out_port0[4] .is_wysiwyg = "true";
defparam \mem_stage|io_output_regx3|out_port0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \trans1|WideOr6~0 (
// Equation(s):
// \trans1|WideOr6~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [6] & ( \mem_stage|io_output_regx3|out_port0 [4] & ( (\mem_stage|io_output_regx3|out_port0 [7] & !\mem_stage|io_output_regx3|out_port0 [5]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port0 
// [6] & ( \mem_stage|io_output_regx3|out_port0 [4] & ( !\mem_stage|io_output_regx3|out_port0 [7] $ (\mem_stage|io_output_regx3|out_port0 [5]) ) ) ) # ( \mem_stage|io_output_regx3|out_port0 [6] & ( !\mem_stage|io_output_regx3|out_port0 [4] & ( 
// (!\mem_stage|io_output_regx3|out_port0 [7] & !\mem_stage|io_output_regx3|out_port0 [5]) ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port0 [6]),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr6~0 .extended_lut = "off";
defparam \trans1|WideOr6~0 .lut_mask = 64'h0000C0C0C3C33030;
defparam \trans1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N6
cyclonev_lcell_comb \trans1|WideOr5~0 (
// Equation(s):
// \trans1|WideOr5~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [7] & ( (!\mem_stage|io_output_regx3|out_port0 [4] & (\mem_stage|io_output_regx3|out_port0 [6])) # (\mem_stage|io_output_regx3|out_port0 [4] & ((\mem_stage|io_output_regx3|out_port0 
// [5]))) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [7] & ( (\mem_stage|io_output_regx3|out_port0 [6] & (!\mem_stage|io_output_regx3|out_port0 [4] $ (!\mem_stage|io_output_regx3|out_port0 [5]))) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datab(!\mem_stage|io_output_regx3|out_port0 [6]),
	.datac(gnd),
	.datad(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr5~0 .extended_lut = "off";
defparam \trans1|WideOr5~0 .lut_mask = 64'h1122112222772277;
defparam \trans1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \trans1|WideOr4~0 (
// Equation(s):
// \trans1|WideOr4~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [6] & ( \mem_stage|io_output_regx3|out_port0 [4] & ( (\mem_stage|io_output_regx3|out_port0 [7] & \mem_stage|io_output_regx3|out_port0 [5]) ) ) ) # ( \mem_stage|io_output_regx3|out_port0 
// [6] & ( !\mem_stage|io_output_regx3|out_port0 [4] & ( \mem_stage|io_output_regx3|out_port0 [7] ) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [6] & ( !\mem_stage|io_output_regx3|out_port0 [4] & ( (!\mem_stage|io_output_regx3|out_port0 [7] & 
// \mem_stage|io_output_regx3|out_port0 [5]) ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port0 [6]),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr4~0 .extended_lut = "off";
defparam \trans1|WideOr4~0 .lut_mask = 64'h0C0C333300000303;
defparam \trans1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \trans1|WideOr3~0 (
// Equation(s):
// \trans1|WideOr3~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [4] & ( (!\mem_stage|io_output_regx3|out_port0 [5] & (!\mem_stage|io_output_regx3|out_port0 [6] & !\mem_stage|io_output_regx3|out_port0 [7])) # (\mem_stage|io_output_regx3|out_port0 [5] & 
// (\mem_stage|io_output_regx3|out_port0 [6])) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [4] & ( (!\mem_stage|io_output_regx3|out_port0 [5] & (\mem_stage|io_output_regx3|out_port0 [6] & !\mem_stage|io_output_regx3|out_port0 [7])) # 
// (\mem_stage|io_output_regx3|out_port0 [5] & (!\mem_stage|io_output_regx3|out_port0 [6] & \mem_stage|io_output_regx3|out_port0 [7])) ) )

	.dataa(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datab(gnd),
	.datac(!\mem_stage|io_output_regx3|out_port0 [6]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr3~0 .extended_lut = "off";
defparam \trans1|WideOr3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \trans1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N21
cyclonev_lcell_comb \trans1|WideOr2~0 (
// Equation(s):
// \trans1|WideOr2~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [4] & ( \mem_stage|io_output_regx3|out_port0 [5] & ( !\mem_stage|io_output_regx3|out_port0 [7] ) ) ) # ( \mem_stage|io_output_regx3|out_port0 [4] & ( !\mem_stage|io_output_regx3|out_port0 
// [5] & ( (!\mem_stage|io_output_regx3|out_port0 [6]) # (!\mem_stage|io_output_regx3|out_port0 [7]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [4] & ( !\mem_stage|io_output_regx3|out_port0 [5] & ( (\mem_stage|io_output_regx3|out_port0 [6] & 
// !\mem_stage|io_output_regx3|out_port0 [7]) ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [6]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datad(gnd),
	.datae(!\mem_stage|io_output_regx3|out_port0 [4]),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr2~0 .extended_lut = "off";
defparam \trans1|WideOr2~0 .lut_mask = 64'h3030FCFC0000F0F0;
defparam \trans1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N51
cyclonev_lcell_comb \trans1|WideOr1~0 (
// Equation(s):
// \trans1|WideOr1~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [5] & ( (!\mem_stage|io_output_regx3|out_port0 [7] & ((!\mem_stage|io_output_regx3|out_port0 [6]) # (\mem_stage|io_output_regx3|out_port0 [4]))) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [5] & ( (\mem_stage|io_output_regx3|out_port0 [4] & (!\mem_stage|io_output_regx3|out_port0 [7] $ (\mem_stage|io_output_regx3|out_port0 [6]))) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datac(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datad(!\mem_stage|io_output_regx3|out_port0 [6]),
	.datae(gnd),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr1~0 .extended_lut = "off";
defparam \trans1|WideOr1~0 .lut_mask = 64'h0C030C03CC0CCC0C;
defparam \trans1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N0
cyclonev_lcell_comb \trans1|WideOr0~0 (
// Equation(s):
// \trans1|WideOr0~0_combout  = ( \mem_stage|io_output_regx3|out_port0 [6] & ( \mem_stage|io_output_regx3|out_port0 [7] & ( (\mem_stage|io_output_regx3|out_port0 [5]) # (\mem_stage|io_output_regx3|out_port0 [4]) ) ) ) # ( 
// !\mem_stage|io_output_regx3|out_port0 [6] & ( \mem_stage|io_output_regx3|out_port0 [7] ) ) # ( \mem_stage|io_output_regx3|out_port0 [6] & ( !\mem_stage|io_output_regx3|out_port0 [7] & ( (!\mem_stage|io_output_regx3|out_port0 [4]) # 
// (!\mem_stage|io_output_regx3|out_port0 [5]) ) ) ) # ( !\mem_stage|io_output_regx3|out_port0 [6] & ( !\mem_stage|io_output_regx3|out_port0 [7] & ( \mem_stage|io_output_regx3|out_port0 [5] ) ) )

	.dataa(gnd),
	.datab(!\mem_stage|io_output_regx3|out_port0 [4]),
	.datac(gnd),
	.datad(!\mem_stage|io_output_regx3|out_port0 [5]),
	.datae(!\mem_stage|io_output_regx3|out_port0 [6]),
	.dataf(!\mem_stage|io_output_regx3|out_port0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trans1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trans1|WideOr0~0 .extended_lut = "off";
defparam \trans1|WideOr0~0 .lut_mask = 64'h00FFFFCCFFFF33FF;
defparam \trans1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
