# TCL File Generated by Component Editor 13.1
# Mon Oct 27 17:53:15 EDT 2014
# DO NOT MODIFY


# 
# memory_delay "memory_delay" v1.0
#  2014.10.27.17:53:15
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module memory_delay
# 
set_module_property DESCRIPTION ""
set_module_property NAME memory_delay
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME memory_delay
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL memory_delay
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file memory_delay.v VERILOG PATH ../../src/memory_delay.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter init INTEGER 0
set_parameter_property init DEFAULT_VALUE 0
set_parameter_property init DISPLAY_NAME init
set_parameter_property init TYPE INTEGER
set_parameter_property init ENABLED false
set_parameter_property init UNITS None
set_parameter_property init ALLOWED_RANGES -2147483648:2147483647
set_parameter_property init HDL_PARAMETER true
add_parameter wait1 INTEGER 1
set_parameter_property wait1 DEFAULT_VALUE 1
set_parameter_property wait1 DISPLAY_NAME wait1
set_parameter_property wait1 TYPE INTEGER
set_parameter_property wait1 ENABLED false
set_parameter_property wait1 UNITS None
set_parameter_property wait1 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property wait1 HDL_PARAMETER true
add_parameter execute INTEGER 2
set_parameter_property execute DEFAULT_VALUE 2
set_parameter_property execute DISPLAY_NAME execute
set_parameter_property execute TYPE INTEGER
set_parameter_property execute ENABLED false
set_parameter_property execute UNITS None
set_parameter_property execute ALLOWED_RANGES -2147483648:2147483647
set_parameter_property execute HDL_PARAMETER true
add_parameter wait2 INTEGER 3
set_parameter_property wait2 DEFAULT_VALUE 3
set_parameter_property wait2 DISPLAY_NAME wait2
set_parameter_property wait2 TYPE INTEGER
set_parameter_property wait2 ENABLED false
set_parameter_property wait2 UNITS None
set_parameter_property wait2 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property wait2 HDL_PARAMETER true
add_parameter waitrequest INTEGER 4
set_parameter_property waitrequest DEFAULT_VALUE 4
set_parameter_property waitrequest DISPLAY_NAME waitrequest
set_parameter_property waitrequest TYPE INTEGER
set_parameter_property waitrequest ENABLED false
set_parameter_property waitrequest UNITS None
set_parameter_property waitrequest ALLOWED_RANGES -2147483648:2147483647
set_parameter_property waitrequest HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits SYMBOLS
set_interface_property csr associatedClock clock
set_interface_property csr associatedReset reset
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_address address Input 3
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits SYMBOLS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 bridgesToMaster avalon_master
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 s_address address Input 23
add_interface_port avalon_slave_0 s_byteenable byteenable Input 4
add_interface_port avalon_slave_0 s_chipselect chipselect Input 1
add_interface_port avalon_slave_0 s_clken clken Input 1
add_interface_port avalon_slave_0 s_write write Input 1
add_interface_port avalon_slave_0 s_read read Input 1
add_interface_port avalon_slave_0 s_writedata writedata Input 32
add_interface_port avalon_slave_0 s_readdata readdata Output 32
add_interface_port avalon_slave_0 s_waitrequest waitrequest Output 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master m_address address Output 23
add_interface_port avalon_master m_byteenable byteenable Output 4
add_interface_port avalon_master m_chipselect chipselect Output 1
add_interface_port avalon_master m_clken clken Output 1
add_interface_port avalon_master m_write write Output 1
add_interface_port avalon_master m_writedata writedata Output 32
add_interface_port avalon_master m_readdata readdata Input 32
add_interface_port avalon_master m_waitrequest waitrequest Input 1

