Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Reading design: task4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "task4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "task4"
Output Format                      : NGC
Target Device                      : xc5vlx30-3-ff324

---- Source Options
Top Module Name                    : task4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : task4.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "task4.v" in library work
Module <task4> compiled
No errors in compilation
Analysis of file <"task4.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <task4> in library <work> with parameters.
	N = "00000000000000000000000000000011"
	offset = "00000000000000001"
	ptrSize = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <task4>.
	N = 32'sb00000000000000000000000000000011
	offset = 17'b00000000000000001
	ptrSize = 32'sb00000000000000000000000000000001
Module <task4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <task4>.
    Related source file is "task4.v".
WARNING:Xst:1780 - Signal <setting> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MOSIbuf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit up counter for signal <count>.
    Found 3-bit register for signal <datastate>.
    Found 32-bit register for signal <mask>.
    Found 32-bit register for signal <pattern>.
    Found 1-bit register for signal <start>.
    Found 2-bit register for signal <switch>.
    Found 32-bit comparator equal for signal <switch$cmp_eq0001> created at line 76.
    Summary:
	inferred   1 Counter(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <task4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <switch_1> has a constant value of 0 in block <task4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <switch_1> has a constant value of 0 in block <task4>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <task4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block task4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : task4.ngr
Top Level Output File Name         : task4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 97

Cell Usage :
# BELS                             : 153
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 60
#      LUT3                        : 1
#      LUT4                        : 7
#      LUT5                        : 4
#      LUT6                        : 18
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 86
#      FDE                         : 69
#      FDRE                        : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 96
#      IBUF                        : 64
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx30ff324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  19200     0%  
 Number of Slice LUTs:                  107  out of  19200     0%  
    Number used as Logic:               107  out of  19200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      24  out of    110    21%  
   Number with an unused LUT:             3  out of    110     2%  
   Number of fully used LUT-FF pairs:    83  out of    110    75%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  97  out of    220    44%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCLK                               | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.958ns (Maximum Frequency: 338.055MHz)
   Minimum input arrival time before clock: 3.723ns
   Maximum output required time after clock: 2.775ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 2.958ns (frequency: 338.055MHz)
  Total number of paths / destination ports: 561 / 121
-------------------------------------------------------------------------
Delay:               2.958ns (Levels of Logic = 14)
  Source:            mask_0 (FF)
  Destination:       switch_0 (FF)
  Source Clock:      SCLK rising
  Destination Clock: SCLK rising

  Data Path: mask_0 to switch_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.396   0.361  mask_0 (mask_0)
     LUT2:I1->O            1   0.086   0.850  switch_and0000<0>1 (switch_and0000<0>)
     LUT6:I0->O            1   0.086   0.000  Mcompar_switch_cmp_eq0001_lut<0> (Mcompar_switch_cmp_eq0001_lut<0>)
     MUXCY:S->O            1   0.305   0.000  Mcompar_switch_cmp_eq0001_cy<0> (Mcompar_switch_cmp_eq0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<1> (Mcompar_switch_cmp_eq0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<2> (Mcompar_switch_cmp_eq0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<3> (Mcompar_switch_cmp_eq0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<4> (Mcompar_switch_cmp_eq0001_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<5> (Mcompar_switch_cmp_eq0001_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<6> (Mcompar_switch_cmp_eq0001_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<7> (Mcompar_switch_cmp_eq0001_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<8> (Mcompar_switch_cmp_eq0001_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_switch_cmp_eq0001_cy<9> (Mcompar_switch_cmp_eq0001_cy<9>)
     MUXCY:CI->O           1   0.222   0.361  Mcompar_switch_cmp_eq0001_cy<10> (switch_cmp_eq0001)
     LUT5:I4->O            1   0.086   0.000  switch_mux0000<1>141 (switch_mux0000<1>)
     FDE:D                    -0.022          switch_0
    ----------------------------------------
    Total                      2.958ns (1.385ns logic, 1.573ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 3426 / 172
-------------------------------------------------------------------------
Offset:              3.723ns (Levels of Logic = 4)
  Source:            SS<2> (PAD)
  Destination:       count_0 (FF)
  Destination Clock: SCLK rising

  Data Path: SS<2> to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.850  SS_2_IBUF (SS_2_IBUF)
     LUT6:I0->O            1   0.086   0.768  datastate_cmp_eq000118 (datastate_cmp_eq000118)
     LUT5:I0->O            8   0.086   0.388  datastate_cmp_eq0001238 (datastate_cmp_eq0001)
     LUT5:I4->O           17   0.086   0.297  count_and00001 (count_and0000)
     FDRE:R                    0.468          count_0
    ----------------------------------------
    Total                      3.723ns (1.420ns logic, 2.303ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.775ns (Levels of Logic = 1)
  Source:            switch_0 (FF)
  Destination:       MISO<0> (PAD)
  Source Clock:      SCLK rising

  Data Path: switch_0 to MISO<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.396   0.235  switch_0 (switch_0)
     OBUF:I->O                 2.144          MISO_0_OBUF (MISO<0>)
    ----------------------------------------
    Total                      2.775ns (2.540ns logic, 0.235ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.33 secs
 
--> 

Total memory usage is 215036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

