# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../verilogCode/design/enc/mod_enc_addRoundKey.sv" \
"../../../../../../verilogCode/tb/tb_mod_enc_addRoundKey.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
