
;; Function ILI9341_SetAddress (ILI9341_SetAddress, funcdef_no=332, decl_uid=9997, cgraph_uid=336, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200

;;   ======================================================
;;   -- basic block 2 from 63 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r122=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r115=r123                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 2

;;   ======================================================
;;   -- basic block 3 from 8 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 r119=zxn([r122+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 cc=cmp(r119,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 pc={(cc!=0)?L15:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 8
;;   new tail = 17

;;   ======================================================
;;   -- basic block 4 from 19 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r120=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 r114=zxn([r115])                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 loc r114#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 [r120]=r114#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 19
;;   new tail = 32


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 56{32d,24u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 63 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 63 6 60 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 60 63 2 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 60 15 2 (set (reg/v/f:SI 115 [ address ])
        (reg:SI 123)) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(code_label 15 2 7 3 2 (nil) [1 uses])
(note 7 15 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 14 7 8 3 NOTE_INSN_DELETED)
(debug_insn 8 14 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 12 9 16 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 12 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 15)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 20 19 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(insn 25 20 21 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 25 22 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 115 [ address ]) [1 *address_4(D)+0 S2 A16]))) "../System/lcd_ili9341.c":92:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ address ])
        (nil)))
(debug_insn 22 21 23 4 (var_location:HI address (subreg:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 24 23 27 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 27 24 28 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 28 27 29 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 64 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(note 64 32 0 NOTE_INSN_DELETED)

;; Function ILI9341_SendData (ILI9341_SendData, funcdef_no=333, decl_uid=10000, cgraph_uid=337, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 31 count 27 (  1.2)


ILI9341_SendData

Dataflow summary:
def_info->table_size = 230, use_info->table_size = 142
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,21u} r12={4d} r13={1d,23u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,5u} r101={2d} r102={1d,21u} r103={1d,20u} r104={2d} r105={2d} r106={2d} r117={1d,2u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={6d,15u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r147={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 371{228d,143u,0e} in 98{96 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d9(1){ }d13(2){ }d17(3){ }d18(7){ }d23(13){ }d26(14){ }d31(16){ }d34(17){ }d37(18){ }d40(19){ }d43(20){ }d46(21){ }d49(22){ }d52(23){ }d55(24){ }d58(25){ }d61(26){ }d64(27){ }d67(28){ }d70(29){ }d73(30){ }d76(31){ }d195(102){ }d196(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 127 153 157 158
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 127 153 157 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 2 6 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 131
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 3 )->[4]->( 20 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 5 )->[6]->( 7 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 0 [r0] 137 159
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 6 )->[7]->( 20 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 117
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153

( 8 )->[9]->( 12 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 8 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 11 9 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 12 18 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 15 16 14 )->[16]->( 16 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 16 )->[17]->( 20 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 155 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 160
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 17 )->[18]->( 13 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 124
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 18 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 4 17 7 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 20 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ }u139(7){ }u140(13){ }u141(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 202 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 205 to worklist
  Adding insn 68 to worklist
  Adding insn 71 to worklist
  Adding insn 207 to worklist
  Adding insn 96 to worklist
  Adding insn 209 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 147 to worklist
  Adding insn 211 to worklist
  Adding insn 163 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 162 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 9 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 140 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 199 to worklist
  Adding insn 191 to worklist
  Adding insn 130 to worklist
  Adding insn 190 to worklist
  Adding insn 128 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 121 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 189 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 95 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 131 to worklist
  Adding insn 129 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 74 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 70 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 82 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
  Adding insn 66 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 198 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 39 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 3 to worklist
  Adding insn 197 to worklist
  Adding insn 2 to worklist
  Adding insn 196 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 31 count 28 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r160 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r159 costs: LO_REGS:30 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r158 costs: LO_REGS:46 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:575 VFP_LO_REGS:575 ALL_REGS:575 MEM:253
  r157 costs: LO_REGS:46 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:575 VFP_LO_REGS:575 ALL_REGS:575 MEM:253
  r156 costs: LO_REGS:220 HI_REGS:242 CALLER_SAVE_REGS:242 EVEN_REG:242 GENERAL_REGS:242 VFP_D0_D7_REGS:1804 VFP_LO_REGS:1804 ALL_REGS:1804 MEM:1155
  r155 costs: LO_REGS:220 HI_REGS:242 CALLER_SAVE_REGS:242 EVEN_REG:242 GENERAL_REGS:242 VFP_D0_D7_REGS:1804 VFP_LO_REGS:1804 ALL_REGS:1804 MEM:1155
  r153 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:18367 VFP_LO_REGS:18367 ALL_REGS:18367 MEM:12145
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4110 VFP_LO_REGS:4110 ALL_REGS:4110 MEM:2740
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r127 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r125 costs: LO_REGS:0 HI_REGS:208 CALLER_SAVE_REGS:208 EVEN_REG:208 GENERAL_REGS:208 VFP_D0_D7_REGS:8914 VFP_LO_REGS:8914 ALL_REGS:8914 MEM:5424
  r124 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:5000 VFP_LO_REGS:5000 ALL_REGS:5000 MEM:3203
  r123 costs: LO_REGS:46 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:633 VFP_LO_REGS:633 ALL_REGS:633 MEM:320
  r120 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4592 VFP_LO_REGS:4592 ALL_REGS:4592 MEM:2541
  r117 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:495 VFP_LO_REGS:495 ALL_REGS:495 MEM:330


Pass 1 for finding pseudo/allocno costs

    r160: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r160 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r159 costs: LO_REGS:30 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:60 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:450 MEM:450
  r158 costs: GENERAL_REGS:46 VFP_D0_D7_REGS:1035 VFP_LO_REGS:1035 ALL_REGS:690 MEM:690
  r157 costs: GENERAL_REGS:46 VFP_D0_D7_REGS:1035 VFP_LO_REGS:1035 ALL_REGS:690 MEM:690
  r156 costs: LO_REGS:220 HI_REGS:462 CALLER_SAVE_REGS:462 EVEN_REG:462 GENERAL_REGS:242 VFP_D0_D7_REGS:3465 VFP_LO_REGS:3465 ALL_REGS:1815 MEM:2310
  r155 costs: LO_REGS:220 HI_REGS:462 CALLER_SAVE_REGS:462 EVEN_REG:462 GENERAL_REGS:242 VFP_D0_D7_REGS:3465 VFP_LO_REGS:3465 ALL_REGS:1815 MEM:2310
  r153 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:18390 VFP_LO_REGS:18390 ALL_REGS:18390 MEM:12260
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4110 VFP_LO_REGS:4110 ALL_REGS:4110 MEM:2740
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r127 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r125 costs: LO_REGS:0 HI_REGS:208 CALLER_SAVE_REGS:208 EVEN_REG:208 GENERAL_REGS:208 VFP_D0_D7_REGS:9270 VFP_LO_REGS:9270 ALL_REGS:9270 MEM:6180
  r124 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:6765 VFP_LO_REGS:6765 ALL_REGS:5115 MEM:4510
  r123 costs: GENERAL_REGS:46 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:675 MEM:680
  r120 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:6495 VFP_LO_REGS:6495 ALL_REGS:4845 MEM:4330
  r117 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:495 VFP_LO_REGS:495 ALL_REGS:495 MEM:330

;;   ======================================================
;;   -- basic block 2 from 196 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r153=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 196 r157=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r127=[r153+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 197 r158=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r124=r157                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r125=r158                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 cc=cmp(r127,0x40)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 12
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r131=zxn([r153+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 {pc={(r131!=0)?L200:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 19
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 202 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 202 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 202
;;   new tail = 202

;;   ======================================================
;;   -- basic block 5 from 32 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r135=zxn([r153+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 32
;;   new tail = 40

;;   ======================================================
;;   -- basic block 6 from 42 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r0=`hdma_memtomem_dma1_channel2'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 r137=0x40                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 [r153+0xc]=r137                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 {r0=call [`HAL_DMA_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 198 r159=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  54 {pc={(r159==0)?L55:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 42
;;   new tail = 54

;;   ======================================================
;;   -- basic block 7 from 205 to 205 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 205
;;   new tail = 205

;;   ======================================================
;;   -- basic block 8 from 61 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r117=[r153+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 {pc={(r117==0)?L79:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 61
;;   new tail = 68

;;   ======================================================
;;   -- basic block 9 from 70 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 cc=cmp(r117,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  71 pc={(cc!=0)?L85:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 70
;;   new tail = 71

;;   ======================================================
;;   -- basic block 10 from 73 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 r125=r125 0>>0x1                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 207 pc=L85                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 73
;;   new tail = 207

;;   ======================================================
;;   -- basic block 11 from 81 to 84 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 r125=r125<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 81
;;   new tail = 84

;;   ======================================================
;;   -- basic block 12 from 129 to 131 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 r155=0x60010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 131 r156=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 129
;;   new tail = 131

;;   ======================================================
;;   -- basic block 13 from 88 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 cc=cmp(r125,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 pc={(ltu(cc,0))?L168:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 88
;;   new tail = 96

;;   ======================================================
;;   -- basic block 14 from 98 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 loc 0xffff                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 r125=r125-0xff00                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 214 r125=r125-0xff                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 106 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 189 r120=0xffff                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 209 pc=L120                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 98
;;   new tail = 209

;;   ======================================================
;;   -- basic block 15 from 6 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r120=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r125=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 109

;;   ======================================================
;;   -- basic block 16 from 111 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r147=zxn([r153+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 cc=cmp(r147,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 122 pc={(cc!=0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 111
;;   new tail = 122

;;   ======================================================
;;   -- basic block 17 from 124 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r3=r120                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 190 r2=r155                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 r1=r124                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 191 r0=r156                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 132 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 199 r160=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 136 {pc={(r160!=0)?L151:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 124
;;   new tail = 136

;;   ======================================================
;;   -- basic block 18 from 138 to 147 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r124=r120<<0x1+r124                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 141 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 {pc={(r125!=0)?L145:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 138
;;   new tail = 147

;;   ======================================================
;;   -- basic block 19 from 9 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r123=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 211 pc=L161                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 211

;;   ======================================================
;;   -- basic block 20 from 8 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 8
;;   new tail = 158

;;   ======================================================
;;   -- basic block 21 from 162 to 163 -- before reload
;;   ======================================================

;;	  0--> b  0: i 162 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 163 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 162
;;   new tail = 163


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,21u} r12={4d} r13={1d,23u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,5u} r101={2d} r102={1d,21u} r103={1d,20u} r104={2d} r105={2d} r106={2d} r117={1d,2u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={6d,15u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r147={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 371{228d,143u,0e} in 98{96 regular + 2 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../System/lcd_ili9341.c":98:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":100:2 -1
     (nil))
(insn 14 13 196 2 (set (reg/f:SI 153)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":100:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 14 15 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 15 196 197 2 (set (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])) "../System/lcd_ili9341.c":100:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 12 [0xc]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (nil)))
(insn 197 15 2 2 (set (reg:SI 158)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 2 197 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 157)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 3 2 16 2 (set (reg/v:SI 125 [ length ])
        (reg:SI 158)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
            (const_int 64 [0x40]))) "../System/lcd_ili9341.c":100:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (nil)))
(jump_insn 17 16 55 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":100:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(code_label 55 17 18 3 11 (nil) [1 uses])
(note 18 55 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 25 3 NOTE_INSN_DELETED)
(note 25 24 19 3 NOTE_INSN_DELETED)
(debug_insn 19 25 22 3 (debug_marker) "../System/lcd_ili9341.c":112:2 -1
     (nil))
(insn 22 19 26 3 (set (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 26 22 201 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
                        (const_int 0 [0]))
                    (label_ref:SI 200)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":112:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 200)
(note 201 26 202 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 202 201 203 4 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 203 202 30)
(code_label 30 203 31 5 8 (nil) [2 uses])
(note 31 30 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 31 32 5 NOTE_INSN_DELETED)
(debug_insn 32 38 33 5 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
(debug_insn 33 32 36 5 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
(insn 36 33 39 5 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 36 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 41 40 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 51 41 53 6 NOTE_INSN_DELETED)
(note 53 51 42 6 NOTE_INSN_DELETED)
(debug_insn 42 53 43 6 (debug_marker) "../System/lcd_ili9341.c":103:51 -1
     (nil))
(debug_insn 43 42 49 6 (debug_marker) "../System/lcd_ili9341.c":104:3 -1
     (nil))
(insn 49 43 45 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 49 46 6 (set (reg:SI 137)
        (const_int 64 [0x40])) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 6 (set (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 137)) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":105:3 -1
     (nil))
(call_insn 50 47 198 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":105:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 198 50 54 6 (set (reg:SI 159)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 54 198 204 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 159)
                        (const_int 0 [0]))
                    (label_ref:SI 55)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":105:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 55)
(note 204 54 205 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 205 204 206 7 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 206 205 200)
(code_label 200 206 60 8 26 (nil) [1 uses])
(note 60 200 67 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 67 60 61 8 NOTE_INSN_DELETED)
(debug_insn 61 67 62 8 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 62 61 63 8 (var_location:SI length (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker:BLK) "../System/lcd_ili9341.c":96:9 -1
     (nil))
(debug_insn 64 63 66 8 (debug_marker) "../System/lcd_ili9341.c":115:2 -1
     (nil))
(insn 66 64 68 8 (set (reg:SI 117 [ _15 ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 20 [0x14])) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])) "../System/lcd_ili9341.c":115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 20 [0x14]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (nil)))
(jump_insn 68 66 69 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 117 [ _15 ])
                        (const_int 0 [0]))
                    (label_ref 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":115:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 79)
(note 69 68 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 512 [0x200]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _15 ])
        (nil)))
(jump_insn 71 70 72 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 85)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 10 (debug_marker) "../System/lcd_ili9341.c":118:4 -1
     (nil))
(insn 74 73 75 10 (set (reg/v:SI 125 [ length ])
        (lshiftrt:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":118:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 75 74 76 10 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":118:8 -1
     (nil))
(debug_insn 76 75 207 10 (debug_marker) "../System/lcd_ili9341.c":119:4 -1
     (nil))
(jump_insn 207 76 208 10 (set (pc)
        (label_ref 85)) "../System/lcd_ili9341.c":119:4 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 208 207 79)
(code_label 79 208 80 11 12 (nil) [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 11 (debug_marker) "../System/lcd_ili9341.c":121:4 -1
     (nil))
(insn 82 81 83 11 (set (reg/v:SI 125 [ length ])
        (ashift:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":121:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 83 82 84 11 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":121:8 -1
     (nil))
(debug_insn 84 83 85 11 (debug_marker) "../System/lcd_ili9341.c":122:4 -1
     (nil))
(code_label 85 84 86 12 13 (nil) [2 uses])
(note 86 85 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 129 86 131 12 (set (reg:SI 155)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 145 12 (set (reg/f:SI 156)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 145 131 87 13 16 (nil) [1 uses])
(note 87 145 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 13 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 89 88 90 13 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 90 89 91 13 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 91 90 92 13 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
(debug_insn 92 91 95 13 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
(insn 95 92 96 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 13 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
(note 97 96 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 103 97 98 14 NOTE_INSN_DELETED)
(debug_insn 98 103 99 14 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
(debug_insn 99 98 100 14 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
(debug_insn 100 99 213 14 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
(insn 213 100 214 14 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65280 [0xffffffffffff0100]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (nil))
(insn 214 213 106 14 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -255 [0xffffffffffffff01]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (nil))
(debug_insn 106 214 189 14 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
(insn 189 106 209 14 (set (reg/v:SI 120 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 209 189 210 14 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 210 209 168)
(code_label 168 210 167 15 18 (nil) [1 uses])
(note 167 168 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 167 7 15 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 7 6 109 15 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 109 7 120 15 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
(code_label 120 109 110 16 15 (nil) [2 uses])
(note 110 120 119 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 119 110 111 16 NOTE_INSN_DELETED)
(debug_insn 111 119 112 16 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 112 111 113 16 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 113 112 114 16 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
(debug_insn 114 113 117 16 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
(insn 117 114 121 16 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 121 117 122 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 122 121 123 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 120)
(note 123 122 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 133 123 135 17 NOTE_INSN_DELETED)
(note 135 133 124 17 NOTE_INSN_DELETED)
(debug_insn 124 135 125 17 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
(debug_insn 125 124 128 17 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
(insn 128 125 190 17 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 128 130 17 (set (reg:SI 2 r2)
        (reg:SI 155)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 190 191 17 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 130 132 17 (set (reg:SI 0 r0)
        (reg/f:SI 156)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 191 199 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 199 132 136 17 (set (reg:SI 160)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 136 199 137 17 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 160)
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":146:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 151)
(note 137 136 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 139 137 146 18 NOTE_INSN_DELETED)
(note 146 139 138 18 NOTE_INSN_DELETED)
(debug_insn 138 146 140 18 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
(insn 140 138 141 18 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (ashift:SI (reg/v:SI 120 [ len ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 124 [ data ]))) "../System/lcd_ili9341.c":152:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
(debug_insn 141 140 142 18 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
(debug_insn 142 141 143 18 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
(debug_insn 143 142 144 18 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
(debug_insn 144 143 147 18 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
(jump_insn 147 144 150 18 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 125 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 145)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":155:2 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 145)
(note 150 147 9 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 9 150 211 19 (set (reg:SI 123 [ <retval> ])
        (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":157:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 211 9 212 19 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 212 211 151)
(code_label 151 212 152 20 9 (nil) [3 uses])
(note 152 151 8 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 8 152 155 20 (set (reg:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":107:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 155 8 156 20 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 20 (var_location:SI length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 20 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 161 20 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 161 158 164 21 7 (nil) [1 uses])
(note 164 161 162 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 21 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "../System/lcd_ili9341.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ <retval> ])
        (nil)))
(insn 163 162 217 21 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":158:1 -1
     (nil))
(note 217 163 0 NOTE_INSN_DELETED)

;; Function ILI9341_SendRepeatedData (ILI9341_SendRepeatedData, funcdef_no=334, decl_uid=10003, cgraph_uid=338, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r122 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2310
  r121 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r117 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:14708 VFP_LO_REGS:14708 ALL_REGS:14708 MEM:9385
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14450 VFP_LO_REGS:14450 ALL_REGS:14450 MEM:9010
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14450 VFP_LO_REGS:14450 ALL_REGS:14450 MEM:9010
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:41408 VFP_LO_REGS:41408 ALL_REGS:41408 MEM:27185


Pass 1 for finding pseudo/allocno costs

    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r122 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:4950 MEM:4400
  r121 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r117 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41505 VFP_LO_REGS:41505 ALL_REGS:41505 MEM:27670

;;   ======================================================
;;   -- basic block 2 from 56 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r122=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r115=r121                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r116=r122                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 {pc={(r122==0)?L37:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 8
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 5 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 r117=0x60010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r113=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 22
;;   new tail = 5

;;   ======================================================
;;   -- basic block 4 from 17 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 loc r115#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 [r117]=r115#0                           :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 r113=r113+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 cc=cmp(r116,r113)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 pc={(cc!=0)?L34:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 17
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 39 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 39
;;   new tail = 45


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r121={1d,1u} r122={1d,2u} 
;;    total ref usage 70{35d,35u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/lcd_ili9341.c":163:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI increment (const_int 1 [0x1])) "../System/lcd_ili9341.c":163:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":165:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":165:7 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 56 2 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 56 13 57 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 57 56 2 2 (set (reg:SI 122)
        (reg:SI 1 r1 [ num_copies ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ num_copies ])
        (nil)))
(insn 2 57 14 2 (set (reg/v:SI 115 [ data ])
        (reg:SI 121)) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 14 2 15 2 (set (reg/v:SI 116 [ num_copies ])
        (reg:SI 122)) "../System/lcd_ili9341.c":165:2 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 15 14 47 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 122)
                        (const_int 0 [0]))
                    (label_ref:SI 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":165:2 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 118111604 (nil))))
 -> 37)
(note 47 15 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 47 5 3 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 22 34 3 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":165:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 34 5 16 4 33 (nil) [1 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
(debug_insn 21 20 24 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
(insn 24 21 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
(code_label 37 36 38 5 32 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 44 5 (debug_marker) "../System/lcd_ili9341.c":168:2 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd_ili9341.c":169:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 59 5 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":169:1 -1
     (nil))
(note 59 45 0 NOTE_INSN_DELETED)

;; Function ILI9341_RecvData (ILI9341_RecvData, funcdef_no=335, decl_uid=10006, cgraph_uid=339, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r133 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r132 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r128 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:14708 VFP_LO_REGS:14708 ALL_REGS:14708 MEM:9385
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2910 VFP_LO_REGS:2910 ALL_REGS:2910 MEM:1940
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r123 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4205 VFP_LO_REGS:4205 ALL_REGS:4205 MEM:2180
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5660 VFP_LO_REGS:5660 ALL_REGS:5660 MEM:3150
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:41505 VFP_LO_REGS:41505 ALL_REGS:41505 MEM:27670
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200


Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r133 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r132 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r128 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2910 VFP_LO_REGS:2910 ALL_REGS:2910 MEM:1940
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r123 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4755 VFP_LO_REGS:4755 ALL_REGS:4755 MEM:3170
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41505 VFP_LO_REGS:41505 ALL_REGS:41505 MEM:27670
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200

;;   ======================================================
;;   -- basic block 2 from 60 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r132=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r122=r132                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 r124=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r113=zxn([r122])                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  61 r133=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r123=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 [r124]=r113#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 {pc={(r123==0)?L50:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 r127=r123<<0x1+r122                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 r128=0x60010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r114=r122-0x2                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 r121=r127-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 29
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r129=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 [++r114]=r129                           :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 cc=cmp(r114,r121)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  47 pc={(cc!=0)?L45:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 32
;;   new tail = 47


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 77{39d,38u,0e} in 36{36 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 24 2 NOTE_INSN_FUNCTION_BEG)
(note 24 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 24 60 2 (debug_marker) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(insn 60 7 2 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 2 60 12 2 (set (reg/v/f:SI 122 [ address ])
        (reg:SI 132)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 12 2 8 2 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 12 9 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 122 [ address ]) [1 *address_7(D)+0 S2 A16]))) "../System/lcd_ili9341.c":272:2 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 9 8 10 2 (var_location:HI address (subreg:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 11 10 61 2 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 61 11 3 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 3 61 14 2 (set (reg/v:SI 123 [ length ])
        (reg:SI 133)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 14 3 15 2 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/lcd_ili9341.c":274:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd_ili9341.c":274:7 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(jump_insn 25 23 26 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 123 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 50)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":274:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 50)
(note 26 25 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 26 29 3 NOTE_INSN_DELETED)
(insn 29 28 36 3 (set (reg:SI 127)
        (plus:SI (ashift:SI (reg/v:SI 123 [ length ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 122 [ address ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 123 [ length ])
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ address ])
            (nil))))
(insn 36 29 27 3 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 36 30 3 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(insn 30 27 45 3 (set (reg:SI 121 [ _23 ])
        (plus:SI (reg:SI 127)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(code_label 45 30 31 4 42 (nil) [1 uses])
(note 31 45 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 31 32 4 NOTE_INSN_DELETED)
(debug_insn 32 38 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
(debug_insn 35 34 37 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
(insn 37 35 41 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (nil))
(insn 41 37 42 4 (set (mem:HI (pre_inc:SI (reg:SI 114 [ ivtmp.41 ])) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (expr_list:REG_INC (reg:SI 114 [ ivtmp.41 ])
            (nil))))
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 45)
(code_label 50 47 51 5 40 (nil) [1 uses])
(note 51 50 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 63 51 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetOrientation (ILI9341_SetOrientation, funcdef_no=336, decl_uid=10008, cgraph_uid=340, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r134 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r133 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4840 VFP_LO_REGS:4840 ALL_REGS:4840 MEM:2750
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r118 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r117 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r116 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:7700 VFP_LO_REGS:7700 ALL_REGS:7700 MEM:4510
  r115 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r134 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r133 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r123 costs: GENERAL_REGS:0 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r117 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r116 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:8250 VFP_LO_REGS:8250 ALL_REGS:8250 MEM:5500
  r115 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:18300 VFP_LO_REGS:18300 ALL_REGS:16650 MEM:12200

;;   ======================================================
;;   -- basic block 2 from 97 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 loc 0x36                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 r135=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r117=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r116=r135                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  86 r134=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r118=[r116*0x4+r117]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 [sfp-0x2]=r118#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r123=zxn([r134+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r115=zxn(r123#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 cc=cmp(r123,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 pc={(cc!=0)?L25:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 18
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 29 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 loc 0x36                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r124=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r126=0x36                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  37 [r124]=r126#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  42 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  43 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  46 r1=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  47 r0=sfp-0x2                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  48 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  51 {pc={(r116==0)?L55:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 29
;;   new tail = 51

;;   ======================================================
;;   -- basic block 5 from 53 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 cc=cmp(r116,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 pc={(cc!=0)?L65:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 53
;;   new tail = 54

;;   ======================================================
;;   -- basic block 6 from 57 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r133=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r129=0xf000000140                       :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 [r133]=r129                             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 pc=L73                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 57
;;   new tail = 98

;;   ======================================================
;;   -- basic block 7 from 67 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r133=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 r131=0x140000000f0                      :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 [r133]=r131                             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 67
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 75 to 78 -- before reload
;;   ======================================================

;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 [r133+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 75
;;   new tail = 78


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,2u} r101={1d} r102={1d,10u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,1u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 182{124d,57u,1e} in 57{56 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 8 7 97 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 97 8 9 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ orientation ])) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ orientation ])
        (nil)))
(insn 9 97 2 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 9 86 2 (set (reg/v:SI 116 [ orientation ])
        (reg:SI 135)) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 86 2 10 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 86 12 2 (set (reg:SI 118 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 12 10 13 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter+0 S2 A16])
        (subreg:HI (reg:SI 118 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 16 15 25 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 25 16 17 3 54 (nil) [1 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(note 28 27 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 45 28 50 4 NOTE_INSN_DELETED)
(note 50 45 29 4 NOTE_INSN_DELETED)
(debug_insn 29 50 30 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 4 (set (reg:SI 126)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 126) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 41 40 42 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 46 44 47 4 (set (reg:SI 1 r1)
        (reg:SI 115 [ _14 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 49 48 51 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(jump_insn 51 49 52 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 116 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 55)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 55)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 65)
(code_label 55 54 56 6 55 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 6 (set (reg:DI 129)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 61 60 62 6 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 129)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(debug_insn 62 61 98 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(jump_insn 98 62 99 6 (set (pc)
        (label_ref 73)) "../System/lcd_ili9341.c":295:3 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 99 98 65)
(code_label 65 99 66 7 56 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:DI 131)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 7 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 131)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 131)
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 73 72 74 8 57 (nil) [1 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 77 75 78 8 (set (mem/c:SI (plus:SI (reg/f:SI 133)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 116 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg/v:SI 116 [ orientation ])
            (nil))))
(debug_insn 78 77 100 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 100 78 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetDisplayWindow (ILI9341_SetDisplayWindow, funcdef_no=337, decl_uid=10013, cgraph_uid=341, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r204 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r203 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r202 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r201 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r200 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:46540 VFP_LO_REGS:46540 ALL_REGS:46540 MEM:30550
  r199 costs: LO_REGS:660 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:5170 VFP_LO_REGS:5170 ALL_REGS:5170 MEM:3520
  r198 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r195 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r188 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1210
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1210
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3520
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3520


Pass 1 for finding pseudo/allocno costs

    r204: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r203: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r204 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r203 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r202 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r201 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r200 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:46650 VFP_LO_REGS:46650 ALL_REGS:46650 MEM:31100
  r199 costs: GENERAL_REGS:660 VFP_D0_D7_REGS:8470 VFP_LO_REGS:8470 ALL_REGS:5170 MEM:5720
  r198 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r196 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r195 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r188 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r179 costs: GENERAL_REGS:0 MEM:2200
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r172 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r155 costs: GENERAL_REGS:0 MEM:2200
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r141 costs: GENERAL_REGS:0 MEM:5500
  r140 costs: GENERAL_REGS:0 MEM:5500

;;   ======================================================
;;   -- basic block 2 from 183 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 loc 0x2a                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 r201=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 r203=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r140=r201                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 r148=r203-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 184 r202=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 186 r204=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 r144=r140 0>>0x8                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   3 r141=r202                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r143=r204                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 [sfp-0x8]=r144#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 r146=zxn(r140#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 [sfp-0x6]=r146#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  24 r149=r148+r140                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 r155=zxn(r140#0)+r148                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  25 r150=r149 0>>0x8                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  35 r157=zxn(r155#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 175 r200=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  27 [sfp-0x4]=r150#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  37 [sfp-0x2]=r157#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  39 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 9
;;   new tail = 41

;;   ======================================================
;;   -- basic block 3 from 43 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r163=zxn([r200+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 cc=cmp(r163,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 pc={(cc!=0)?L50:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 43
;;   new tail = 52

;;   ======================================================
;;   -- basic block 4 from 54 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 loc 0x2a                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r164=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r166=0x2a                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 [r164]=r166#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  66 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  67 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 r199=sfp-0x8                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 r1=0x4                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  72 r0=r199                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  73 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  75 loc 0x2b                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  86 r172=r143-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  77 r168=r141 0>>0x8                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  79 [sfp-0x8]=r168#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  82 r170=zxn(r141#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  84 [sfp-0x6]=r170#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  87 r173=r172+r141                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  95 r179=zxn(r141#0)+r172                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  88 r174=r173 0>>0x8                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  98 r181=zxn(r179#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  90 [sfp-0x4]=r174#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 100 [sfp-0x2]=r181#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 102 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 54
;;   new tail = 103

;;   ======================================================
;;   -- basic block 5 from 105 to 114 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r187=zxn([r200+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 cc=cmp(r187,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 114 pc={(cc!=0)?L112:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 114

;;   ======================================================
;;   -- basic block 6 from 116 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 loc 0x2b                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r188=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 r190=0x2b                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 [r188]=r190#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 128 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 129 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 133 r1=0x4                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 134 r0=r199                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 137 loc 0x2c                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 139 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 116
;;   new tail = 140

;;   ======================================================
;;   -- basic block 7 from 142 to 151 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 r195=zxn([r200+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 cc=cmp(r195,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 151 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 142
;;   new tail = 151

;;   ======================================================
;;   -- basic block 8 from 153 to 168 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc 0x2c                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 r196=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 r198=0x2c                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 161 [r196]=r198#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 165 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 167 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 168 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 153
;;   new tail = 168


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,2e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r140={1d,4u} r141={1d,4u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} 
;;    total ref usage 324{226d,96u,2e} in 123{121 regular + 2 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 6 2 NOTE_INSN_DELETED)
(note 6 4 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 6 9 2 NOTE_INSN_DELETED)
(debug_insn 9 18 10 2 (debug_marker) "../System/lcd_ili9341.c":315:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":316:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":319:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI command (const_int 42 [0x2a])) "../System/lcd_ili9341.c":319:10 -1
     (nil))
(debug_insn 13 12 183 2 (debug_marker) "../System/lcd_ili9341.c":320:2 -1
     (nil))
(insn 183 13 185 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ Xpos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Xpos ])
        (nil)))
(insn 185 183 2 2 (set (reg:SI 203)
        (reg:SI 2 r2 [ Width ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Width ])
        (nil)))
(insn 2 185 23 2 (set (reg/v:SI 140 [ Xpos ])
        (reg:SI 201)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 23 2 184 2 (set (reg:SI 148)
        (plus:SI (reg:SI 203)
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 184 23 186 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ Ypos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Ypos ])
        (nil)))
(insn 186 184 14 2 (set (reg:SI 204)
        (reg:SI 3 r3 [ Height ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Height ])
        (nil)))
(insn 14 186 3 2 (set (reg:SI 144)
        (lshiftrt:SI (reg/v:SI 140 [ Xpos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":320:39 147 {*arm_shiftsi3}
     (nil))
(insn 3 14 5 2 (set (reg/v:SI 141 [ Ypos ])
        (reg:SI 202)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(insn 5 3 16 2 (set (reg/v:SI 143 [ Height ])
        (reg:SI 204)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 16 5 17 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":320:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 17 16 19 2 (debug_marker) "../System/lcd_ili9341.c":321:2 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 146 [ _3 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 140 [ Xpos ]) 0))) "../System/lcd_ili9341.c":321:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 146 [ _3 ]) 0)) "../System/lcd_ili9341.c":321:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _3 ])
        (nil)))
(debug_insn 22 21 24 2 (debug_marker) "../System/lcd_ili9341.c":322:2 -1
     (nil))
(insn 24 22 32 2 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (reg/v:SI 140 [ Xpos ]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (nil))
(insn 32 24 25 2 (set (reg:SI 155)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 140 [ Xpos ]) 0))
            (reg:SI 148))) "../System/lcd_ili9341.c":323:48 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/v:SI 140 [ Xpos ])
            (nil))))
(insn 25 32 35 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 149)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":322:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 35 25 175 2 (set (reg:SI 157)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/lcd_ili9341.c":323:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 175 35 27 2 (set (reg/f:SI 200)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 175 28 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 150) 0)) "../System/lcd_ili9341.c":322:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 28 27 37 2 (debug_marker) "../System/lcd_ili9341.c":323:2 -1
     (nil))
(insn 37 28 38 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":323:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 41 40 50 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 50 41 42 3 66 (nil) [1 uses])
(note 42 50 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 49 42 43 3 NOTE_INSN_DELETED)
(debug_insn 43 49 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 47 44 51 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 51 47 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 52 51 53 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 50)
(note 53 52 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 81 53 54 4 NOTE_INSN_DELETED)
(debug_insn 54 81 55 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:HI address (const_int 42 [0x2a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 164)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 4 (set (reg:SI 166)
        (const_int 42 [0x2a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 4 (set (mem/v:HI (reg/f:SI 164) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 166) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 66 65 67 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../System/lcd_ili9341.c":325:2 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/lcd_ili9341.c":325:2 7 {*arm_addsi3}
     (nil))
(insn 71 70 72 4 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 73 72 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":325:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":328:2 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:HI command (const_int 43 [0x2b])) "../System/lcd_ili9341.c":328:10 -1
     (nil))
(debug_insn 76 75 86 4 (debug_marker) "../System/lcd_ili9341.c":329:2 -1
     (nil))
(insn 86 76 77 4 (set (reg:SI 172)
        (plus:SI (reg/v:SI 143 [ Height ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ Height ])
        (nil)))
(insn 77 86 79 4 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 141 [ Ypos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":329:40 147 {*arm_shiftsi3}
     (nil))
(insn 79 77 80 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":329:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 80 79 82 4 (debug_marker) "../System/lcd_ili9341.c":330:2 -1
     (nil))
(insn 82 80 84 4 (set (reg:SI 170 [ _15 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 141 [ Ypos ]) 0))) "../System/lcd_ili9341.c":330:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 170 [ _15 ]) 0)) "../System/lcd_ili9341.c":330:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _15 ])
        (nil)))
(debug_insn 85 84 87 4 (debug_marker) "../System/lcd_ili9341.c":331:2 -1
     (nil))
(insn 87 85 95 4 (set (reg:SI 173)
        (plus:SI (reg:SI 172)
            (reg/v:SI 141 [ Ypos ]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (nil))
(insn 95 87 88 4 (set (reg:SI 179)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 141 [ Ypos ]) 0))
            (reg:SI 172))) "../System/lcd_ili9341.c":332:50 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/v:SI 141 [ Ypos ])
            (nil))))
(insn 88 95 98 4 (set (reg:SI 174)
        (lshiftrt:SI (reg:SI 173)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":331:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 98 88 90 4 (set (reg:SI 181)
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/lcd_ili9341.c":332:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 90 98 91 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) "../System/lcd_ili9341.c":331:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 91 90 100 4 (debug_marker) "../System/lcd_ili9341.c":332:2 -1
     (nil))
(insn 100 91 101 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 181) 0)) "../System/lcd_ili9341.c":332:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 101 100 102 4 (debug_marker) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 103 102 112 4 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 112 103 104 5 67 (nil) [1 uses])
(note 104 112 111 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 111 104 105 5 NOTE_INSN_DELETED)
(debug_insn 105 111 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 109 106 113 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 113 109 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 114 113 115 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 112)
(note 115 114 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 6 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 6 (var_location:HI address (const_int 43 [0x2b])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 119 118 120 6 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 120 119 121 6 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 121 120 122 6 (set (reg/f:SI 188)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 124 6 (set (reg:SI 190)
        (const_int 43 [0x2b])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 122 125 6 (set (mem/v:HI (reg/f:SI 188) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 190) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 125 124 126 6 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 126 125 127 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 127 126 128 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 128 127 129 6 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 130 129 131 6 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 131 130 133 6 (debug_marker) "../System/lcd_ili9341.c":334:2 -1
     (nil))
(insn 133 131 134 6 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 6 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(call_insn 135 134 136 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":334:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 136 135 137 6 (debug_marker) "../System/lcd_ili9341.c":337:2 -1
     (nil))
(debug_insn 137 136 138 6 (var_location:HI command (const_int 44 [0x2c])) "../System/lcd_ili9341.c":337:10 -1
     (nil))
(debug_insn 138 137 139 6 (debug_marker) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 139 138 140 6 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 140 139 149 6 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 149 140 141 7 68 (nil) [1 uses])
(note 141 149 148 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 148 141 142 7 NOTE_INSN_DELETED)
(debug_insn 142 148 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 146 143 150 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 150 146 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 151 150 152 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 149)
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 155 154 156 8 (var_location:HI address (const_int 44 [0x2c])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 156 155 157 8 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 157 156 158 8 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 158 157 159 8 (set (reg/f:SI 196)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 161 8 (set (reg:SI 198)
        (const_int 44 [0x2c])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 159 162 8 (set (mem/v:HI (reg/f:SI 196) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 198) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (nil))))
(debug_insn 162 161 163 8 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 163 162 164 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 164 163 165 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 165 164 166 8 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 166 165 167 8 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 167 166 168 8 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 168 167 187 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 187 168 0 NOTE_INSN_DELETED)

;; Function ILI9341_Init (ILI9341_Init, funcdef_no=338, decl_uid=10016, cgraph_uid=342, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r200 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r199 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r198 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:106540 VFP_LO_REGS:106540 ALL_REGS:106540 MEM:70550
  r197 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4840 VFP_LO_REGS:4840 ALL_REGS:4840 MEM:2750
  r196 costs: LO_REGS:1320 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:10120 VFP_LO_REGS:10120 ALL_REGS:10120 MEM:6820
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r192 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r187 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r166 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r128 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r127 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r126 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:7700 VFP_LO_REGS:7700 ALL_REGS:7700 MEM:4510
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r124 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r123 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r122 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r117 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r115 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100


Pass 1 for finding pseudo/allocno costs

    r200: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r199: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r200 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r199 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r198 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:106650 VFP_LO_REGS:106650 ALL_REGS:106650 MEM:71100
  r197 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r196 costs: GENERAL_REGS:1320 VFP_D0_D7_REGS:18370 VFP_LO_REGS:18370 ALL_REGS:10120 MEM:12320
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r192 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r187 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r182 costs: GENERAL_REGS:0 MEM:30000
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r172 costs: GENERAL_REGS:0 MEM:30000
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r166 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r161 costs: GENERAL_REGS:0 MEM:30000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r133 costs: GENERAL_REGS:0 MEM:30000
  r128 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r127 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r126 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:8250 VFP_LO_REGS:8250 ALL_REGS:8250 MEM:5500
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r124 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r123 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r122 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:18300 VFP_LO_REGS:18300 ALL_REGS:16650 MEM:12200
  r117 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:18300 VFP_LO_REGS:18300 ALL_REGS:16650 MEM:12200
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r115 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:18300 VFP_LO_REGS:18300 ALL_REGS:16650 MEM:12200

;;   ======================================================
;;   -- basic block 2 from 386 to 362 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 387 r200=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 r127=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r126=r200                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 loc 0x36                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 386 r199=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 r128=[r126*0x4+r127]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 362 r198=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   2 r125=r199                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  22 [sfp-0xc]=r128#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  24 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 11
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 28 to 37 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r133=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r122=zxn(r133#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 cc=cmp(r133,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  37 pc={(cc!=0)?L35:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 28
;;   new tail = 37

;;   ======================================================
;;   -- basic block 4 from 39 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 loc 0x36                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r134=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 r136=0x36                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  47 [r134]=r136#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  53 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 r196=sfp-0xc                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 r1=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  57 r0=r196                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  58 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  61 {pc={(r126==0)?L65:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 39
;;   new tail = 61

;;   ======================================================
;;   -- basic block 5 from 63 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 cc=cmp(r126,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 pc={(cc!=0)?L75:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 63
;;   new tail = 64

;;   ======================================================
;;   -- basic block 6 from 67 to 388 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r197=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r123=0xf0                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r124=0x140                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 r139=0xf000000140                       :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 [r197]=r139                             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 388 pc=L83                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 67
;;   new tail = 388

;;   ======================================================
;;   -- basic block 7 from 77 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r197=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r123=0x140                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r124=0xf0                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 r141=0x140000000f0                      :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  81 [r197]=r141                             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 77
;;   new tail = 82

;;   ======================================================
;;   -- basic block 8 from 85 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 [r197+0x8]=r126                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 r3=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 r2=r124                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  94 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 r0=r1                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  98 loc 0x11                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 85
;;   new tail = 102

;;   ======================================================
;;   -- basic block 9 from 104 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 r146=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 cc=cmp(r146,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 113 pc={(cc!=0)?L111:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 104
;;   new tail = 113

;;   ======================================================
;;   -- basic block 10 from 115 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 loc 0x11                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r147=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 r149=0x11                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 123 [r147]=r149#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 128 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 129 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 131 r0=0xc8                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 134 loc 0x13                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 136 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 115
;;   new tail = 137

;;   ======================================================
;;   -- basic block 11 from 139 to 148 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 r153=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 cc=cmp(r153,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 148 pc={(cc!=0)?L146:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 148

;;   ======================================================
;;   -- basic block 12 from 150 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 loc 0x13                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 r154=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 156 r156=0x13                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 158 [r154]=r156#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 162 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 163 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 164 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 166 r0=0x64                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 169 loc 0x3a                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 172 [sfp-0xc]=r125#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 174 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 150
;;   new tail = 175

;;   ======================================================
;;   -- basic block 13 from 177 to 186 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 r161=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 183 r117=zxn(r161#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 185 cc=cmp(r161,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 186 pc={(cc!=0)?L184:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 177
;;   new tail = 186

;;   ======================================================
;;   -- basic block 14 from 188 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 loc 0x3a                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 r162=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 194 r164=0x3a                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 196 [r162]=r164#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 200 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 201 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 202 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 205 r1=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 206 r0=r196                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 207 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 209 r0=0x64                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 210 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 212 loc 0xf6                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 215 r166=0x49                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 218 r168=0x20                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 216 [sfp-0xc]=r166                          :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 220 [sfp-0x8]=r168#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 222 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 188
;;   new tail = 223

;;   ======================================================
;;   -- basic block 15 from 225 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 r172=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 231 r116=zxn(r172#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 233 cc=cmp(r172,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 234 pc={(cc!=0)?L232:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 225
;;   new tail = 234

;;   ======================================================
;;   -- basic block 16 from 236 to 264 -- before reload
;;   ======================================================

;;	  0--> b  0: i 236 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 loc 0xf6                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 241 r173=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 242 r175=0xf6                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 244 [r173]=r175#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 245 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 248 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 249 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 250 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 251 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 253 r1=0x3                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 254 r0=r196                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 255 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 257 loc 0x35                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 261 [sfp-0xc]=r116#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 263 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 236
;;   new tail = 264

;;   ======================================================
;;   -- basic block 17 from 266 to 275 -- before reload
;;   ======================================================

;;	  0--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 270 r182=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 272 r115=zxn(r182#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 274 cc=cmp(r182,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 275 pc={(cc!=0)?L273:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 266
;;   new tail = 275

;;   ======================================================
;;   -- basic block 18 from 277 to 308 -- before reload
;;   ======================================================

;;	  0--> b  0: i 277 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 loc 0x35                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 280 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 281 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 282 r183=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 283 r185=0x35                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 285 [r183]=r185#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 286 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 289 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 290 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 291 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 292 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 294 r1=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 295 r0=r196                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 296 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 297 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 298 r0=0x64                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 299 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 300 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 301 loc 0x44                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 302 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 303 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 304 r187=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 305 [sfp-0xc]=r187                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 307 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 308 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 277
;;   new tail = 308

;;   ======================================================
;;   -- basic block 19 from 310 to 319 -- before reload
;;   ======================================================

;;	  0--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 311 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 314 r191=zxn([r198+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 318 cc=cmp(r191,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 319 pc={(cc!=0)?L317:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 310
;;   new tail = 319

;;   ======================================================
;;   -- basic block 20 from 321 to 344 -- before reload
;;   ======================================================

;;	  0--> b  0: i 321 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 322 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 323 loc 0x44                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 324 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 326 r192=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 327 r194=0x44                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 329 [r192]=r194#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 330 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 331 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 333 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 334 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 335 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 336 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 338 r1=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 339 r0=r196                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 340 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 341 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 342 r0=0x64                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 343 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 344 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 321
;;   new tail = 344


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,8u} r101={11d} r102={1d,27u,5e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,2u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,2u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,2u} r173={1d,1u} r175={1d,1u} r182={1d,2u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 1182{988d,188u,6e} in 272{261 regular + 11 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/lcd_ili9341.c":349:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd_ili9341.c":350:2 -1
     (nil))
(debug_insn 13 12 387 2 (debug_marker) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(insn 387 13 19 2 (set (reg:SI 200)
        (reg:SI 1 r1 [ orientation ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ orientation ])
        (nil)))
(insn 19 387 3 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 19 14 2 (set (reg/v:SI 126 [ orientation ])
        (reg:SI 200)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI orientation (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":282:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 18 17 386 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 386 18 20 2 (set (reg:SI 199)
        (reg:SI 0 r0 [ color_space ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ color_space ])
        (nil)))
(insn 20 386 362 2 (set (reg:SI 128 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 127)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 362 20 2 2 (set (reg/f:SI 198)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 362 22 2 (set (reg/v:SI 125 [ color_space ])
        (reg:SI 199)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 22 2 23 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(short unsigned int *)_63]+0 S2 A32])
        (subreg:HI (reg:SI 128 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 26 25 35 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 35 26 27 3 76 (nil) [1 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 37 36 38 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 35)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 35)
(note 38 37 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 60 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 60 40 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 134)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 136)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 4 (set (mem/v:HI (reg/f:SI 134) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 51 50 52 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 52 51 53 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 53 52 54 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 55 54 56 4 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 56 55 57 4 (set (reg:SI 1 r1)
        (reg:SI 122 [ _46 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 57 56 58 4 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 58 57 59 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 61 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(jump_insn 61 59 62 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 126 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 65)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 75)
(code_label 65 64 66 6 77 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 69 68 5 6 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 69 6 6 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 70 6 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 6 71 6 (set (reg:DI 139)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 6 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 139)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(debug_insn 72 71 388 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(jump_insn 388 72 389 6 (set (pc)
        (label_ref 83)) "../System/lcd_ili9341.c":295:3 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 389 388 75)
(code_label 75 389 76 7 78 (nil) [1 uses])
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 79 78 7 7 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 79 8 7 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 80 7 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 8 81 7 (set (reg:DI 141)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 81 80 82 7 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 141)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 83 82 84 8 79 (nil) [1 uses])
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 87 85 88 8 (set (mem/c:SI (plus:SI (reg/f:SI 197)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 126 [ orientation ])
            (nil))))
(debug_insn 88 87 89 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI orientation (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:HI parameter (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/lcd_ili9341.c":353:2 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 3 r3)
        (reg:SI 123 [ prephitmp_59 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ prephitmp_59 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 2 r2)
        (reg:SI 124 [ prephitmp_60 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_60 ])
        (nil)))
(insn 94 93 95 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 8 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 96 95 97 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":353:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 97 96 98 8 (debug_marker) "../System/lcd_ili9341.c":356:2 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:HI command (const_int 17 [0x11])) "../System/lcd_ili9341.c":356:10 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 100 99 101 8 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 102 101 111 8 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 111 102 103 9 80 (nil) [1 uses])
(note 103 111 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 110 103 104 9 NOTE_INSN_DELETED)
(debug_insn 104 110 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 108 105 112 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 112 108 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 113 112 114 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 111)
(note 114 113 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 10 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:HI address (const_int 17 [0x11])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 119 118 120 10 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 120 119 121 10 (set (reg/f:SI 147)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 10 (set (reg:SI 149)
        (const_int 17 [0x11])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 121 124 10 (set (mem/v:HI (reg/f:SI 147) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 149) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 124 123 125 10 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 127 126 128 10 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../System/lcd_ili9341.c":358:2 -1
     (nil))
(insn 131 130 132 10 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) "../System/lcd_ili9341.c":358:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 131 133 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":358:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 133 132 134 10 (debug_marker) "../System/lcd_ili9341.c":361:2 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:HI command (const_int 19 [0x13])) "../System/lcd_ili9341.c":361:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 137 136 146 10 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 146 137 138 11 81 (nil) [1 uses])
(note 138 146 145 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 145 138 139 11 NOTE_INSN_DELETED)
(debug_insn 139 145 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 143 140 147 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 147 143 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 148 147 149 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 146)
(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 12 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 151 150 152 12 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:HI address (const_int 19 [0x13])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 153 152 154 12 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 154 153 155 12 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 155 154 156 12 (set (reg/f:SI 154)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 158 12 (set (reg:SI 156)
        (const_int 19 [0x13])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 12 (set (mem/v:HI (reg/f:SI 154) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 156) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 162 161 163 12 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 164 163 165 12 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../System/lcd_ili9341.c":363:2 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":363:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 167 166 168 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":363:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 168 167 169 12 (debug_marker) "../System/lcd_ili9341.c":366:2 -1
     (nil))
(debug_insn 169 168 170 12 (var_location:HI command (const_int 58 [0x3a])) "../System/lcd_ili9341.c":366:10 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../System/lcd_ili9341.c":367:2 -1
     (nil))
(insn 172 170 173 12 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg/v:SI 125 [ color_space ]) 0)) "../System/lcd_ili9341.c":367:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color_space ])
        (nil)))
(debug_insn 173 172 174 12 (debug_marker) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 174 173 175 12 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 175 174 184 12 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 184 175 176 13 82 (nil) [1 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 186 185 187 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 184)
(note 187 186 188 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 14 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 190 189 191 14 (var_location:HI address (const_int 58 [0x3a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 193 192 194 14 (set (reg/f:SI 162)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 196 14 (set (reg:SI 164)
        (const_int 58 [0x3a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 194 197 14 (set (mem/v:HI (reg/f:SI 162) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 164) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 197 196 198 14 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 198 197 199 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 199 198 200 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 200 199 201 14 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 201 200 202 14 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 202 201 203 14 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 203 202 205 14 (debug_marker) "../System/lcd_ili9341.c":369:2 -1
     (nil))
(insn 205 203 206 14 (set (reg:SI 1 r1)
        (reg:SI 117 [ _29 ])) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 206 205 207 14 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 207 206 208 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":369:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 14 (debug_marker) "../System/lcd_ili9341.c":370:2 -1
     (nil))
(insn 209 208 210 14 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 210 209 211 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 211 210 212 14 (debug_marker) "../System/lcd_ili9341.c":373:2 -1
     (nil))
(debug_insn 212 211 213 14 (var_location:HI command (const_int 246 [0xf6])) "../System/lcd_ili9341.c":373:10 -1
     (nil))
(debug_insn 213 212 214 14 (debug_marker) "../System/lcd_ili9341.c":374:2 -1
     (nil))
(debug_insn 214 213 215 14 (debug_marker) "../System/lcd_ili9341.c":375:2 -1
     (nil))
(insn 215 214 218 14 (set (reg:SI 166)
        (const_int 73 [0x49])) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 215 216 14 (set (reg:SI 168)
        (const_int 32 [0x20])) "../System/lcd_ili9341.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 218 217 14 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 166)) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 217 216 220 14 (debug_marker) "../System/lcd_ili9341.c":376:2 -1
     (nil))
(insn 220 217 221 14 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(ILI9341_Data_t[5] *)_63][2]+0 S2 A32])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":376:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 221 220 222 14 (debug_marker) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 222 221 223 14 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 223 222 232 14 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 232 223 224 15 83 (nil) [1 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 234 233 235 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 232)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 232)
(note 235 234 236 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 16 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 237 236 238 16 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 238 237 239 16 (var_location:HI address (const_int 246 [0xf6])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 239 238 240 16 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 240 239 241 16 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 241 240 242 16 (set (reg/f:SI 173)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 244 16 (set (reg:SI 175)
        (const_int 246 [0xf6])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 242 245 16 (set (mem/v:HI (reg/f:SI 173) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(debug_insn 245 244 246 16 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 246 245 247 16 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 247 246 248 16 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 248 247 249 16 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 250 249 251 16 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 251 250 253 16 (debug_marker) "../System/lcd_ili9341.c":378:2 -1
     (nil))
(insn 253 251 254 16 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 16 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 255 254 256 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":378:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 256 255 257 16 (debug_marker) "../System/lcd_ili9341.c":381:2 -1
     (nil))
(debug_insn 257 256 258 16 (var_location:HI command (const_int 53 [0x35])) "../System/lcd_ili9341.c":381:10 -1
     (nil))
(debug_insn 258 257 261 16 (debug_marker) "../System/lcd_ili9341.c":382:2 -1
     (nil))
(insn 261 258 262 16 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg:SI 116 [ _28 ]) 0)) "../System/lcd_ili9341.c":382:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _28 ])
        (nil)))
(debug_insn 262 261 263 16 (debug_marker) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 263 262 264 16 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 264 263 273 16 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 273 264 265 17 84 (nil) [1 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 275 274 276 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 273)
(note 276 275 277 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 18 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 278 277 279 18 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 279 278 280 18 (var_location:HI address (const_int 53 [0x35])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 280 279 281 18 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 281 280 282 18 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 282 281 283 18 (set (reg/f:SI 183)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 285 18 (set (reg:SI 185)
        (const_int 53 [0x35])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 283 286 18 (set (mem/v:HI (reg/f:SI 183) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 185) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(debug_insn 286 285 287 18 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 287 286 288 18 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 288 287 289 18 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 289 288 290 18 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 290 289 291 18 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 291 290 292 18 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 292 291 294 18 (debug_marker) "../System/lcd_ili9341.c":384:2 -1
     (nil))
(insn 294 292 295 18 (set (reg:SI 1 r1)
        (reg:SI 115 [ _27 ])) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 295 294 296 18 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 296 295 297 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":384:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 297 296 298 18 (debug_marker) "../System/lcd_ili9341.c":385:2 -1
     (nil))
(insn 298 297 299 18 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 299 298 300 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 300 299 301 18 (debug_marker) "../System/lcd_ili9341.c":388:2 -1
     (nil))
(debug_insn 301 300 302 18 (var_location:HI command (const_int 68 [0x44])) "../System/lcd_ili9341.c":388:10 -1
     (nil))
(debug_insn 302 301 303 18 (debug_marker) "../System/lcd_ili9341.c":389:2 -1
     (nil))
(debug_insn 303 302 304 18 (debug_marker) "../System/lcd_ili9341.c":390:2 -1
     (nil))
(insn 304 303 305 18 (set (reg:SI 187)
        (const_int 0 [0])) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 18 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 187)) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 306 305 307 18 (debug_marker) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 307 306 308 18 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 308 307 317 18 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 317 308 309 19 85 (nil) [1 uses])
(note 309 317 316 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 316 309 310 19 NOTE_INSN_DELETED)
(debug_insn 310 316 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 314 311 318 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 318 314 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 319 318 320 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 317)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 317)
(note 320 319 321 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 20 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 322 321 323 20 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 323 322 324 20 (var_location:HI address (const_int 68 [0x44])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 324 323 325 20 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 325 324 326 20 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 326 325 327 20 (set (reg/f:SI 192)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 329 20 (set (reg:SI 194)
        (const_int 68 [0x44])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 327 330 20 (set (mem/v:HI (reg/f:SI 192) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(debug_insn 330 329 331 20 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 331 330 332 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 332 331 333 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 333 332 334 20 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 334 333 335 20 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 335 334 336 20 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 336 335 338 20 (debug_marker) "../System/lcd_ili9341.c":392:2 -1
     (nil))
(insn 338 336 339 20 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 20 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 340 339 341 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":392:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 341 340 342 20 (debug_marker) "../System/lcd_ili9341.c":393:2 -1
     (nil))
(insn 342 341 343 20 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":393:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":393:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 344 343 390 20 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 390 344 0 NOTE_INSN_DELETED)

;; Function ILI9341_WaitTransfer (ILI9341_WaitTransfer, funcdef_no=339, decl_uid=10017, cgraph_uid=343, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r0=0x32                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 {call [`HAL_Delay'];return;use 0;}      :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 7


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":401:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 50 [0x32])) "../System/lcd_ili9341.c":401:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd_ili9341.c":401:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 8 7 0)

;; Function ILI9341_DisplayOn (ILI9341_DisplayOn, funcdef_no=340, decl_uid=10018, cgraph_uid=344, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 loc 0x29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r121=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 42

;;   ======================================================
;;   -- basic block 3 from 12 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r117=zxn([r121+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 cc=cmp(r117,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 pc={(cc!=0)?L19:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 12
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 23 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 loc 0x29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r118=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r120=0x29                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 [r118]=r120#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  37 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 23
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":407:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 41 [0x29])) "../System/lcd_ili9341.c":407:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 19 42 11 3 101 (nil) [1 uses])
(note 11 19 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 18 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 20 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 16 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 41 [0x29])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 41 [0x29])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 38 37 45 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 45 38 0 NOTE_INSN_DELETED)

;; Function ILI9341_DisplayOff (ILI9341_DisplayOff, funcdef_no=341, decl_uid=10019, cgraph_uid=345, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 loc 0x28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r121=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 42

;;   ======================================================
;;   -- basic block 3 from 12 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r117=zxn([r121+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 cc=cmp(r117,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 pc={(cc!=0)?L19:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 12
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 23 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 loc 0x28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r118=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r120=0x28                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 [r118]=r120#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  37 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 23
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":414:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 40 [0x28])) "../System/lcd_ili9341.c":414:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 19 42 11 3 106 (nil) [1 uses])
(note 11 19 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 18 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 20 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 16 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 40 [0x28])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 40 [0x28])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 38 37 45 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 45 38 0 NOTE_INSN_DELETED)

;; Function ILI9341_InvertDisplay (ILI9341_InvertDisplay, funcdef_no=342, decl_uid=10021, cgraph_uid=346, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200

;;   ======================================================
;;   -- basic block 2 from 59 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 cc=cmp(r123,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r122=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 r113={(cc!=0)?0x21:0x20}                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 8
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r119=zxn([r122+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 cc=cmp(r119,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 pc={(cc!=0)?L28:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 21
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r120=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 [r120]=r113#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  45 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  46 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 32
;;   new tail = 46


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":421:2 -1
     (nil))
(debug_insn 9 8 59 2 (debug_marker) "../System/lcd_ili9341.c":423:2 -1
     (nil))
(insn 59 9 55 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ invert ])) "../System/lcd_ili9341.c":420:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ invert ])
        (nil)))
(insn 55 59 54 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":423:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 54 55 56 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 15 2 (set (reg:SI 113 [ iftmp.1_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 33 [0x21])
            (const_int 32 [0x20]))) "../System/lcd_ili9341.c":423:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":423:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 28 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 28 19 20 3 112 (nil) [1 uses])
(note 20 28 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 27 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 29 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 25 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.1_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 46 45 60 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 60 46 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetSleep (ILI9341_SetSleep, funcdef_no=343, decl_uid=10023, cgraph_uid=347, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r122 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200

;;   ======================================================
;;   -- basic block 2 from 59 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 cc=cmp(r123,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r122=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 r113={(cc!=0)?0x10:0x11}                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 8
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r119=zxn([r122+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 cc=cmp(r119,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 pc={(cc!=0)?L28:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 21
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r120=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 [r120]=r113#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  45 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  46 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 32
;;   new tail = 46


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":430:2 -1
     (nil))
(debug_insn 9 8 59 2 (debug_marker) "../System/lcd_ili9341.c":432:2 -1
     (nil))
(insn 59 9 55 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ state ])) "../System/lcd_ili9341.c":429:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ state ])
        (nil)))
(insn 55 59 54 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":432:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 54 55 56 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 15 2 (set (reg:SI 113 [ iftmp.2_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 16 [0x10])
            (const_int 17 [0x11]))) "../System/lcd_ili9341.c":432:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":432:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 28 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 28 19 20 3 119 (nil) [1 uses])
(note 20 28 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 27 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 29 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 25 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.2_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 46 45 60 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 60 46 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetScrollArea (ILI9341_SetScrollArea, funcdef_no=344, decl_uid=10026, cgraph_uid=348, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r161 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r160 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r159 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2310
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2310
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2310
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2420


Pass 1 for finding pseudo/allocno costs

    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r161 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r160 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r159 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r143 costs: GENERAL_REGS:0 MEM:3300
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r135 costs: GENERAL_REGS:0 MEM:3300
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r129 costs: GENERAL_REGS:0 MEM:4400

;;   ======================================================
;;   -- basic block 2 from 86 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0x33                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r160=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 r161=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r129=r160                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r130=r161                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 r135=r130-r129                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 r143=0x140-r130                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 r131=r129 0>>0x8                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r133=zxn(r129#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 r136=r135>>0x8                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  28 r140=zxn(r135#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  14 [sfp-0xc]=r131#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 [sfp-0xa]=r133#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  23 [sfp-0x8]=r136#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  33 r144=r143 0>>0x8                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  40 r148=zxn(r143#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  83 r159=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  30 [sfp-0x6]=r140#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  35 [sfp-0x4]=r144#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  42 [sfp-0x2]=r148#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  44 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 7
;;   new tail = 46

;;   ======================================================
;;   -- basic block 3 from 48 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r154=zxn([r159+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 cc=cmp(r154,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 pc={(cc!=0)?L55:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 57

;;   ======================================================
;;   -- basic block 4 from 59 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 loc 0x33                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r155=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 r157=0x33                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 [r155]=r157#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  76 r1=0x6                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 r0=sfp-0xc                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  78 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  79 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 59
;;   new tail = 79


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 174{125d,49u,0e} in 57{56 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":443:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":444:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":448:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 51 [0x33])) "../System/lcd_ili9341.c":448:10 -1
     (nil))
(debug_insn 11 10 86 2 (debug_marker) "../System/lcd_ili9341.c":449:2 -1
     (nil))
(insn 86 11 87 2 (set (reg:SI 160)
        (reg:SI 0 r0 [ start_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ start_pos ])
        (nil)))
(insn 87 86 2 2 (set (reg:SI 161)
        (reg:SI 1 r1 [ end_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ end_pos ])
        (nil)))
(insn 2 87 3 2 (set (reg/v:SI 129 [ start_pos ])
        (reg:SI 160)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 3 2 20 2 (set (reg/v:SI 130 [ end_pos ])
        (reg:SI 161)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 20 3 32 2 (set (reg:SI 135)
        (minus:SI (reg/v:SI 130 [ end_pos ])
            (reg/v:SI 129 [ start_pos ]))) "../System/lcd_ili9341.c":451:43 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ start_pos ])
        (nil)))
(insn 32 20 12 2 (set (reg:SI 143)
        (minus:SI (const_int 320 [0x140])
            (reg/v:SI 130 [ end_pos ]))) "../System/lcd_ili9341.c":453:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ end_pos ])
        (nil)))
(insn 12 32 16 2 (set (reg:SI 131)
        (lshiftrt:SI (reg/v:SI 129 [ start_pos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":449:17 147 {*arm_shiftsi3}
     (nil))
(insn 16 12 21 2 (set (reg:SI 133 [ start_pos ])
        (zero_extend:SI (subreg:QI (reg/v:SI 129 [ start_pos ]) 0))) "../System/lcd_ili9341.c":450:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 16 28 2 (set (reg:SI 136)
        (ashiftrt:SI (reg:SI 135)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":451:56 147 {*arm_shiftsi3}
     (nil))
(insn 28 21 14 2 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/lcd_ili9341.c":452:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 14 28 15 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 parameter[0]+0 S2 A32])
        (subreg:HI (reg:SI 131) 0)) "../System/lcd_ili9341.c":449:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 15 14 18 2 (debug_marker) "../System/lcd_ili9341.c":450:2 -1
     (nil))
(insn 18 15 19 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 133 [ start_pos ]) 0)) "../System/lcd_ili9341.c":450:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ start_pos ])
        (nil)))
(debug_insn 19 18 23 2 (debug_marker) "../System/lcd_ili9341.c":451:2 -1
     (nil))
(insn 23 19 24 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":451:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 24 23 33 2 (debug_marker) "../System/lcd_ili9341.c":452:2 -1
     (nil))
(insn 33 24 40 2 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 143)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":453:61 147 {*arm_shiftsi3}
     (nil))
(insn 40 33 83 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/lcd_ili9341.c":454:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 83 40 30 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 83 31 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) "../System/lcd_ili9341.c":452:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 31 30 35 2 (debug_marker) "../System/lcd_ili9341.c":453:2 -1
     (nil))
(insn 35 31 36 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[4]+0 S2 A32])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":453:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 36 35 42 2 (debug_marker) "../System/lcd_ili9341.c":454:2 -1
     (nil))
(insn 42 36 43 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[5]+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) "../System/lcd_ili9341.c":454:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 43 42 44 2 (debug_marker) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 46 45 55 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 55 46 47 3 125 (nil) [1 uses])
(note 47 55 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 54 47 48 3 NOTE_INSN_DELETED)
(debug_insn 48 54 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 52 49 56 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 52 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 57 56 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(note 58 57 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 58 59 4 NOTE_INSN_DELETED)
(debug_insn 59 75 60 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:HI address (const_int 51 [0x33])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 155)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 4 (set (reg:SI 157)
        (const_int 51 [0x33])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 4 (set (mem/v:HI (reg/f:SI 155) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(debug_insn 68 67 69 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 71 70 72 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 72 71 73 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 73 72 74 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 74 73 76 4 (debug_marker) "../System/lcd_ili9341.c":456:2 -1
     (nil))
(insn 76 74 77 4 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":456:2 7 {*arm_addsi3}
     (nil))
(call_insn 78 77 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":456:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 79 78 88 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 88 79 0 NOTE_INSN_DELETED)

;; Function ILI9341_ScrollScreen (ILI9341_ScrollScreen, funcdef_no=345, decl_uid=10029, cgraph_uid=349, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


ILI9341_ScrollScreen

Dataflow summary:
def_info->table_size = 127, use_info->table_size = 56
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,10u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r120={1d,3u} r124={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 171{122d,49u,0e} in 50{49 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 141 142
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120 141 142
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114

( 4 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  gen 	 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 136 138
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 86 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 55 to worklist
  Adding insn 50 to worklist
  Adding insn 76 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
  Adding insn 54 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
  Adding insn 81 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
  Adding insn 20 to worklist
  Adding insn 17 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 85 to worklist
  Adding insn 2 to worklist
  Adding insn 84 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 9 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r142 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r141 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r140 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16540 VFP_LO_REGS:16540 ALL_REGS:16540 MEM:10550
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1155
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1265
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200


Pass 1 for finding pseudo/allocno costs

    r142: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r142 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r141 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r140 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: GENERAL_REGS:0 MEM:1650
  r120 costs: GENERAL_REGS:0 MEM:2750
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200

;;   ======================================================
;;   -- basic block 2 from 84 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0x37                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 r141=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 r142=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r120=r141                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 {pc={(r142!=0)?L23:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 7
;;   new tail = 13

;;   ======================================================
;;   -- basic block 3 from 15 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 r113=r120 0>>0x8                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 r114=zxn(r120#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  86 pc=L35                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 15
;;   new tail = 86

;;   ======================================================
;;   -- basic block 4 from 25 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r124=0xf0-r120                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 r113=zxt(r124,0x10,0x8)                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r114=zxn(r124#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 34

;;   ======================================================
;;   -- basic block 5 from 38 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 r140=`hdma_memtomem_dma1_channel2'      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 [sfp-0x2]=r114#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 [sfp-0x4]=r113#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 81
;;   new tail = 44

;;   ======================================================
;;   -- basic block 6 from 46 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 r135=zxn([r140+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 pc={(cc!=0)?L53:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 55

;;   ======================================================
;;   -- basic block 7 from 57 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 loc 0x37                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r136=0x60000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r138=0x37                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 [r136]=r138#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 {asm_operands;clobber [scratch];}       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 r1=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 r0=sfp-0x4                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  76 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  77 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 57
;;   new tail = 77


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,10u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r120={1d,3u} r124={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 171{122d,49u,0e} in 50{49 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 12 8 2 (debug_marker) "../System/lcd_ili9341.c":466:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":467:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":469:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 55 [0x37])) "../System/lcd_ili9341.c":469:10 -1
     (nil))
(debug_insn 11 10 84 2 (debug_marker) "../System/lcd_ili9341.c":471:2 -1
     (nil))
(insn 84 11 85 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ position ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ position ])
        (nil)))
(insn 85 84 2 2 (set (reg:SI 142)
        (reg:SI 1 r1 [ direction ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ direction ])
        (nil)))
(insn 2 85 13 2 (set (reg/v:SI 120 [ position ])
        (reg:SI 141)) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 13 2 14 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 142)
                        (const_int 0 [0]))
                    (label_ref 23)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":471:4 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 23)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 14 19 3 NOTE_INSN_DELETED)
(note 19 16 15 3 NOTE_INSN_DELETED)
(debug_insn 15 19 17 3 (debug_marker) "../System/lcd_ili9341.c":472:3 -1
     (nil))
(insn 17 15 18 3 (set (reg:SI 113 [ _1 ])
        (lshiftrt:SI (reg/v:SI 120 [ position ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":472:18 147 {*arm_shiftsi3}
     (nil))
(debug_insn 18 17 20 3 (debug_marker) "../System/lcd_ili9341.c":473:3 -1
     (nil))
(insn 20 18 86 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 120 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(jump_insn 86 20 87 3 (set (pc)
        (label_ref 35)) 284 {*arm_jump}
     (nil)
 -> 35)
(barrier 87 86 23)
(code_label 23 87 24 4 131 (nil) [1 uses])
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 27 24 33 4 NOTE_INSN_DELETED)
(note 33 27 25 4 NOTE_INSN_DELETED)
(debug_insn 25 33 26 4 (debug_marker) "../System/lcd_ili9341.c":475:3 -1
     (nil))
(insn 26 25 28 4 (set (reg:SI 124)
        (minus:SI (const_int 240 [0xf0])
            (reg/v:SI 120 [ position ]))) "../System/lcd_ili9341.c":475:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 28 26 29 4 (set (reg:SI 113 [ _1 ])
        (zero_extract:SI (reg:SI 124)
            (const_int 16 [0x10])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":475:18 161 {extzv_t2}
     (nil))
(debug_insn 29 28 34 4 (debug_marker) "../System/lcd_ili9341.c":476:3 -1
     (nil))
(insn 34 29 35 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/lcd_ili9341.c":476:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(code_label 35 34 36 5 132 (nil) [1 uses])
(note 36 35 81 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 81 36 38 5 (set (reg/f:SI 140)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 81 40 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[1]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 38 41 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[0]+0 S2 A32])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 44 43 53 5 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 53 44 45 6 133 (nil) [1 uses])
(note 45 53 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 52 45 46 6 NOTE_INSN_DELETED)
(debug_insn 46 52 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 50 47 54 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 50 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
(note 56 55 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 73 56 57 7 NOTE_INSN_DELETED)
(debug_insn 57 73 58 7 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:HI address (const_int 55 [0x37])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 62 61 63 7 (set (reg/f:SI 136)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 65 7 (set (reg:SI 138)
        (const_int 55 [0x37])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 7 (set (mem/v:HI (reg/f:SI 136) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 138) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 66 65 67 7 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 69 68 70 7 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 72 71 74 7 (debug_marker) "../System/lcd_ili9341.c":480:2 -1
     (nil))
(insn 74 72 75 7 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd_ili9341.c":480:2 7 {*arm_addsi3}
     (nil))
(call_insn 76 75 77 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":480:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 77 76 88 7 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 88 77 0 NOTE_INSN_DELETED)

;; Function ILI9341_GetParam (ILI9341_GetParam, funcdef_no=346, decl_uid=10031, cgraph_uid=350, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


ILI9341_GetParam

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 43
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,2u} 
;;    total ref usage 79{36d,43u,0e} in 30{30 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 7 4 5 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 7 5 3 4 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(0){ }u40(7){ }u41(13){ }u42(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 59 to worklist
  Adding insn 61 to worklist
  Adding insn 63 to worklist
  Adding insn 65 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 51 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 4 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 5 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 58 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:5800 VFP_LO_REGS:5800 ALL_REGS:5800 MEM:3000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:5800 VFP_LO_REGS:5800 ALL_REGS:5800 MEM:3000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:5800 VFP_LO_REGS:5800 ALL_REGS:5800 MEM:3000
  r113 costs: LO_REGS:2000 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:27514 VFP_LO_REGS:27514 ALL_REGS:27514 MEM:17255


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:2000 HI_REGS:5200 CALLER_SAVE_REGS:5200 EVEN_REG:5200 GENERAL_REGS:3200 VFP_D0_D7_REGS:42765 VFP_LO_REGS:42765 ALL_REGS:27765 MEM:28510

;;   ======================================================
;;   -- basic block 2 from 58 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 {pc={(leu(r119,0x3))?[r119*0x4+L12]:L57};clobber cc;clobber scratch;use L12;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 5 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r113=0x12c00                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 59

;;   ======================================================
;;   -- basic block 4 from 21 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r115=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 r113=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 21
;;   new tail = 61

;;   ======================================================
;;   -- basic block 5 from 30 to 63 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r116=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r113=[r116+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 30
;;   new tail = 63

;;   ======================================================
;;   -- basic block 6 from 39 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r117=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 r113=[r117+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 65

;;   ======================================================
;;   -- basic block 7 from 4 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r113=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 4
;;   new tail = 47

;;   ======================================================
;;   -- basic block 8 from 51 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 51
;;   new tail = 52


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,2u} 
;;    total ref usage 79{36d,43u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":492:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI value (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 -1
     (nil))
(debug_insn 10 9 58 2 (debug_marker) "../System/lcd_ili9341.c":494:2 -1
     (nil))
(insn 58 10 11 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ param ])) "../System/lcd_ili9341.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ param ])
        (nil)))
(jump_insn 11 58 12 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 119)
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 119)
                                (const_int 4 [0x4]))
                            (label_ref:SI 12)) [0  S4 A32])
                    (label_ref:SI 57)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 12))
        ]) "../System/lcd_ili9341.c":494:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 57 (nil))))
 -> 12)
(code_label 12 11 13 141 (nil) [2 uses])
(jump_table_data 13 12 14 (addr_diff_vec:SI (label_ref:SI 12)
         [
            (label_ref:SI 19)
            (label_ref:SI 28)
            (label_ref:SI 15)
            (label_ref:SI 37)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 14 13 15)
(code_label 15 14 16 3 142 (nil) [1 uses])
(note 16 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 16 59 3 (set (reg/v:SI 113 [ <retval> ])
        (const_int 76800 [0x12c00])) "../System/lcd_ili9341.c":494:2 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 59 5 60 3 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 60 59 19)
(code_label 19 60 20 4 144 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":496:3 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (reg/f:SI 115) [2 LCD.width+0 S4 A64])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [2 LCD.width+0 S4 A64])
            (nil))))
(debug_insn 24 23 25 4 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":496:9 -1
     (nil))
(debug_insn 25 24 61 4 (debug_marker) "../System/lcd_ili9341.c":497:3 -1
     (nil))
(jump_insn 61 25 62 4 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":497:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 62 61 28)
(code_label 28 62 29 5 143 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/lcd_ili9341.c":499:3 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 LCD.height+0 S4 A32])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [2 LCD.height+0 S4 A32])
            (nil))))
(debug_insn 33 32 34 5 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":499:9 -1
     (nil))
(debug_insn 34 33 63 5 (debug_marker) "../System/lcd_ili9341.c":500:3 -1
     (nil))
(jump_insn 63 34 64 5 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":500:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 64 63 37)
(code_label 37 64 38 6 140 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../System/lcd_ili9341.c":505:3 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 117)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 8 [0x8]))) [2 LCD.orientation+0 S4 A64])
            (nil))))
(debug_insn 42 41 43 6 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":505:9 -1
     (nil))
(debug_insn 43 42 65 6 (debug_marker) "../System/lcd_ili9341.c":506:3 -1
     (nil))
(jump_insn 65 43 66 6 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":506:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 66 65 57)
(code_label 57 66 56 7 145 (nil) [1 uses])
(note 56 57 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 46 7 (set (reg/v:SI 113 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 4 47 7 (var_location:SI value (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 50 7 (debug_marker) "../System/lcd_ili9341.c":511:2 -1
     (nil))
(code_label 50 47 53 8 138 (nil) [4 uses])
(note 53 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":512:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 52 51 67 8 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":512:1 -1
     (nil))
(note 67 52 0 NOTE_INSN_DELETED)
