
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035912                       # Number of seconds simulated
sim_ticks                                 35911968276                       # Number of ticks simulated
final_tick                               562878331461                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135546                       # Simulator instruction rate (inst/s)
host_op_rate                                   170996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2212277                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915492                       # Number of bytes of host memory used
host_seconds                                 16233.04                       # Real time elapsed on the host
sim_insts                                  2200323171                       # Number of instructions simulated
sim_ops                                    2775789262                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1281408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       274816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1559424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       947584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            947584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10011                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2147                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12183                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7403                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7403                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35681921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7652491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43423518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              89107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26386301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26386301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26386301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35681921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7652491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69809819                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86119829                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31073271                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25252963                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119264                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13098299                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12135026                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281196                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89663                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31192141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172297691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31073271                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15416222                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37905221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11375262                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6390247                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279411                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       913431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84696450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.513448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46791229     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3329212      3.93%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2692369      3.18%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546878      7.73%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770671      2.09%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2287183      2.70%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651890      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          920575      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18706443     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84696450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360814                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000674                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32630533                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6201690                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36452505                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244986                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9166734                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308783                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206009144                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83265                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9166734                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35021691                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1326076                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1354720                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34250363                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3576864                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198719527                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27986                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          770                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278224357                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927683440                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927683440                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107528808                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40856                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23014                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9807400                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18533575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9430376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149666                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3523516                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187971000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149312199                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288883                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64871965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198372774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84696450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29321346     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18151169     21.43%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12169591     14.37%     70.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8841641     10.44%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7550909      8.92%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3951129      4.67%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3356264      3.96%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       635148      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       719253      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84696450                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873892     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177131     14.45%     85.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174967     14.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124428387     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2124865      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830088      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7912325      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149312199                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733773                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1225995                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008211                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384835724                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252882927                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145524972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150538194                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560653                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7299607                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2404600                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9166734                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         563580                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80985                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188010293                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413013                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18533575                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9430376                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22759                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459234                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146955530                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13912886                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2356667                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21628303                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20732405                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7715417                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706408                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145622319                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145524972                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94846604                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267816947                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689796                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354147                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65201852                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123891                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75529716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137998                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29284446     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20960092     27.75%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8524218     11.29%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4790079      6.34%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3933635      5.21%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1607389      2.13%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1913877      2.53%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       951917      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3564063      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75529716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3564063                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259976940                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385195197                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1423379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861198                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861198                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161173                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161173                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661100024                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201167105                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190067834                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86119829                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31737030                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25829728                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120153                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13521601                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12513714                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3266298                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93760                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35087231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173356153                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31737030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15780012                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36430696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10882950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5041539                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17151196                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       852305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85286117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48855421     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1969144      2.31%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2563905      3.01%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3859258      4.53%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3745356      4.39%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2849332      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1694958      1.99%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2534714      2.97%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17214029     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85286117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368522                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012964                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36244511                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4923605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35117417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       274209                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8726373                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5373742                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207410067                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8726373                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38166212                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1008711                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1122865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33425162                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2836787                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201367364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          661                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1226231                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       890984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    280579367                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    937818507                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937818507                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174464961                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106114342                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42912                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24235                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8030650                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18671231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9893700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       192103                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3198949                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187169561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150761505                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       280756                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60871881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185144822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85286117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767714                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29308378     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18853477     22.11%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12166785     14.27%     70.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8310583      9.74%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7767662      9.11%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4144849      4.86%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3055655      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       915938      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       762790      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85286117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         742438     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152746     14.23%     83.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178159     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125439288     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2129738      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17031      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14888736      9.88%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8286712      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150761505                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750602                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1073345                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388163225                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248082982                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146530974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151834850                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       511168                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7157976                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2514026                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          229                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8726373                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         579268                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99526                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187210270                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1281272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18671231                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9893700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23672                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75372                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          875                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1298800                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1193123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2491923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147877653                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14013382                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2883849                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22116078                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20713943                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8102696                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717115                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146569708                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146530974                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94153484                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264388013                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701478                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356119                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102176509                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125579413                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61631144                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2155268                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76559744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29193455     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22149551     28.93%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8161745     10.66%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4670484      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3899060      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1916415      2.50%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1909143      2.49%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       817381      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3842510      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76559744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102176509                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125579413                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18892926                       # Number of memory references committed
system.switch_cpus1.commit.loads             11513252                       # Number of loads committed
system.switch_cpus1.commit.membars              17032                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18010979                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113192879                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562355                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3842510                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259927791                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383152099                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 833712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102176509                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125579413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102176509                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842854                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842854                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186446                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186446                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665463104                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202379554                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191562836                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34064                       # number of misc regfile writes
system.l20.replacements                         10025                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          987355                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75561                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.066992                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36799.686569                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.818967                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5190.136023                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23421.358440                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.561519                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.079195                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.357382                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        62671                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  62671                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26339                       # number of Writeback hits
system.l20.Writeback_hits::total                26339                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        62671                       # number of demand (read+write) hits
system.l20.demand_hits::total                   62671                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        62671                       # number of overall hits
system.l20.overall_hits::total                  62671                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        10011                       # number of ReadReq misses
system.l20.ReadReq_misses::total                10025                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        10011                       # number of demand (read+write) misses
system.l20.demand_misses::total                 10025                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        10011                       # number of overall misses
system.l20.overall_misses::total                10025                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1312752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    972854369                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      974167121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1312752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    972854369                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       974167121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1312752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    972854369                       # number of overall miss cycles
system.l20.overall_miss_latency::total      974167121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72682                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72696                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26339                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26339                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72682                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72696                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72682                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72696                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.137737                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.137903                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.137737                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.137903                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.137737                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.137903                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        93768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97178.540505                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97173.777656                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97178.540505                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97173.777656                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97178.540505                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97173.777656                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5255                       # number of writebacks
system.l20.writebacks::total                     5255                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        10011                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           10025                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        10011                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            10025                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        10011                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           10025                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    898093561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    899303415                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    898093561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    899303415                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    898093561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    899303415                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137737                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.137903                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.137737                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.137903                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.137737                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.137903                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89710.674358                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89706.076309                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89710.674358                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89706.076309                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89710.674358                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89706.076309                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2158                       # number of replacements
system.l21.tagsinuse                     65535.985487                       # Cycle average of tags in use
system.l21.total_refs                          782520                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67694                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.559666                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42927.213408                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.997141                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1108.878033                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           138.861689                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21350.035216                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.655017                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016920                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002119                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.325776                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        51255                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51257                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           29426                       # number of Writeback hits
system.l21.Writeback_hits::total                29426                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        51255                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51257                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        51255                       # number of overall hits
system.l21.overall_hits::total                  51257                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2144                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2155                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2147                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2158                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2147                       # number of overall misses
system.l21.overall_misses::total                 2158                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       765502                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    191882810                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      192648312                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       203187                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       203187                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       765502                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    192085997                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       192851499                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       765502                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    192085997                       # number of overall miss cycles
system.l21.overall_miss_latency::total      192851499                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53399                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53412                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        29426                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            29426                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53402                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53415                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53402                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53415                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.040151                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040347                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.040204                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040401                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.040204                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040401                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89497.579291                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89395.968445                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        67729                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        67729                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89467.162087                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89365.847544                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89467.162087                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89365.847544                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2148                       # number of writebacks
system.l21.writebacks::total                     2148                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2144                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2155                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2147                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2158                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2147                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2158                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       680982                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    175222082                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    175903064                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       179300                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       179300                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       680982                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    175401382                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    176082364                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       680982                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    175401382                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    176082364                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040151                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040347                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.040204                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040401                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.040204                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040401                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81726.717351                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81625.551740                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 59766.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 59766.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81696.032604                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81595.164041                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81696.032604                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81595.164041                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995732                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015287012                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042831.010060                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995732                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279395                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279395                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279395                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1521022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1521022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279411                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72682                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180558925                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72938                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2475.512422                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510849                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489151                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10566794                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10566794                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22408                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17559499                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17559499                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17559499                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17559499                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155923                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155923                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155923                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5407216317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5407216317                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5407216317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5407216317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5407216317                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5407216317                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10722717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10722717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014541                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014541                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008802                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34678.760138                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34678.760138                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34678.760138                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34678.760138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34678.760138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34678.760138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26339                       # number of writebacks
system.cpu0.dcache.writebacks::total            26339                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83241                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83241                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83241                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83241                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72682                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72682                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72682                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72682                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1473203045                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1473203045                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1473203045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1473203045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1473203045                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1473203045                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20269.159420                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20269.159420                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20269.159420                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20269.159420                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20269.159420                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20269.159420                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996608                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015305457                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046986.808468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996608                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17151181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17151181                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17151181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17151181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17151181                       # number of overall hits
system.cpu1.icache.overall_hits::total       17151181                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       888901                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       888901                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       888901                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       888901                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       888901                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       888901                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17151196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17151196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17151196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17151196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17151196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17151196                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59260.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59260.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59260.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       785472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       785472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       785472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       785472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       785472                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       785472                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60420.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53402                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173724537                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53658                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3237.626020                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.202069                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.797931                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910946                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089054                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10662617                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10662617                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7340269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7340269                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18017                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18017                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17032                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17032                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18002886                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18002886                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18002886                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18002886                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135304                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4310                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139614                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139614                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139614                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139614                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3366141782                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3366141782                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    339434357                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    339434357                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3705576139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3705576139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3705576139                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3705576139                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10797921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10797921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7344579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7344579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17032                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17032                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18142500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18142500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18142500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18142500                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007695                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007695                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007695                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007695                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24878.361187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24878.361187                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78755.071230                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78755.071230                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26541.579920                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26541.579920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26541.579920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26541.579920                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       955075                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 50267.105263                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        29426                       # number of writebacks
system.cpu1.dcache.writebacks::total            29426                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81905                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4307                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        86212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        86212                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86212                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53399                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53399                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53402                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53402                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    617932992                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    617932992                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       206187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       206187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    618139179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    618139179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    618139179                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    618139179                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11571.995580                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11571.995580                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        68729                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        68729                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11575.206528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11575.206528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11575.206528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11575.206528                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
