{"sha": "1259ccfcdd8c7262175a17969b12d08352a28727", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTI1OWNjZmNkZDhjNzI2MjE3NWExNzk2OWIxMmQwODM1MmEyODcyNw==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-06-20T18:27:48Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-06-20T18:27:48Z"}, "message": "rs6000-c.c (altivec_overloaded_builtins): Add ALTIVEC_BUILTIN_VMULESW...\n\ngcc/ChangeLog:\n\n2017-06-20  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n\tALTIVEC_BUILTIN_VMULESW, ALTIVEC_BUILTIN_VMULEUW,\n\tALTIVEC_BUILTIN_VMULOSW, ALTIVEC_BUILTIN_VMULOUW entries.\n\t* config/rs6000/rs6000.c (rs6000_gimple_fold_builtin,\n\tbuiltin_function_type): Add ALTIVEC_BUILTIN_* case statements.\n\t* config/rs6000/altivec.md (MVULEUW, VMULESW, VMULOUW,\n\tVMULOSW): New enum \"unspec\" values.\n\t(vec_widen_umult_even_v4si, vec_widen_smult_even_v4si,\n\tvec_widen_umult_odd_v4si, vec_widen_smult_odd_v4si,\n\taltivec_vmuleuw, altivec_vmulesw, altivec_vmulouw,\n\taltivec_vmulosw): New patterns.\n\t* config/rs6000/rs6000-builtin.def (VMLEUW, VMULESW, VMULOUW,\n\tVMULOSW): Add definitions.\n\nFrom-SVN: r249424", "tree": {"sha": "d760dd3b11e09b72d4b99dc8d2b4a109a8582844", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d760dd3b11e09b72d4b99dc8d2b4a109a8582844"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1259ccfcdd8c7262175a17969b12d08352a28727", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1259ccfcdd8c7262175a17969b12d08352a28727", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1259ccfcdd8c7262175a17969b12d08352a28727", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1259ccfcdd8c7262175a17969b12d08352a28727/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b6837e0460c65804f78f3a43e430975d265cbae9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b6837e0460c65804f78f3a43e430975d265cbae9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b6837e0460c65804f78f3a43e430975d265cbae9"}], "stats": {"total": 131, "additions": 127, "deletions": 4}, "files": [{"sha": "8f1bb3d35fadbfae522b36430f159cf9dfa1c2f0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1259ccfcdd8c7262175a17969b12d08352a28727", "patch": "@@ -1,3 +1,19 @@\n+2017-06-20  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n+\tALTIVEC_BUILTIN_VMULESW, ALTIVEC_BUILTIN_VMULEUW,\n+\tALTIVEC_BUILTIN_VMULOSW, ALTIVEC_BUILTIN_VMULOUW entries.\n+\t* config/rs6000/rs6000.c (rs6000_gimple_fold_builtin,\n+\tbuiltin_function_type): Add ALTIVEC_BUILTIN_* case statements.\n+\t* config/rs6000/altivec.md (MVULEUW, VMULESW, VMULOUW,\n+\tVMULOSW): New enum \"unspec\" values.\n+\t(vec_widen_umult_even_v4si, vec_widen_smult_even_v4si,\n+\tvec_widen_umult_odd_v4si, vec_widen_smult_odd_v4si,\n+\taltivec_vmuleuw, altivec_vmulesw, altivec_vmulouw,\n+\taltivec_vmulosw): New patterns.\n+\t* config/rs6000/rs6000-builtin.def (VMLEUW, VMULESW, VMULOUW,\n+\tVMULOSW): Add definitions.\n+\n 2017-06-20  Julia Koval  <julia.koval@intel.com>\n \n \t* config/i386/i386.c: Fix rounding expand for new pattern."}, {"sha": "0e3d96528b93204b40af7112a1c3873374b02612", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 93, "deletions": 0, "changes": 93, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=1259ccfcdd8c7262175a17969b12d08352a28727", "patch": "@@ -36,10 +36,14 @@\n    UNSPEC_VMULESB\n    UNSPEC_VMULEUH\n    UNSPEC_VMULESH\n+   UNSPEC_VMULEUW\n+   UNSPEC_VMULESW\n    UNSPEC_VMULOUB\n    UNSPEC_VMULOSB\n    UNSPEC_VMULOUH\n    UNSPEC_VMULOSH\n+   UNSPEC_VMULOUW\n+   UNSPEC_VMULOSW\n    UNSPEC_VPKPX\n    UNSPEC_VPACK_SIGN_SIGN_SAT\n    UNSPEC_VPACK_SIGN_UNS_SAT\n@@ -1412,6 +1416,32 @@\n   DONE;\n })\n \n+(define_expand \"vec_widen_umult_even_v4si\"\n+  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n+ \"TARGET_ALTIVEC\"\n+{\n+  if (VECTOR_ELT_ORDER_BIG)\n+    emit_insn (gen_altivec_vmuleuw (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulouw (operands[0], operands[1], operands[2]));\n+ DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_even_v4si\"\n+  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (VECTOR_ELT_ORDER_BIG)\n+    emit_insn (gen_altivec_vmulesw (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulosw (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n (define_expand \"vec_widen_umult_odd_v16qi\"\n   [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n    (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n@@ -1464,6 +1494,34 @@\n   DONE;\n })\n \n+(define_expand \"vec_widen_umult_odd_v4si\"\n+  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (VECTOR_ELT_ORDER_BIG)\n+    emit_insn (gen_altivec_vmulouw (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmuleuw (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_odd_v4si\"\n+  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (VECTOR_ELT_ORDER_BIG)\n+    emit_insn (gen_altivec_vmulosw (operands[0], operands[1],\n+\t\t\t\t    operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulesw (operands[0], operands[1],\n+\t\t\t\t    operands[2]));\n+  DONE;\n+})\n+\n (define_insn \"altivec_vmuleub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n@@ -1536,6 +1594,41 @@\n   \"vmulosh %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n+(define_insn \"altivec_vmuleuw\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n+\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULEUW))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmuleuw %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulouw\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n+\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULOUW))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulouw %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulesw\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n+\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULESW))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulesw %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulosw\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n+\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULOSW))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulosw %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n \n ;; Vector pack/unpack\n (define_insn \"altivec_vpkpx\""}, {"sha": "963b9a892fa728fbd3dbdadf0495a57f332d41db", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=1259ccfcdd8c7262175a17969b12d08352a28727", "patch": "@@ -1031,10 +1031,14 @@ BU_ALTIVEC_2 (VMULEUB,\t      \"vmuleub\",\tCONST,\tvec_widen_umult_even_v16qi)\n BU_ALTIVEC_2 (VMULESB,\t      \"vmulesb\",\tCONST,\tvec_widen_smult_even_v16qi)\n BU_ALTIVEC_2 (VMULEUH,\t      \"vmuleuh\",\tCONST,\tvec_widen_umult_even_v8hi)\n BU_ALTIVEC_2 (VMULESH,\t      \"vmulesh\",\tCONST,\tvec_widen_smult_even_v8hi)\n+BU_ALTIVEC_2 (VMULEUW,\t      \"vmuleuw\",\tCONST,\tvec_widen_umult_even_v4si)\n+BU_ALTIVEC_2 (VMULESW,\t      \"vmulesw\",\tCONST,\tvec_widen_smult_even_v4si)\n BU_ALTIVEC_2 (VMULOUB,\t      \"vmuloub\",\tCONST,\tvec_widen_umult_odd_v16qi)\n BU_ALTIVEC_2 (VMULOSB,\t      \"vmulosb\",\tCONST,\tvec_widen_smult_odd_v16qi)\n BU_ALTIVEC_2 (VMULOUH,\t      \"vmulouh\",\tCONST,\tvec_widen_umult_odd_v8hi)\n BU_ALTIVEC_2 (VMULOSH,\t      \"vmulosh\",\tCONST,\tvec_widen_smult_odd_v8hi)\n+BU_ALTIVEC_2 (VMULOUW,\t      \"vmulouw\",\tCONST,\tvec_widen_umult_odd_v4si)\n+BU_ALTIVEC_2 (VMULOSW,\t      \"vmulosw\",\tCONST,\tvec_widen_smult_odd_v4si)\n BU_ALTIVEC_2 (VNOR,\t      \"vnor\",\t\tCONST,\tnorv4si3)\n BU_ALTIVEC_2 (VOR,\t      \"vor\",\t\tCONST,\tiorv4si3)\n BU_ALTIVEC_2 (VPKUHUM,\t      \"vpkuhum\",\tCONST,\taltivec_vpkuhum)\n@@ -1346,12 +1350,16 @@ BU_ALTIVEC_OVERLOAD_2 (VMRGLH,\t   \"vmrglh\")\n BU_ALTIVEC_OVERLOAD_2 (VMRGLW,\t   \"vmrglw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULESB,\t   \"vmulesb\")\n BU_ALTIVEC_OVERLOAD_2 (VMULESH,\t   \"vmulesh\")\n+BU_ALTIVEC_OVERLOAD_2 (VMULESW,\t   \"vmulesw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULEUB,\t   \"vmuleub\")\n BU_ALTIVEC_OVERLOAD_2 (VMULEUH,\t   \"vmuleuh\")\n+BU_ALTIVEC_OVERLOAD_2 (VMULEUW,\t   \"vmuleuw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOSB,\t   \"vmulosb\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOSH,\t   \"vmulosh\")\n+BU_ALTIVEC_OVERLOAD_2 (VMULOSW,\t   \"vmulosw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOUB,\t   \"vmuloub\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOUH,\t   \"vmulouh\")\n+BU_ALTIVEC_OVERLOAD_2 (VMULOUW,\t   \"vmulouw\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSHSS,\t   \"vpkshss\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSHUS,\t   \"vpkshus\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSWSS,\t   \"vpkswss\")"}, {"sha": "cfd74abdf7e815e67958212cdd4ac9774e9720ed", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=1259ccfcdd8c7262175a17969b12d08352a28727", "patch": "@@ -2229,9 +2229,9 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESH,\n     RS6000_BTI_V4SI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESH,\n+  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESW,\n     RS6000_BTI_V2DI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULEUH,\n+  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULEUW,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VMULEUB, ALTIVEC_BUILTIN_VMULEUB,\n@@ -2248,9 +2248,9 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V8HI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUH,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSH,\n+  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSW,\n     RS6000_BTI_V2DI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUH,\n+  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUW,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSH,"}, {"sha": "de0c6df309bd9fe924ef1775ee0994284bfa7a9c", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1259ccfcdd8c7262175a17969b12d08352a28727/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=1259ccfcdd8c7262175a17969b12d08352a28727", "patch": "@@ -16334,9 +16334,11 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n     /* Even element flavors of vec_mul (signed). */\n     case ALTIVEC_BUILTIN_VMULESB:\n     case ALTIVEC_BUILTIN_VMULESH:\n+    case ALTIVEC_BUILTIN_VMULESW:\n     /* Even element flavors of vec_mul (unsigned).  */\n     case ALTIVEC_BUILTIN_VMULEUB:\n     case ALTIVEC_BUILTIN_VMULEUH:\n+    case ALTIVEC_BUILTIN_VMULEUW:\n       {\n \targ0 = gimple_call_arg (stmt, 0);\n \targ1 = gimple_call_arg (stmt, 1);\n@@ -16349,9 +16351,11 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n     /* Odd element flavors of vec_mul (signed).  */\n     case ALTIVEC_BUILTIN_VMULOSB:\n     case ALTIVEC_BUILTIN_VMULOSH:\n+    case ALTIVEC_BUILTIN_VMULOSW:\n     /* Odd element flavors of vec_mul (unsigned). */\n     case ALTIVEC_BUILTIN_VMULOUB:\n     case ALTIVEC_BUILTIN_VMULOUH:\n+    case ALTIVEC_BUILTIN_VMULOUW:\n       {\n \targ0 = gimple_call_arg (stmt, 0);\n \targ1 = gimple_call_arg (stmt, 1);\n@@ -17967,8 +17971,10 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n       /* unsigned 2 argument functions.  */\n     case ALTIVEC_BUILTIN_VMULEUB:\n     case ALTIVEC_BUILTIN_VMULEUH:\n+    case ALTIVEC_BUILTIN_VMULEUW:\n     case ALTIVEC_BUILTIN_VMULOUB:\n     case ALTIVEC_BUILTIN_VMULOUH:\n+    case ALTIVEC_BUILTIN_VMULOUW:\n     case CRYPTO_BUILTIN_VCIPHER:\n     case CRYPTO_BUILTIN_VCIPHERLAST:\n     case CRYPTO_BUILTIN_VNCIPHER:"}]}