#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14b01cd90 .scope module, "AND" "AND" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x130008010 .functor BUFZ 1, C4<z>; HiZ drive
o0x130008040 .functor BUFZ 1, C4<z>; HiZ drive
L_0x14b037bb0 .functor AND 1, o0x130008010, o0x130008040, C4<1>, C4<1>;
v0x14b01af60_0 .net "A", 0 0, o0x130008010;  0 drivers
v0x14b02bf10_0 .net "B", 0 0, o0x130008040;  0 drivers
v0x14b02bfb0_0 .net "Y", 0 0, L_0x14b037bb0;  1 drivers
S_0x14b01cf00 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v0x14b037970_0 .var "clk", 0 0;
v0x14b037a00_0 .var/i "idx", 31 0;
v0x14b037a90_0 .var/i "instruction_count", 31 0;
v0x14b037b20_0 .var "reset", 0 0;
S_0x14b02c090 .scope module, "uut" "cpu" 3 9, 4 1 0, S_0x14b01cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x14b037ca0 .functor BUFZ 32, v0x14b032b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b036400_0 .net "ALUControl", 2 0, v0x14b02d7e0_0;  1 drivers
v0x14b036490_0 .net "ALUSrcA", 1 0, v0x14b02e050_0;  1 drivers
v0x14b036530_0 .net "ALUSrcB", 1 0, v0x14b02e0f0_0;  1 drivers
v0x14b0365c0_0 .net "Adr", 31 0, v0x14b033110_0;  1 drivers
v0x14b036690_0 .net "AdrSrc", 0 0, v0x14b02e1b0_0;  1 drivers
v0x14b036760_0 .net "IRWrite", 0 0, v0x14b02e330_0;  1 drivers
v0x14b036870_0 .net "ImmExt", 31 0, v0x14b0302d0_0;  1 drivers
v0x14b036900_0 .net "ImmSrc", 1 0, v0x14b02edc0_0;  1 drivers
v0x14b036990_0 .net "MemWrite", 0 0, v0x14b02e3d0_0;  1 drivers
v0x14b036aa0_0 .net "PCwrite", 0 0, L_0x14b038fd0;  1 drivers
v0x14b036b30_0 .net "RegWrite", 0 0, v0x14b02e510_0;  1 drivers
v0x14b036bc0_0 .net "Result", 31 0, v0x14b032b10_0;  1 drivers
v0x14b036c50_0 .net "ResultSrc", 1 0, v0x14b02e620_0;  1 drivers
v0x14b036ce0_0 .net "SrcA", 31 0, v0x14b031cc0_0;  1 drivers
v0x14b036db0_0 .net "SrcB", 31 0, v0x14b0323b0_0;  1 drivers
v0x14b036e80_0 .net "alu_out", 31 0, v0x14b02cef0_0;  1 drivers
v0x14b036f50_0 .net "alu_res", 31 0, v0x14b02c850_0;  1 drivers
v0x14b0370e0_0 .net "clk", 0 0, v0x14b037970_0;  1 drivers
v0x14b037170_0 .net "inA", 31 0, L_0x14b038570;  1 drivers
v0x14b037240_0 .net "inB", 31 0, L_0x14b038840;  1 drivers
v0x14b0372d0_0 .net "ir_in", 31 0, L_0x14b038110;  1 drivers
v0x14b037360_0 .net "ir_out", 31 0, v0x14b030850_0;  1 drivers
v0x14b0373f0_0 .net "opc_out", 31 0, v0x14b033730_0;  1 drivers
v0x14b0374c0_0 .net "outA", 31 0, v0x14b034c70_0;  1 drivers
v0x14b037590_0 .net "outB", 31 0, v0x14b0352c0_0;  1 drivers
v0x14b037620_0 .net "pc_in", 31 0, L_0x14b037ca0;  1 drivers
v0x14b0376b0_0 .net "pc_out", 31 0, v0x14b033e00_0;  1 drivers
v0x14b0377c0_0 .net "readData_o", 31 0, v0x14b0344e0_0;  1 drivers
v0x14b037850_0 .net "reset", 0 0, v0x14b037b20_0;  1 drivers
v0x14b0378e0_0 .net "zero", 0 0, L_0x14b038c40;  1 drivers
L_0x14b0382b0 .reduce/nor v0x14b02e3d0_0;
L_0x14b0388f0 .part v0x14b030850_0, 15, 5;
L_0x14b0389d0 .part v0x14b030850_0, 20, 5;
L_0x14b038b30 .part v0x14b030850_0, 7, 5;
L_0x14b0390c0 .part v0x14b030850_0, 0, 7;
L_0x14b039190 .part v0x14b030850_0, 12, 3;
L_0x14b039270 .part v0x14b030850_0, 25, 7;
S_0x14b02c2a0 .scope module, "alu_inst" "alu" 4 70, 5 1 0, S_0x14b02c090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1300401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b02c570_0 .net/2u *"_ivl_0", 31 0, L_0x1300401c0;  1 drivers
v0x14b02c630_0 .net "a", 31 0, v0x14b031cc0_0;  alias, 1 drivers
v0x14b02c6e0_0 .net "alucontrol", 2 0, v0x14b02d7e0_0;  alias, 1 drivers
v0x14b02c7a0_0 .net "b", 31 0, v0x14b0323b0_0;  alias, 1 drivers
v0x14b02c850_0 .var "result", 31 0;
v0x14b02c940_0 .net "zero", 0 0, L_0x14b038c40;  alias, 1 drivers
E_0x14b02c520 .event anyedge, v0x14b02c6e0_0, v0x14b02c630_0, v0x14b02c7a0_0;
L_0x14b038c40 .cmp/eq 32, v0x14b02c850_0, L_0x1300401c0;
S_0x14b02ca60 .scope module, "alu_reg" "regnbit" 4 73, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b02cc20 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b02cd90_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b02ce30_0 .net "dataIn", 31 0, v0x14b02c850_0;  alias, 1 drivers
v0x14b02cef0_0 .var "dataOut", 31 0;
L_0x130040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14b02cfa0_0 .net "en", 0 0, L_0x130040208;  1 drivers
v0x14b02d040_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
E_0x14b02cd50 .event posedge, v0x14b02cd90_0;
S_0x14b02d1a0 .scope module, "control_unit" "cu" 4 84, 7 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /OUTPUT 1 "PCwrite";
    .port_info 7 /OUTPUT 1 "AdrSrc";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "IRWrite";
    .port_info 10 /OUTPUT 2 "ResultSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 2 "ALUSrcA";
    .port_info 13 /OUTPUT 2 "ALUSrcB";
    .port_info 14 /OUTPUT 2 "ImmSrc";
    .port_info 15 /OUTPUT 1 "RegWrite";
L_0x14b038f00 .functor AND 1, v0x14b02e250_0, L_0x14b038c40, C4<1>, C4<1>;
L_0x14b038fd0 .functor OR 1, v0x14b02e470_0, L_0x14b038f00, C4<0>, C4<0>;
v0x14b02ef60_0 .net "ALUControl", 2 0, v0x14b02d7e0_0;  alias, 1 drivers
v0x14b02f040_0 .net "ALUOp", 1 0, v0x14b02df80_0;  1 drivers
v0x14b02f120_0 .net "ALUSrcA", 1 0, v0x14b02e050_0;  alias, 1 drivers
v0x14b02f1b0_0 .net "ALUSrcB", 1 0, v0x14b02e0f0_0;  alias, 1 drivers
v0x14b02f260_0 .net "AdrSrc", 0 0, v0x14b02e1b0_0;  alias, 1 drivers
v0x14b02f330_0 .net "Branch", 0 0, v0x14b02e250_0;  1 drivers
v0x14b02f3e0_0 .net "IRWrite", 0 0, v0x14b02e330_0;  alias, 1 drivers
v0x14b02f490_0 .net "ImmSrc", 1 0, v0x14b02edc0_0;  alias, 1 drivers
v0x14b02f540_0 .net "MemWrite", 0 0, v0x14b02e3d0_0;  alias, 1 drivers
v0x14b02f670_0 .net "PCUpdate", 0 0, v0x14b02e470_0;  1 drivers
v0x14b02f700_0 .net "PCwrite", 0 0, L_0x14b038fd0;  alias, 1 drivers
v0x14b02f790_0 .net "RegWrite", 0 0, v0x14b02e510_0;  alias, 1 drivers
v0x14b02f820_0 .net "ResultSrc", 1 0, v0x14b02e620_0;  alias, 1 drivers
v0x14b02f8d0_0 .net *"_ivl_2", 0 0, L_0x14b038f00;  1 drivers
v0x14b02f960_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b02fa30_0 .net "funct3", 2 0, L_0x14b039190;  1 drivers
v0x14b02fac0_0 .net "funct7", 6 0, L_0x14b039270;  1 drivers
v0x14b02fc50_0 .net "op", 6 0, L_0x14b0390c0;  1 drivers
v0x14b02fd20_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
v0x14b02fdb0_0 .net "zero", 0 0, L_0x14b038c40;  alias, 1 drivers
L_0x14b038e60 .part L_0x14b039270, 5, 1;
S_0x14b02d560 .scope module, "alu_dec" "alu_decoder" 7 36, 8 1 0, S_0x14b02d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 3 "ALUControl";
v0x14b02d7e0_0 .var "ALUControl", 2 0;
v0x14b02d8b0_0 .net "ALUOp", 1 0, v0x14b02df80_0;  alias, 1 drivers
v0x14b02d950_0 .net "funct3", 2 0, L_0x14b039190;  alias, 1 drivers
v0x14b02da10_0 .net "funct7_5", 0 0, L_0x14b038e60;  1 drivers
E_0x14b02d780 .event anyedge, v0x14b02d8b0_0, v0x14b02d950_0, v0x14b02da10_0;
S_0x14b02db10 .scope module, "fsm" "main_fsm" 7 25, 9 1 0, S_0x14b02d1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /OUTPUT 1 "PCUpdate";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "IRWrite";
    .port_info 9 /OUTPUT 1 "AdrSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUOp";
v0x14b02df80_0 .var "ALUOp", 1 0;
v0x14b02e050_0 .var "ALUSrcA", 1 0;
v0x14b02e0f0_0 .var "ALUSrcB", 1 0;
v0x14b02e1b0_0 .var "AdrSrc", 0 0;
v0x14b02e250_0 .var "Branch", 0 0;
v0x14b02e330_0 .var "IRWrite", 0 0;
v0x14b02e3d0_0 .var "MemWrite", 0 0;
v0x14b02e470_0 .var "PCUpdate", 0 0;
v0x14b02e510_0 .var "RegWrite", 0 0;
v0x14b02e620_0 .var "ResultSrc", 1 0;
v0x14b02e6c0_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b02e770_0 .var "cs", 3 0;
v0x14b02e800_0 .var "ns", 3 0;
v0x14b02e890_0 .net "op", 6 0, L_0x14b0390c0;  alias, 1 drivers
v0x14b02e930_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
v0x14b02e9e0_0 .net "zero", 0 0, L_0x14b038c40;  alias, 1 drivers
E_0x14b02dea0 .event anyedge, v0x14b02e770_0;
E_0x14b02dee0 .event anyedge, v0x14b02e770_0, v0x14b02e890_0;
E_0x14b02df20 .event posedge, v0x14b02d040_0, v0x14b02cd90_0;
S_0x14b02ebc0 .scope module, "instr_dec" "instr_decoder" 7 44, 10 1 0, S_0x14b02d1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ImmSrc";
v0x14b02edc0_0 .var "ImmSrc", 1 0;
v0x14b02ee80_0 .net "opcode", 6 0, L_0x14b0390c0;  alias, 1 drivers
E_0x14b02dd10 .event anyedge, v0x14b02e890_0;
S_0x14b02ff70 .scope module, "extend_unit" "extend" 4 58, 11 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "extended";
v0x14b0301e0_0 .net "ImmSrc", 1 0, v0x14b02edc0_0;  alias, 1 drivers
v0x14b0302d0_0 .var "extended", 31 0;
v0x14b030360_0 .net "instr", 31 0, v0x14b030850_0;  alias, 1 drivers
E_0x14b030180 .event anyedge, v0x14b02edc0_0, v0x14b030360_0;
S_0x14b0303f0 .scope module, "ir" "regnbit" 4 33, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b0305f0 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b030720_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b0307b0_0 .net "dataIn", 31 0, L_0x14b038110;  alias, 1 drivers
v0x14b030850_0 .var "dataOut", 31 0;
v0x14b030920_0 .net "en", 0 0, v0x14b02e330_0;  alias, 1 drivers
v0x14b0309f0_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b030b10 .scope module, "memory" "ram" 4 20, 12 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 32 "dataIn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 1 "oe";
    .port_info 6 /INPUT 1 "we";
P_0x14b030cd0 .param/l "RAM_DEPTH" 0 12 1, +C4<00000000000000000000000100000000>;
L_0x130040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14b037dd0 .functor AND 1, L_0x130040010, L_0x14b0382b0, C4<1>, C4<1>;
L_0x14b037fa0 .functor AND 1, L_0x14b037dd0, L_0x14b037e60, C4<1>, C4<1>;
v0x14b030ec0_0 .net *"_ivl_1", 0 0, L_0x14b037dd0;  1 drivers
v0x14b030f50_0 .net *"_ivl_3", 0 0, L_0x14b037e60;  1 drivers
v0x14b030fe0_0 .net *"_ivl_5", 0 0, L_0x14b037fa0;  1 drivers
v0x14b031070_0 .net *"_ivl_6", 31 0, L_0x14b038070;  1 drivers
o0x130009210 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x14b031100_0 name=_ivl_8
v0x14b0311b0_0 .net "addr", 31 0, v0x14b033110_0;  alias, 1 drivers
v0x14b031260_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b031370_0 .net "cs", 0 0, L_0x130040010;  1 drivers
v0x14b031400_0 .net "dataIn", 31 0, v0x14b0352c0_0;  alias, 1 drivers
v0x14b031510_0 .net "dataOut", 31 0, L_0x14b038110;  alias, 1 drivers
v0x14b0315a0 .array "mem", 255 0, 31 0;
v0x14b031630_0 .net "oe", 0 0, L_0x14b0382b0;  1 drivers
v0x14b0316c0_0 .net "we", 0 0, v0x14b02e3d0_0;  alias, 1 drivers
L_0x14b037e60 .reduce/nor v0x14b02e3d0_0;
L_0x14b038070 .array/port v0x14b0315a0, v0x14b033110_0;
L_0x14b038110 .functor MUXZ 32, o0x130009210, L_0x14b038070, L_0x14b037fa0, C4<>;
S_0x14b031810 .scope module, "muxA" "mux3_1" 4 63, 13 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 2 "sel";
v0x14b031aa0_0 .net "a", 31 0, v0x14b033e00_0;  alias, 1 drivers
v0x14b031b50_0 .net "b", 31 0, v0x14b033730_0;  alias, 1 drivers
v0x14b031c00_0 .net "c", 31 0, v0x14b034c70_0;  alias, 1 drivers
v0x14b031cc0_0 .var "out", 31 0;
v0x14b031d80_0 .net "sel", 1 0, v0x14b02e050_0;  alias, 1 drivers
E_0x14b030dd0 .event anyedge, v0x14b02e050_0, v0x14b031aa0_0, v0x14b031b50_0, v0x14b031c00_0;
S_0x14b031ef0 .scope module, "muxB" "mux3_1" 4 64, 13 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 2 "sel";
v0x14b032190_0 .net "a", 31 0, v0x14b0352c0_0;  alias, 1 drivers
v0x14b032250_0 .net "b", 31 0, v0x14b0302d0_0;  alias, 1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b032300_0 .net "c", 31 0, L_0x130040178;  1 drivers
v0x14b0323b0_0 .var "out", 31 0;
v0x14b032470_0 .net "sel", 1 0, v0x14b02e0f0_0;  alias, 1 drivers
E_0x14b032130 .event anyedge, v0x14b02e0f0_0, v0x14b031400_0, v0x14b0302d0_0, v0x14b032300_0;
S_0x14b0325e0 .scope module, "muxResult" "mux3_1" 4 81, 13 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 2 "sel";
v0x14b0328c0_0 .net "a", 31 0, v0x14b02cef0_0;  alias, 1 drivers
v0x14b032980_0 .net "b", 31 0, v0x14b0344e0_0;  alias, 1 drivers
v0x14b032a20_0 .net "c", 31 0, v0x14b02c850_0;  alias, 1 drivers
v0x14b032b10_0 .var "out", 31 0;
v0x14b032bc0_0 .net "sel", 1 0, v0x14b02e620_0;  alias, 1 drivers
E_0x14b0305b0 .event anyedge, v0x14b02e620_0, v0x14b02cef0_0, v0x14b032980_0, v0x14b02c850_0;
S_0x14b032d20 .scope module, "mux_addr" "mux2_1" 4 13, 14 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "sel";
v0x14b032fb0_0 .net "a", 31 0, v0x14b033e00_0;  alias, 1 drivers
v0x14b033080_0 .net "b", 31 0, v0x14b032b10_0;  alias, 1 drivers
v0x14b033110_0 .var "out", 31 0;
v0x14b0331e0_0 .net "sel", 0 0, v0x14b02e1b0_0;  alias, 1 drivers
E_0x14b032f40 .event anyedge, v0x14b02e1b0_0, v0x14b031aa0_0, v0x14b032b10_0;
S_0x14b0332c0 .scope module, "old_pc" "regnbit" 4 37, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b033480 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b0335b0_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b033650_0 .net "dataIn", 31 0, v0x14b033e00_0;  alias, 1 drivers
v0x14b033730_0 .var "dataOut", 31 0;
v0x14b0337e0_0 .net "en", 0 0, v0x14b02e330_0;  alias, 1 drivers
v0x14b033870_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b033a10 .scope module, "pc_inst" "pc_reg" 4 8, 6 16 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b02f5d0 .param/l "N" 0 6 16, +C4<00000000000000000000000000100000>;
v0x14b033cb0_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b033d50_0 .net "dataIn", 31 0, L_0x14b037ca0;  alias, 1 drivers
v0x14b033e00_0 .var "dataOut", 31 0;
v0x14b033eb0_0 .net "en", 0 0, L_0x14b038fd0;  alias, 1 drivers
v0x14b033f60_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b0340a0 .scope module, "readData" "regnbit" 4 77, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b034260 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b034360_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b034400_0 .net "dataIn", 31 0, L_0x14b038110;  alias, 1 drivers
v0x14b0344e0_0 .var "dataOut", 31 0;
L_0x130040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14b034590_0 .net "en", 0 0, L_0x130040250;  1 drivers
v0x14b034620_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b034770 .scope module, "regA" "regnbit" 4 52, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b034930 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b034a30_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b034bd0_0 .net "dataIn", 31 0, L_0x14b038570;  alias, 1 drivers
v0x14b034c70_0 .var "dataOut", 31 0;
L_0x1300400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14b034d00_0 .net "en", 0 0, L_0x1300400e8;  1 drivers
v0x14b034d90_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b034eb0 .scope module, "regB" "regnbit" 4 53, 6 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "dataOut";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "reset";
P_0x14b035070 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v0x14b035170_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b035210_0 .net "dataIn", 31 0, L_0x14b038840;  alias, 1 drivers
v0x14b0352c0_0 .var "dataOut", 31 0;
L_0x130040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14b0353b0_0 .net "en", 0 0, L_0x130040130;  1 drivers
v0x14b035450_0 .net "reset", 0 0, v0x14b037b20_0;  alias, 1 drivers
S_0x14b035660 .scope module, "regfile_inst" "regfile" 4 42, 15 1 0, S_0x14b02c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rd1";
    .port_info 1 /OUTPUT 32 "rd2";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /INPUT 1 "clk";
L_0x14b038570 .functor BUFZ 32, L_0x14b038390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b038840 .functor BUFZ 32, L_0x14b038620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b0358d0_0 .net *"_ivl_0", 31 0, L_0x14b038390;  1 drivers
v0x14b035960_0 .net *"_ivl_10", 6 0, L_0x14b0386e0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b035a00_0 .net *"_ivl_13", 1 0, L_0x1300400a0;  1 drivers
v0x14b035aa0_0 .net *"_ivl_2", 6 0, L_0x14b038430;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b035b50_0 .net *"_ivl_5", 1 0, L_0x130040058;  1 drivers
v0x14b035c40_0 .net *"_ivl_8", 31 0, L_0x14b038620;  1 drivers
v0x14b035cf0_0 .net "clk", 0 0, v0x14b037970_0;  alias, 1 drivers
v0x14b035d80_0 .net "ra1", 4 0, L_0x14b0388f0;  1 drivers
v0x14b035e30_0 .net "ra2", 4 0, L_0x14b0389d0;  1 drivers
v0x14b035f40_0 .net "rd1", 31 0, L_0x14b038570;  alias, 1 drivers
v0x14b036000_0 .net "rd2", 31 0, L_0x14b038840;  alias, 1 drivers
v0x14b036090 .array "regs", 31 0, 31 0;
v0x14b036120_0 .net "wa", 4 0, L_0x14b038b30;  1 drivers
v0x14b0361b0_0 .net "wd", 31 0, v0x14b032b10_0;  alias, 1 drivers
v0x14b036290_0 .net "we", 0 0, v0x14b02e510_0;  alias, 1 drivers
L_0x14b038390 .array/port v0x14b036090, L_0x14b038430;
L_0x14b038430 .concat [ 5 2 0 0], L_0x14b0388f0, L_0x130040058;
L_0x14b038620 .array/port v0x14b036090, L_0x14b0386e0;
L_0x14b0386e0 .concat [ 5 2 0 0], L_0x14b0389d0, L_0x1300400a0;
    .scope S_0x14b033a10;
T_0 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b033f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x14b033e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14b033eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14b033d50_0;
    %assign/vec4 v0x14b033e00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14b032d20;
T_1 ;
    %wait E_0x14b032f40;
    %load/vec4 v0x14b0331e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x14b033110_0, 0, 32;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x14b032fb0_0;
    %store/vec4 v0x14b033110_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x14b033080_0;
    %store/vec4 v0x14b033110_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14b030b10;
T_2 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b031370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x14b0316c0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x14b031400_0;
    %ix/getv 3, v0x14b0311b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b0315a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b0303f0;
T_3 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b0309f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b030850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14b030920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x14b0307b0_0;
    %assign/vec4 v0x14b030850_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14b0332c0;
T_4 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b033870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b033730_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14b0337e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14b033650_0;
    %assign/vec4 v0x14b033730_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b035660;
T_5 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b036290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x14b036120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x14b0361b0_0;
    %load/vec4 v0x14b036120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b036090, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b035660;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b036090, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x14b034770;
T_7 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b034d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b034c70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14b034d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x14b034bd0_0;
    %assign/vec4 v0x14b034c70_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14b034eb0;
T_8 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b035450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b0352c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14b0353b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14b035210_0;
    %assign/vec4 v0x14b0352c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14b02ff70;
T_9 ;
    %wait E_0x14b030180;
    %load/vec4 v0x14b0301e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b0302d0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x14b030360_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b0302d0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x14b030360_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b0302d0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14b0302d0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b030360_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14b0302d0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14b031810;
T_10 ;
    %wait E_0x14b030dd0;
    %load/vec4 v0x14b031d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b031cc0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x14b031aa0_0;
    %store/vec4 v0x14b031cc0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x14b031b50_0;
    %store/vec4 v0x14b031cc0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x14b031c00_0;
    %store/vec4 v0x14b031cc0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14b031ef0;
T_11 ;
    %wait E_0x14b032130;
    %load/vec4 v0x14b032470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b0323b0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x14b032190_0;
    %store/vec4 v0x14b0323b0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x14b032250_0;
    %store/vec4 v0x14b0323b0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x14b032300_0;
    %store/vec4 v0x14b0323b0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14b02c2a0;
T_12 ;
    %wait E_0x14b02c520;
    %load/vec4 v0x14b02c6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %add;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %sub;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.10, 8;
T_12.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.10, 8;
 ; End of false expr.
    %blend;
T_12.10;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %xor;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %or;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x14b02c630_0;
    %load/vec4 v0x14b02c7a0_0;
    %and;
    %store/vec4 v0x14b02c850_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14b02ca60;
T_13 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b02d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b02cef0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14b02cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14b02ce30_0;
    %assign/vec4 v0x14b02cef0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14b0340a0;
T_14 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b034620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b0344e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14b034590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14b034400_0;
    %assign/vec4 v0x14b0344e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14b0325e0;
T_15 ;
    %wait E_0x14b0305b0;
    %load/vec4 v0x14b032bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b032b10_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x14b0328c0_0;
    %store/vec4 v0x14b032b10_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x14b032980_0;
    %store/vec4 v0x14b032b10_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x14b032a20_0;
    %store/vec4 v0x14b032b10_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x14b02db10;
T_16 ;
    %wait E_0x14b02df20;
    %load/vec4 v0x14b02e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b02e770_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x14b02e800_0;
    %assign/vec4 v0x14b02e770_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14b02db10;
T_17 ;
    %wait E_0x14b02dee0;
    %load/vec4 v0x14b02e770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.1 ;
    %load/vec4 v0x14b02e890_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.18 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.20;
T_17.20 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.2 ;
    %load/vec4 v0x14b02e890_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_17.21, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_17.22, 8;
T_17.21 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_17.22, 8;
 ; End of false expr.
    %blend;
T_17.22;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b02e800_0, 0, 4;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x14b02db10;
T_18 ;
    %wait E_0x14b02dea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b02e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %load/vec4 v0x14b02e770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %jmp T_18.11;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %jmp T_18.11;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %jmp T_18.11;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %jmp T_18.11;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %jmp T_18.11;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %jmp T_18.11;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %jmp T_18.11;
T_18.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e470_0, 0, 1;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02e050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e0f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02df80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02e620_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b02e250_0, 0, 1;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x14b02d560;
T_19 ;
    %wait E_0x14b02d780;
    %load/vec4 v0x14b02d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.4;
T_19.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.4;
T_19.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x14b02d950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.5 ;
    %load/vec4 v0x14b02da10_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.14, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x14b02d7e0_0, 0, 3;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14b02ebc0;
T_20 ;
    %wait E_0x14b02dd10;
    %load/vec4 v0x14b02ee80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14b02edc0_0, 0, 2;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x14b01cf00;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b037a90_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x14b01cf00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b037970_0, 0, 1;
T_22.0 ;
    %delay 5000, 0;
    %load/vec4 v0x14b037970_0;
    %inv;
    %store/vec4 v0x14b037970_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x14b01cf00;
T_23 ;
    %vpi_call 3 25 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14b01cf00 {0 0 0};
    %vpi_call 3 29 "$display", "Loading prog.mem into RAM..." {0 0 0};
    %vpi_call 3 30 "$readmemh", "prog.mem", v0x14b0315a0 {0 0 0};
    %vpi_call 3 32 "$display", "\012Initial RAM contents (first 32 words):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x14b037a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_call 3 34 "$display", "mem[%0d] = %08x", v0x14b037a00_0, &A<v0x14b0315a0, v0x14b037a00_0 > {0 0 0};
    %load/vec4 v0x14b037a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b037b20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b037b20_0, 0, 1;
    %pushi/vec4 15, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14b02cd50;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %vpi_call 3 44 "$display", "\012Final Register File Contents:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x14b037a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.5, 5;
    %vpi_call 3 46 "$display", "x%0d = %08x", v0x14b037a00_0, &A<v0x14b036090, v0x14b037a00_0 > {0 0 0};
    %load/vec4 v0x14b037a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call 3 49 "$display", "\012Final RAM contents (first 32 words):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x14b037a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.7, 5;
    %vpi_call 3 51 "$display", "mem[%0d] = %08x", v0x14b037a00_0, &A<v0x14b0315a0, v0x14b037a00_0 > {0 0 0};
    %load/vec4 v0x14b037a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %vpi_call 3 54 "$display", "\012Simulation completed." {0 0 0};
    %vpi_call 3 55 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x14b01cf00;
T_24 ;
    %wait E_0x14b02cd50;
    %load/vec4 v0x14b037a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b037a90_0, 0, 32;
    %vpi_call 3 63 "$display", "\012--------------------------------------------------" {0 0 0};
    %vpi_call 3 64 "$display", "Instruction #%0d at Time: %0t ns", v0x14b037a90_0, $time {0 0 0};
    %vpi_call 3 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 3 68 "$display", "PC = %h (%0d)", v0x14b0376b0_0, v0x14b0376b0_0 {0 0 0};
    %vpi_call 3 69 "$display", "IR = %h", v0x14b037360_0 {0 0 0};
    %vpi_call 3 70 "$display", "Current State: %b", v0x14b02e770_0 {0 0 0};
    %vpi_call 3 73 "$display", "Control Signals:" {0 0 0};
    %vpi_call 3 74 "$display", "  PCwrite=%b, Branch=%b, RegWrite=%b, MemWrite=%b", v0x14b036aa0_0, v0x14b02f330_0, v0x14b036b30_0, v0x14b036990_0 {0 0 0};
    %vpi_call 3 76 "$display", "  IRWrite=%b, AdrSrc=%b, ResultSrc=%b", v0x14b036760_0, v0x14b036690_0, v0x14b036c50_0 {0 0 0};
    %vpi_call 3 78 "$display", "  ALUSrcA=%b, ALUSrcB=%b, ALUOp=%b", v0x14b036490_0, v0x14b036530_0, v0x14b02df80_0 {0 0 0};
    %vpi_call 3 80 "$display", "  ImmSrc=%b, ALUControl=%b", v0x14b02f490_0, v0x14b036400_0 {0 0 0};
    %vpi_call 3 84 "$display", "\012Data Path:" {0 0 0};
    %vpi_call 3 85 "$display", "  ALU inputs: A=%h, B=%h", v0x14b036ce0_0, v0x14b036db0_0 {0 0 0};
    %vpi_call 3 86 "$display", "  ALU result: %h, zero=%b", v0x14b036f50_0, v0x14b0378e0_0 {0 0 0};
    %vpi_call 3 87 "$display", "  ALU_out reg: %h", v0x14b036e80_0 {0 0 0};
    %vpi_call 3 88 "$display", "  Result MUX output: %h", v0x14b036bc0_0 {0 0 0};
    %vpi_call 3 91 "$display", "\012Register File State:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x14b037a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %vpi_call 3 93 "$display", "  x%0d = %h", v0x14b037a00_0, &A<v0x14b036090, v0x14b037a00_0 > {0 0 0};
    %load/vec4 v0x14b037a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b037a00_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call 3 97 "$display", "\012Memory State:" {0 0 0};
    %vpi_call 3 98 "$display", "  mem[0] = %h", &A<v0x14b0315a0, 0> {0 0 0};
    %vpi_call 3 99 "$display", "  mem[1] = %h", &A<v0x14b0315a0, 1> {0 0 0};
    %vpi_call 3 100 "$display", "  mem[16] = %h", &A<v0x14b0315a0, 16> {0 0 0};
    %vpi_call 3 101 "$display", "  mem[17] = %h", &A<v0x14b0315a0, 17> {0 0 0};
    %vpi_call 3 102 "$display", "  mem[18] = %h", &A<v0x14b0315a0, 18> {0 0 0};
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "logic.v";
    "cpu_tb.v";
    "cpu.v";
    "alu.v";
    "regnbit.v";
    "cu.v";
    "alu_decoder.v";
    "main_fsm.v";
    "instr_decoder.v";
    "extend.v";
    "ram.v";
    "mux3_1.v";
    "mux2_1.v";
    "regfile.v";
