Netlist file: counter.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n66_1		1	1	0	#0
top^FF_NODE~16	2	1	0	#1
top^d_en	1	0	5	#2
top^rst		2	0	5	#3
out:top^d_out~11	0	1	7	#4
out:top^d_out~10	0	1	6	#5
out:top^d_out~3	0	1	0	#6
out:top^d_out~9	1	0	3	#7
out:top^d_out~8	1	0	1	#8
out:top^d_out~2	0	1	5	#9
out:top^d_out~7	1	0	0	#10
out:top^d_out~6	0	1	2	#11
out:top^d_out~1	2	0	4	#12
out:top^d_out~5	0	1	3	#13
out:top^d_out~4	0	1	1	#14
out:top^d_out~0	0	1	4	#15
top^clock	3	0	3	#16
