Analysis & Synthesis report for PlacarELetronico
Wed Feb 19 09:18:56 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3
 14. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6
 15. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div6
 16. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div3
 17. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2
 18. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5
 20. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div5
 24. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3
 26. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2
 31. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div4
 33. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2
 35. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Div1
 37. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1
 39. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 19 09:18:56 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PlacarELetronico                            ;
; Top-level Entity Name              ; PlacarELetronico                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,473                                       ;
;     Total combinational functions  ; 2,473                                       ;
;     Dedicated logic registers      ; 212                                         ;
; Total registers                    ; 212                                         ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; PlacarELetronico   ; PlacarELetronico   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                   ; Library ;
+--------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; conversorHex.bdf                     ; yes             ; User Block Diagram/Schematic File  ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/conversorHex.bdf                     ;         ;
; Fg.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fg.vhd                               ;         ;
; Ff.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Ff.vhd                               ;         ;
; Fe.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fe.vhd                               ;         ;
; Fd.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fd.vhd                               ;         ;
; Fc.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fc.vhd                               ;         ;
; Fb.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fb.vhd                               ;         ;
; Fa.vhd                               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fa.vhd                               ;         ;
; PlacarELetronico.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/PlacarELetronico.bdf                 ;         ;
; Basquete.vhd                         ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd                         ;         ;
; Cronometro.vhd                       ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Cronometro.vhd                       ;         ;
; ControleExec.vhd                     ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControleExec.vhd                     ;         ;
; ControleBasquete.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControleBasquete.bdf                 ;         ;
; output_files/ControleExecVolei.vhd   ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ControleExecVolei.vhd   ;         ;
; output_files/ControleVolei.bdf       ; yes             ; User Block Diagram/Schematic File  ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ControleVolei.bdf       ;         ;
; output_files/Volei.vhd               ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd               ;         ;
; SeletorSaida.vhd                     ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorSaida.vhd                     ;         ;
; output_files/ControleGeralXadrez.bdf ; yes             ; User Block Diagram/Schematic File  ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ControleGeralXadrez.bdf ;         ;
; output_files/ChessClock.vhd          ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd          ;         ;
; ControladorPtBasq.vhd                ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtBasq.vhd                ;         ;
; ControladorPtVol.vhd                 ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtVol.vhd                 ;         ;
; SeletorPontos.vhd                    ; yes             ; User VHDL File                     ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorPontos.vhd                    ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                       ; /home/guchemin/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                       ; /home/guchemin/intelFPGA/18.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                       ; /home/guchemin/intelFPGA/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                       ; /home/guchemin/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; db/lpm_divide_2nl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_2nl.tdf                ;         ;
; db/sign_div_unsign_1nh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_1nh.tdf           ;         ;
; db/alt_u_div_cke.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf                 ;         ;
; db/add_sub_t3c.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/add_sub_t3c.tdf                   ;         ;
; db/add_sub_u3c.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/add_sub_u3c.tdf                   ;         ;
; db/lpm_divide_akl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_akl.tdf                ;         ;
; db/sign_div_unsign_9kh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_9kh.tdf           ;         ;
; db/alt_u_div_see.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_see.tdf                 ;         ;
; db/lpm_divide_6sl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_6sl.tdf                ;         ;
; db/sign_div_unsign_8kh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_8kh.tdf           ;         ;
; db/alt_u_div_qee.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_qee.tdf                 ;         ;
; db/lpm_divide_itl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_itl.tdf                ;         ;
; db/sign_div_unsign_klh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_klh.tdf           ;         ;
; db/alt_u_div_ihe.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_ihe.tdf                 ;         ;
; db/lpm_divide_ltl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ltl.tdf                ;         ;
; db/sign_div_unsign_nlh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_nlh.tdf           ;         ;
; db/alt_u_div_ohe.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_ohe.tdf                 ;         ;
; db/lpm_divide_ckl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ckl.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_0fe.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_0fe.tdf                 ;         ;
; db/lpm_divide_7sl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_7sl.tdf                ;         ;
; db/sign_div_unsign_akh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_akh.tdf           ;         ;
; db/alt_u_div_tee.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_tee.tdf                 ;         ;
; db/lpm_divide_8kl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_8kl.tdf                ;         ;
; db/sign_div_unsign_7kh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_7kh.tdf           ;         ;
; db/alt_u_div_oee.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_oee.tdf                 ;         ;
; db/lpm_divide_ekl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ekl.tdf                ;         ;
; db/sign_div_unsign_dkh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_dkh.tdf           ;         ;
; db/alt_u_div_4fe.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_4fe.tdf                 ;         ;
; db/lpm_divide_5sl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_5sl.tdf                ;         ;
; db/lpm_divide_8sl.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_8sl.tdf                ;         ;
; db/sign_div_unsign_ckh.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_ckh.tdf           ;         ;
; db/alt_u_div_uee.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_uee.tdf                 ;         ;
+--------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,473     ;
;                                             ;           ;
; Total combinational functions               ; 2473      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 609       ;
;     -- 3 input functions                    ; 692       ;
;     -- <=2 input functions                  ; 1172      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1714      ;
;     -- arithmetic mode                      ; 759       ;
;                                             ;           ;
; Total registers                             ; 212       ;
;     -- Dedicated logic registers            ; 212       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 63        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; sw8~input ;
; Maximum fan-out                             ; 83        ;
; Total fan-out                               ; 7318      ;
; Average fan-out                             ; 2.60      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |PlacarELetronico                            ; 2473 (2)            ; 212 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 63   ; 0            ; 0          ; |PlacarELetronico                                                                                                                                            ; PlacarELetronico    ; work         ;
;    |ControleBasquete:inst|                   ; 1039 (0)            ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst                                                                                                                      ; ControleBasquete    ; work         ;
;       |Basquete:inst|                        ; 949 (99)            ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst                                                                                                        ; Basquete            ; work         ;
;          |lpm_divide:Div0|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div0                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_ltl:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div0|lpm_divide_ltl:auto_generated                                                          ; lpm_divide_ltl      ; work         ;
;                |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                              ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_ohe:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider        ; alt_u_div_ohe       ; work         ;
;          |lpm_divide:Div1|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div1                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                          ; lpm_divide_itl      ; work         ;
;                |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                              ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider        ; alt_u_div_ihe       ; work         ;
;          |lpm_divide:Div2|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div2                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_ltl:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                          ; lpm_divide_ltl      ; work         ;
;                |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                              ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_ohe:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider        ; alt_u_div_ohe       ; work         ;
;          |lpm_divide:Div3|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div3                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div3|lpm_divide_itl:auto_generated                                                          ; lpm_divide_itl      ; work         ;
;                |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div3|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                              ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div3|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider        ; alt_u_div_ihe       ; work         ;
;          |lpm_divide:Div4|                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div4                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_5sl:auto_generated|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div4|lpm_divide_5sl:auto_generated                                                          ; lpm_divide_5sl      ; work         ;
;                |sign_div_unsign_7kh:divider| ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div4|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider                              ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_oee:divider|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div4|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider        ; alt_u_div_oee       ; work         ;
;          |lpm_divide:Div5|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div5                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_7sl:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div5|lpm_divide_7sl:auto_generated                                                          ; lpm_divide_7sl      ; work         ;
;                |sign_div_unsign_akh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div5|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider                              ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_tee:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div5|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_tee:divider        ; alt_u_div_tee       ; work         ;
;          |lpm_divide:Div6|                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div6                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_6sl:auto_generated|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div6|lpm_divide_6sl:auto_generated                                                          ; lpm_divide_6sl      ; work         ;
;                |sign_div_unsign_8kh:divider| ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div6|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                              ; sign_div_unsign_8kh ; work         ;
;                   |alt_u_div_qee:divider|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Div6|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider        ; alt_u_div_qee       ; work         ;
;          |lpm_divide:Mod0|                   ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated                                                          ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                              ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 87 (87)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider        ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod1|                   ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1|lpm_divide_2nl:auto_generated                                                          ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                              ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider        ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod2|                   ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated                                                          ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 87 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                              ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 87 (87)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider        ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod3|                   ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3|lpm_divide_2nl:auto_generated                                                          ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 130 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                              ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 130 (130)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider        ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod4|                   ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_8kl:auto_generated|  ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4|lpm_divide_8kl:auto_generated                                                          ; lpm_divide_8kl      ; work         ;
;                |sign_div_unsign_7kh:divider| ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider                              ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_oee:divider|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider        ; alt_u_div_oee       ; work         ;
;          |lpm_divide:Mod5|                   ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_ckl:auto_generated|  ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5|lpm_divide_ckl:auto_generated                                                          ; lpm_divide_ckl      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                              ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_0fe:divider|    ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider        ; alt_u_div_0fe       ; work         ;
;          |lpm_divide:Mod6|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_akl:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6|lpm_divide_akl:auto_generated                                                          ; lpm_divide_akl      ; work         ;
;                |sign_div_unsign_9kh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                              ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_see:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider        ; alt_u_div_see       ; work         ;
;       |ControleExec:inst1|                   ; 39 (39)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|ControleExec:inst1                                                                                                   ; ControleExec        ; work         ;
;       |Cronometro:inst11|                    ; 51 (51)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleBasquete:inst|Cronometro:inst11                                                                                                    ; Cronometro          ; work         ;
;    |ControleGeralXadrez:inst12|              ; 520 (2)             ; 63 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12                                                                                                                 ; ControleGeralXadrez ; work         ;
;       |ChessClock:inst|                      ; 517 (201)           ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst                                                                                                 ; ChessClock          ; work         ;
;          |lpm_divide:Div0|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;                |sign_div_unsign_ckh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;                   |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;          |lpm_divide:Div1|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7sl:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1|lpm_divide_7sl:auto_generated                                                   ; lpm_divide_7sl      ; work         ;
;                |sign_div_unsign_akh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_tee:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_tee:divider ; alt_u_div_tee       ; work         ;
;          |lpm_divide:Div2|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;                |sign_div_unsign_ckh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;                   |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;          |lpm_divide:Div3|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7sl:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3|lpm_divide_7sl:auto_generated                                                   ; lpm_divide_7sl      ; work         ;
;                |sign_div_unsign_akh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_tee:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3|lpm_divide_7sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_tee:divider ; alt_u_div_tee       ; work         ;
;          |lpm_divide:Mod0|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ekl:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0|lpm_divide_ekl:auto_generated                                                   ; lpm_divide_ekl      ; work         ;
;                |sign_div_unsign_dkh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh ; work         ;
;                   |alt_u_div_4fe:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider ; alt_u_div_4fe       ; work         ;
;          |lpm_divide:Mod1|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ckl:auto_generated|  ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_0fe:divider|    ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe       ; work         ;
;          |lpm_divide:Mod2|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ekl:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2|lpm_divide_ekl:auto_generated                                                   ; lpm_divide_ekl      ; work         ;
;                |sign_div_unsign_dkh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh ; work         ;
;                   |alt_u_div_4fe:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider ; alt_u_div_4fe       ; work         ;
;          |lpm_divide:Mod3|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ckl:auto_generated|  ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_0fe:divider|    ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe       ; work         ;
;       |Cronometro:inst11|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleGeralXadrez:inst12|Cronometro:inst11                                                                                               ; Cronometro          ; work         ;
;    |ControleVolei:inst1|                     ; 745 (0)             ; 31 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1                                                                                                                        ; ControleVolei       ; work         ;
;       |ControleExecVolei:inst|               ; 89 (89)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|ControleExecVolei:inst                                                                                                 ; ControleExecVolei   ; work         ;
;       |Volei:inst4|                          ; 656 (76)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4                                                                                                            ; Volei               ; work         ;
;          |lpm_divide:Div0|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div0                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                              ; lpm_divide_itl      ; work         ;
;                |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                  ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider            ; alt_u_div_ihe       ; work         ;
;          |lpm_divide:Div1|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div1                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                              ; lpm_divide_itl      ; work         ;
;                |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                  ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider            ; alt_u_div_ihe       ; work         ;
;          |lpm_divide:Mod0|                   ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0|lpm_divide_2nl:auto_generated                                                              ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                                  ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider            ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod1|                   ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1|lpm_divide_2nl:auto_generated                                                              ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                                  ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 127 (127)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider            ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod2|                   ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated                                                              ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                                  ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider            ; alt_u_div_cke       ; work         ;
;          |lpm_divide:Mod3|                   ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_2nl:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3|lpm_divide_2nl:auto_generated                                                              ; lpm_divide_2nl      ; work         ;
;                |sign_div_unsign_1nh:divider| ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                                  ; sign_div_unsign_1nh ; work         ;
;                   |alt_u_div_cke:divider|    ; 127 (127)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider            ; alt_u_div_cke       ; work         ;
;    |SeletorPontos:inst11|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|SeletorPontos:inst11                                                                                                                       ; SeletorPontos       ; work         ;
;    |SeletorSaida:inst9|                      ; 113 (113)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|SeletorSaida:inst9                                                                                                                         ; SeletorSaida        ; work         ;
;    |conversorHex:inst2|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst2|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
;    |conversorHex:inst3|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst3|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
;    |conversorHex:inst4|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst4|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
;    |conversorHex:inst5|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst5|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
;    |conversorHex:inst6|                      ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst6|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
;    |conversorHex:inst7|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7                                                                                                                         ; conversorHex        ; work         ;
;       |Fa_gate:inst|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fa_gate:inst                                                                                                            ; Fa_gate             ; work         ;
;       |Fb_gate:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fb_gate:inst3                                                                                                           ; Fb_gate             ; work         ;
;       |Fc_gate:inst4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fc_gate:inst4                                                                                                           ; Fc_gate             ; work         ;
;       |Fd_gate:inst5|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fd_gate:inst5                                                                                                           ; Fd_gate             ; work         ;
;       |Fe_gate:inst6|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fe_gate:inst6                                                                                                           ; Fe_gate             ; work         ;
;       |Ff_gate:inst7|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Ff_gate:inst7                                                                                                           ; Ff_gate             ; work         ;
;       |Fg_gate:inst14|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PlacarELetronico|conversorHex:inst7|Fg_gate:inst14                                                                                                          ; Fg_gate             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; ControleVolei:inst1|Volei:inst4|hex0[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex0[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex0[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex0[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex1[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex1[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex1[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex1[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex2[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex2[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex2[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex2[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex3[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex3[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex3[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex3[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex4[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex4[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex4[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex4[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex5[2]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex5[3]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex5[1]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|hex5[0]             ; SeletorPontos:inst11|Mux5                    ; yes                    ;
; ControleVolei:inst1|Volei:inst4|set_atual[2]        ; ControleVolei:inst1|Volei:inst4|set_atual[1] ; yes                    ;
; ControleVolei:inst1|Volei:inst4|set_atual[1]        ; ControleVolei:inst1|Volei:inst4|set_atual[1] ; yes                    ;
; ControleVolei:inst1|Volei:inst4|set_atual[0]        ; ControleVolei:inst1|Volei:inst4|set_atual[1] ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+--------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                   ;
+--------------------------------------------------------------+----------------------------------------------------------------------+
; ControleVolei:inst1|ControleExecVolei:inst|set_limite[0,3]   ; Stuck at VCC due to stuck port data_in                               ;
; ControleVolei:inst1|ControleExecVolei:inst|set_limite[5..31] ; Stuck at GND due to stuck port data_in                               ;
; ControleVolei:inst1|ControleExecVolei:inst|set_limite[2]     ; Merged with ControleVolei:inst1|ControleExecVolei:inst|set_limite[1] ;
; ControleBasquete:inst|dff                                    ; Merged with ControleGeralXadrez:inst12|dff                           ;
; ControleVolei:inst1|ControleExecVolei:inst|set_limite[4]     ; Merged with ControleVolei:inst1|ControleExecVolei:inst|set_limite[1] ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[31]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[31]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[30]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[30]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[29]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[29]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[28]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[28]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[27]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[27]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[26]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[26]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[25]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[25]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[24]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[24]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[23]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[23]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[22]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[22]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[21]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[21]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[20]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[20]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[19]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[19]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[18]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[18]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[17]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[17]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[16]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[16]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[15]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[15]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[12]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[12]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[11]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[11]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[10]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[10]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[9]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[9]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[6]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[6]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[4]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[4]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[2]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[2]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[1]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[1]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[0]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[0]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[14]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[14]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[13]       ; Merged with ControleBasquete:inst|Cronometro:inst11|count[13]        ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[8]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[8]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[7]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[7]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[5]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[5]         ;
; ControleGeralXadrez:inst12|Cronometro:inst11|count[3]        ; Merged with ControleBasquete:inst|Cronometro:inst11|count[3]         ;
; Total Number of Removed Registers = 64                       ;                                                                      ;
+--------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 212   ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; ControleBasquete:inst|Basquete:inst|posse[4]                   ; 10      ;
; ControleBasquete:inst|Basquete:inst|posse[3]                   ; 7       ;
; ControleBasquete:inst|Basquete:inst|periodo[0]                 ; 4       ;
; ControleBasquete:inst|Basquete:inst|minutos[1]                 ; 6       ;
; ControleBasquete:inst|Basquete:inst|minutos[3]                 ; 5       ;
; ControleGeralXadrez:inst12|ChessClock:inst|minutos_jogador0[0] ; 6       ;
; ControleGeralXadrez:inst12|ChessClock:inst|minutos_jogador1[0] ; 5       ;
; ControleBasquete:inst|Basquete:inst|cronometro_pausado         ; 3       ;
; ControleVolei:inst1|ControleExecVolei:inst|tempos_t2[1]        ; 3       ;
; ControleVolei:inst1|ControleExecVolei:inst|tempos_t1[1]        ; 3       ;
; ControleBasquete:inst|Cronometro:inst11|count[0]               ; 2       ;
; ControleBasquete:inst|Basquete:inst|pausa_invertida            ; 2       ;
; Total number of inverted registers = 12                        ;         ;
+----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PlacarELetronico|ControleVolei:inst1|ControleExecVolei:inst|sets_t2[0]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PlacarELetronico|ControleVolei:inst1|ControleExecVolei:inst|sets_t1[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|periodo[2]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|clk_counter[7]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|minutos[2]                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|minutos_jogador1[1]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|minutos_jogador0[5]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|posse[0]                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |PlacarELetronico|ControleVolei:inst1|ControleExecVolei:inst|pontos_t2[4]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|ControleExec:inst1|faltas_t1[1]             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |PlacarELetronico|ControleVolei:inst1|ControleExecVolei:inst|pontos_t1[2]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |PlacarELetronico|ControleBasquete:inst|ControleExec:inst1|pontos_t1[9]             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |PlacarELetronico|ControleBasquete:inst|ControleExec:inst1|pontos_t2[0]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|ControleExec:inst1|faltas_t2[1]             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|segundos[3]                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|decimos_jogador1[3]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|decimos_jogador0[3]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|segundos_jogador1[0]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|segundos_jogador0[1]   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|centesimos_jogador1[3] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|centesimos_jogador0[3] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|segundos_jogador1[5]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|segundos_jogador0[5]   ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|minutos_jogador0[2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|minutos[1]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |PlacarELetronico|ControleBasquete:inst|Basquete:inst|posse[4]                      ;
; 1:1                ; 3 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|Mux2                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|hex2                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PlacarELetronico|ControleGeralXadrez:inst12|ChessClock:inst|hex4[3]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|hex4                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |PlacarELetronico|SeletorSaida:inst9|Mux4                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|hex2                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |PlacarELetronico|ControleVolei:inst1|Volei:inst4|hex5                              ;
; 10:1               ; 11 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |PlacarELetronico|SeletorSaida:inst9|Mux11                                          ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |PlacarELetronico|SeletorSaida:inst9|Mux3                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div6 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 6              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8kl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleBasquete:inst|Basquete:inst|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_5sl ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControleVolei:inst1|Volei:inst4|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 212                         ;
;     CLR               ; 7                           ;
;     ENA               ; 50                          ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 6                           ;
;     SLD               ; 6                           ;
;     plain             ; 89                          ;
; cycloneiii_lcell_comb ; 2516                        ;
;     arith             ; 759                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 522                         ;
;     normal            ; 1757                        ;
;         0 data inputs ; 122                         ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 779                         ;
;         3 data inputs ; 170                         ;
;         4 data inputs ; 609                         ;
;                       ;                             ;
; Max LUT depth         ; 23.90                       ;
; Average LUT depth     ; 14.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 19 09:18:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PlacarELetronico -c PlacarELetronico
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file conversorHex.bdf
    Info (12023): Found entity 1: conversorHex
Info (12021): Found 2 design units, including 1 entities, in source file Fg.vhd
    Info (12022): Found design unit 1: Fg_gate-Fg_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fg.vhd Line: 11
    Info (12023): Found entity 1: Fg_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Ff.vhd
    Info (12022): Found design unit 1: Ff_gate-Ff_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Ff.vhd Line: 11
    Info (12023): Found entity 1: Ff_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Ff.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Fe.vhd
    Info (12022): Found design unit 1: Fe_gate-Fe_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fe.vhd Line: 11
    Info (12023): Found entity 1: Fe_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fe.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Fd.vhd
    Info (12022): Found design unit 1: Fd_gate-Fd_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fd.vhd Line: 11
    Info (12023): Found entity 1: Fd_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Fc.vhd
    Info (12022): Found design unit 1: Fc_gate-Fc_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fc.vhd Line: 11
    Info (12023): Found entity 1: Fc_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Fb.vhd
    Info (12022): Found design unit 1: Fb_gate-Fb_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fb.vhd Line: 11
    Info (12023): Found entity 1: Fb_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Fa.vhd
    Info (12022): Found design unit 1: Fa_gate-Fa_arch File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fa.vhd Line: 11
    Info (12023): Found entity 1: Fa_gate File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Fa.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file PlacarELetronico.bdf
    Info (12023): Found entity 1: PlacarELetronico
Info (12021): Found 2 design units, including 1 entities, in source file Basquete.vhd
    Info (12022): Found design unit 1: Basquete-Comportamento File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 20
    Info (12023): Found entity 1: Basquete File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Cronometro.vhd
    Info (12022): Found design unit 1: Cronometro-freq_div File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Cronometro.vhd Line: 13
    Info (12023): Found entity 1: Cronometro File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Cronometro.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pontuacaoBasquete.vhd
    Info (12022): Found design unit 1: pontuacaoBasquete-Comportamento File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/pontuacaoBasquete.vhd Line: 15
    Info (12023): Found entity 1: pontuacaoBasquete File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/pontuacaoBasquete.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ControleExec.vhd
    Info (12022): Found design unit 1: ControleExec-Comportamento File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControleExec.vhd Line: 18
    Info (12023): Found entity 1: ControleExec File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControleExec.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ControleBasquete.bdf
    Info (12023): Found entity 1: ControleBasquete
Info (12021): Found 2 design units, including 1 entities, in source file output_files/ControleExecVolei.vhd
    Info (12022): Found design unit 1: ControleExecVolei-Comportamento File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ControleExecVolei.vhd Line: 19
    Info (12023): Found entity 1: ControleExecVolei File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ControleExecVolei.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ControleVolei.bdf
    Info (12023): Found entity 1: ControleVolei
Info (12021): Found 2 design units, including 1 entities, in source file output_files/Volei.vhd
    Info (12022): Found design unit 1: Volei-Comportamento File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 21
    Info (12023): Found entity 1: Volei File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file SeletorSaida.vhd
    Info (12022): Found design unit 1: SeletorSaida-Behavioral File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorSaida.vhd Line: 16
    Info (12023): Found entity 1: SeletorSaida File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorSaida.vhd Line: 6
Warning (12019): Can't analyze file -- file output_files/ControleXadrex.vhd is missing
Warning (12019): Can't analyze file -- file output_files/Xadrez.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ControleGeralXadrez.bdf
    Info (12023): Found entity 1: ControleGeralXadrez
Info (12021): Found 2 design units, including 1 entities, in source file output_files/ChessClock.vhd
    Info (12022): Found design unit 1: ChessClock-Behavioral File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 22
    Info (12023): Found entity 1: ChessClock File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ControladorPtBasq.vhd
    Info (12022): Found design unit 1: ControladorPtBasq-Behavioral File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtBasq.vhd Line: 17
    Info (12023): Found entity 1: ControladorPtBasq File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtBasq.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ControladorPtVol.vhd
    Info (12022): Found design unit 1: ControladorPtVol-Behavioral File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtVol.vhd Line: 17
    Info (12023): Found entity 1: ControladorPtVol File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/ControladorPtVol.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file SeletorPontos.vhd
    Info (12022): Found design unit 1: SeletorPontos-Behavioral File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorPontos.vhd Line: 16
    Info (12023): Found entity 1: SeletorPontos File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/SeletorPontos.vhd Line: 6
Info (12127): Elaborating entity "PlacarELetronico" for the top level hierarchy
Info (12128): Elaborating entity "conversorHex" for hierarchy "conversorHex:inst2"
Info (12128): Elaborating entity "Fa_gate" for hierarchy "conversorHex:inst2|Fa_gate:inst"
Info (12128): Elaborating entity "Fb_gate" for hierarchy "conversorHex:inst2|Fb_gate:inst3"
Info (12128): Elaborating entity "Fc_gate" for hierarchy "conversorHex:inst2|Fc_gate:inst4"
Info (12128): Elaborating entity "Fd_gate" for hierarchy "conversorHex:inst2|Fd_gate:inst5"
Info (12128): Elaborating entity "Fe_gate" for hierarchy "conversorHex:inst2|Fe_gate:inst6"
Info (12128): Elaborating entity "Ff_gate" for hierarchy "conversorHex:inst2|Ff_gate:inst7"
Info (12128): Elaborating entity "Fg_gate" for hierarchy "conversorHex:inst2|Fg_gate:inst14"
Info (12128): Elaborating entity "SeletorSaida" for hierarchy "SeletorSaida:inst9"
Info (12128): Elaborating entity "ControleBasquete" for hierarchy "ControleBasquete:inst"
Info (12128): Elaborating entity "Basquete" for hierarchy "ControleBasquete:inst|Basquete:inst"
Warning (10492): VHDL Process Statement warning at Basquete.vhd(110): signal "pontos_t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 110
Warning (10492): VHDL Process Statement warning at Basquete.vhd(111): signal "pontos_t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 111
Warning (10492): VHDL Process Statement warning at Basquete.vhd(112): signal "pontos_t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 112
Warning (10492): VHDL Process Statement warning at Basquete.vhd(113): signal "pontos_t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 113
Warning (10492): VHDL Process Statement warning at Basquete.vhd(114): signal "pontos_t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 114
Warning (10492): VHDL Process Statement warning at Basquete.vhd(115): signal "pontos_t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 115
Warning (10492): VHDL Process Statement warning at Basquete.vhd(117): signal "minutos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 117
Warning (10492): VHDL Process Statement warning at Basquete.vhd(118): signal "minutos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 118
Warning (10492): VHDL Process Statement warning at Basquete.vhd(119): signal "segundos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 119
Warning (10492): VHDL Process Statement warning at Basquete.vhd(120): signal "segundos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 120
Warning (10492): VHDL Process Statement warning at Basquete.vhd(121): signal "posse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 121
Warning (10492): VHDL Process Statement warning at Basquete.vhd(122): signal "posse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 122
Warning (10492): VHDL Process Statement warning at Basquete.vhd(124): signal "faltas_t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 124
Warning (10492): VHDL Process Statement warning at Basquete.vhd(127): signal "periodo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 127
Warning (10492): VHDL Process Statement warning at Basquete.vhd(129): signal "faltas_t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 129
Info (12128): Elaborating entity "ControleExec" for hierarchy "ControleBasquete:inst|ControleExec:inst1"
Info (12128): Elaborating entity "Cronometro" for hierarchy "ControleBasquete:inst|Cronometro:inst11"
Warning (10492): VHDL Process Statement warning at Cronometro.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Cronometro.vhd Line: 29
Info (12128): Elaborating entity "ControladorPtBasq" for hierarchy "ControleBasquete:inst|ControladorPtBasq:inst4"
Info (12128): Elaborating entity "ControleVolei" for hierarchy "ControleVolei:inst1"
Warning (275009): Pin "sw2" not connected
Warning (275009): Pin "sw3" not connected
Warning (275009): Pin "sw4" not connected
Warning (275009): Pin "sw5" not connected
Warning (275009): Pin "pb1" not connected
Info (12128): Elaborating entity "Volei" for hierarchy "ControleVolei:inst1|Volei:inst4"
Warning (10492): VHDL Process Statement warning at Volei.vhd(41): signal "set_atual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 41
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex5", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex4", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex3", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex1", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex0", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "set_atual", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Warning (10631): VHDL Process Statement warning at Volei.vhd(24): inferring latch(es) for signal or variable "hex2", which holds its previous value in one or more paths through the process File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex2[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex2[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex2[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex2[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "set_atual[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "set_atual[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "set_atual[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex0[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex0[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex0[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex0[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex1[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex1[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex1[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex1[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex3[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex3[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex3[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex3[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex4[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex4[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex4[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex4[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex5[0]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex5[1]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex5[2]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (10041): Inferred latch for "hex5[3]" at Volei.vhd(24) File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (12128): Elaborating entity "ControleExecVolei" for hierarchy "ControleVolei:inst1|ControleExecVolei:inst"
Info (12128): Elaborating entity "ControladorPtVol" for hierarchy "ControleVolei:inst1|ControladorPtVol:inst1"
Info (12128): Elaborating entity "ControleGeralXadrez" for hierarchy "ControleGeralXadrez:inst12"
Warning (275002): No superset bus at connection
Warning (275009): Pin "sw4" not connected
Warning (275009): Pin "sw5" not connected
Warning (275009): Pin "sw6" not connected
Warning (275009): Pin "sw7" not connected
Info (12128): Elaborating entity "ChessClock" for hierarchy "ControleGeralXadrez:inst12|ChessClock:inst"
Info (12128): Elaborating entity "SeletorPontos" for hierarchy "SeletorPontos:inst11"
Info (278001): Inferred 28 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod6" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 122
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div6" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod5" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 120
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Mod1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 191
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Mod3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 198
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Div1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div5" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 119
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Div3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod4" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Mod0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Mod0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 189
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Mod2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 196
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleBasquete:inst|Basquete:inst|Div4" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Div0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 188
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleGeralXadrez:inst12|ChessClock:inst|Div2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 195
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Mod3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Div1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Mod2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Mod1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Div0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControleVolei:inst1|Volei:inst4|Mod0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 30
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 115
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod3" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf
    Info (12023): Found entity 1: lpm_divide_2nl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_2nl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_1nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf
    Info (12023): Found entity 1: alt_u_div_cke File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 122
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod6" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 122
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf
    Info (12023): Found entity 1: lpm_divide_akl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_akl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_see.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Div6" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 121
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Div6" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 121
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_6sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_8kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_qee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Div3" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 114
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Div3" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_itl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_ihe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Div2" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 113
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Div2" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 113
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ltl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_ohe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 120
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod5" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 120
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf
    Info (12023): Found entity 1: lpm_divide_ckl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ckl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_0fe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 190
Info (12133): Instantiated megafunction "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div1" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 190
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf
    Info (12023): Found entity 1: lpm_divide_7sl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_7sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tee.tdf
    Info (12023): Found entity 1: alt_u_div_tee File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_tee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 118
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod4" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 118
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf
    Info (12023): Found entity 1: lpm_divide_8kl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_8kl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_7kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf
    Info (12023): Found entity 1: alt_u_div_oee File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_oee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 189
Info (12133): Instantiated megafunction "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Mod0" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 189
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf
    Info (12023): Found entity 1: lpm_divide_ekl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_ekl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf
    Info (12023): Found entity 1: alt_u_div_4fe File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_4fe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ControleBasquete:inst|Basquete:inst|lpm_divide:Div4" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 117
Info (12133): Instantiated megafunction "ControleBasquete:inst|Basquete:inst|lpm_divide:Div4" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/Basquete.vhd Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf
    Info (12023): Found entity 1: lpm_divide_5sl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_5sl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 188
Info (12133): Instantiated megafunction "ControleGeralXadrez:inst12|ChessClock:inst|lpm_divide:Div0" with the following parameter: File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/ChessClock.vhd Line: 188
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/lpm_divide_8sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_uee.tdf Line: 26
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ControleVolei:inst1|Volei:inst4|hex3[3]" merged with LATCH primitive "ControleVolei:inst1|Volei:inst4|hex3[2]" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/output_files/Volei.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_6_result_int[0]~14" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 56
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_7_result_int[0]~16" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 61
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_8_result_int[0]~18" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 66
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_9_result_int[0]~20" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 71
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_6_result_int[0]~14" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 56
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_7_result_int[0]~16" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 61
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_8_result_int[0]~18" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 66
    Info (17048): Logic cell "ControleBasquete:inst|Basquete:inst|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_9_result_int[0]~20" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 71
    Info (17048): Logic cell "ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_6_result_int[0]~14" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 56
    Info (17048): Logic cell "ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_7_result_int[0]~16" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 61
    Info (17048): Logic cell "ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_8_result_int[0]~18" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 66
    Info (17048): Logic cell "ControleVolei:inst1|Volei:inst4|lpm_divide:Mod2|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_9_result_int[0]~20" File: /home/guchemin/Documentos/utfpr/circdigitais/ProjetoFInal/db/alt_u_div_cke.tdf Line: 71
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2537 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 2474 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 1054 megabytes
    Info: Processing ended: Wed Feb 19 09:18:56 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


