// Seed: 2056765738
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2
);
  logic id_4 = id_4;
  assign id_2 = 1;
  pmos #(1'b0) (.id_0(-1), .id_1(id_0), .id_2(1'b0), .id_3(id_2 * -1), .id_4(-1'b0));
  assign id_4 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_11;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7
  );
endmodule
