


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********
    2 00000000         ; EQU Directives
    3 00000000         ; These directives do not allocate memory
    4 00000000         ;*******************************************************
                       ********
    5 00000000         ;SYMBOL  DIRECTIVE VALUE   COMMENT
    6 00000000         ; ADC Registers
    7 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    8 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
    9 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   10 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   11 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   12 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   13 00000000 40038040 
                       ADC0_SSMUX0
                               EQU              0x40038040  ; Input channel sel
                                                            ect
   14 00000000 40038044 
                       ADC0_SSCTL0
                               EQU              0x40038044  ; Sample sequence c
                                                            ontrol
   15 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   16 00000000 40038FC4 
                       ADC0_PC EQU              0x40038FC4  ; Sample rate
   17 00000000         
   18 00000000         ; GPIO Registers 
   19 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   20 00000000         ; PORT E base address = 0x40024000
   21 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   22 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   23 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons



ARM Macro Assembler    Page 2 


   24 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   25 00000000         
   26 00000000 40005400 
                       GPIO_PORTB_DIR
                               EQU              0x40005400
   27 00000000 40005420 
                       GPIO_PORTB_AFSEL
                               EQU              0x40005420
   28 00000000 4000551C 
                       GPIO_PORTB_DEN
                               EQU              0x4000551C
   29 00000000         
   30 00000000 20001000 
                       TARGET  EQU              0x20001000
   31 00000000         ;LABEL DIRECTIVE VALUE COMMENT
   32 00000000                 AREA             sdata , DATA, READONLY
   33 00000000                 THUMB
   34 00000000 56 6F 6C 
              74 61 67 
              65 28 6D 
              56 29 3A 
              20       Volt_Text
                               DCB              "Voltage(mV): "
   35 0000000D 0D              DCB              0x0D
   36 0000000E 04              DCB              0x04
   37 0000000F 2E      DOT     DCB              0x2E
   38 00000010 0D              DCB              0x0D
   39 00000011 04              DCB              0x04
   40 00000012         
   41 00000012         ;MSG  DCB     "delaying..."
   42 00000012         
   43 00000012         ;*******************************************************
                       ********
   44 00000012         ; Program section
   45 00000012         ;*******************************************************
                       ********
   46 00000012         ;LABEL  DIRECTIVE VALUE   COMMENT
   47 00000012                 AREA             main, READONLY, CODE
   48 00000000                 THUMB
   49 00000000                 EXTERN           PULSE_INIT
   50 00000000                 EXTERN           CONVRT
   51 00000000                 EXTERN           OutStr      ; Reference externa
                                                            l subroutine 
   52 00000000                 EXTERN           InChar      ; Reference externa
                                                            l subroutine 
   53 00000000                 EXPORT           __main
   54 00000000                 ENTRY
   55 00000000         
   56 00000000         __main
   57 00000000 F000 F832       BL               ATD_Init
   58 00000004         ; PD 3,2,1,0 for A/D (AIN4,5,6,7)
   59 00000004         ; PB 0,1,2,3 for display
   60 00000004         ATD_Sample
   61 00000004 F44F 77A5       MOV              R7, #330
   62 00000008 F44F 5880       MOV              R8, #4096
   63 0000000C F04F 0A0A       MOV              R10, #10
   64 00000010 F64F 76FF       LDR              R6, = 0x0000FFFF



ARM Macro Assembler    Page 3 


   65 00000014         
   66 00000014         ; start sampling routine
   67 00000014         ATD_Sample_start
   68 00000014 4B35            LDR              R3, =ADC0_RIS ; preload interru
                                                            pt address
   69 00000016 4C36            LDR              R4, =ADC0_SSFIFO3 ; preload res
                                                            ult address
   70 00000018 4A36            LDR              R2, =ADC0_PSSI
   71 0000001A         
   72 0000001A 6810            LDR              R0, [R2]
   73 0000001C F040 000F       ORR              R0, R0, #0x0F ; set bit 3 to en
                                                            able seq'r 3
   74 00000020 6010            STR              R0, [R2]
   75 00000022 BF00            NOP
   76 00000024 BF00            NOP
   77 00000026 BF00            NOP
   78 00000028         
   79 00000028 6818            LDR              R0, [R3]    ; check if sample i
                                                            s complete
   80 0000002A F010 0008       ANDS             R0, R0, #0x08
   81 0000002E D1F1            BNE              ATD_Sample_start
   82 00000030         
   83 00000030 6823            LDR              R3, [R4]    ; load results
   84 00000032 FB03 F307       MUL              R3, R3, R7  ; value = value * 3
                                                            30
   85 00000036 FBB3 F3F8       UDIV             R3, R3, R8  ; value = value / 4
                                                            096
   86 0000003A EBA3 0906       SUB              R9, R3, R6
   87 0000003E F1B9 0F14       CMP              R9,#20
   88 00000042 DC05            BGT              PRINT
   89 00000044 EBA6 0903       SUB              R9, R6, R3
   90 00000048 F1B9 0F14       CMP              R9,#20
   91 0000004C DC00            BGT              PRINT
   92 0000004E E7E1            B                ATD_Sample_start
   93 00000050         
   94 00000050         PRINT
   95 00000050 461E            MOV              R6, R3      ; save the last val
                                                            ue
   96 00000052 FB03 F30A       MUL              R3,R3,R10
   97 00000056 4D28            LDR              R5,=Volt_Text
   98 00000058 F7FF FFFE       BL               OutStr
   99 0000005C 4D27            LDR              R5, = TARGET
  100 0000005E F7FF FFFE       BL               CONVRT
  101 00000062 F7FF FFFE       BL               OutStr
  102 00000066 E7D5            B                ATD_Sample_start ; Return from 
                                                            caller
  103 00000068         
  104 00000068         ATD_Init
  105 00000068         
  106 00000068         ; Start clocks for features to be used
  107 00000068         
  108 00000068 4925            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
  109 0000006A 6808            LDR              R0, [R1]
  110 0000006C F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
  111 00000070 6008            STR              R0, [R1]
  112 00000072 BF00            NOP                          ; Let clock stabili



ARM Macro Assembler    Page 4 


                                                            ze
  113 00000074 BF00            NOP
  114 00000076 BF00            NOP
  115 00000078         
  116 00000078 4922            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
  117 0000007A 6808            LDR              R0, [R1]
  118 0000007C F040 0012       ORR              R0, R0, #0x12 ;!!!! set bit 4 t
                                                            o enable port E clo
                                                            ck and bit 1 to ena
                                                            ble port B
  119 00000080 6008            STR              R0, [R1]
  120 00000082 BF00            NOP                          ; Let clock stabili
                                                            ze
  121 00000084 BF00            NOP
  122 00000086 BF00            NOP
  123 00000088         
  124 00000088         ; Setup GPIO to make PE3 input for ADC0 
  125 00000088         
  126 00000088         ; Enable alternate functions
  127 00000088 491F            LDR              R1, =PORTE_AFSEL
  128 0000008A 6808            LDR              R0, [R1]
  129 0000008C F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
  130 00000090 6008            STR              R0, [R1]
  131 00000092         ; PCTL does not have to be configured since ADC0 is auto
                       matically selected
  132 00000092         ; when port pin is set to analog.
  133 00000092         
  134 00000092         ; Disable digital on  PE3
  135 00000092 491E            LDR              R1, =PORTE_DEN
  136 00000094 6808            LDR              R0, [R1]
  137 00000096 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable digital on 
                                                            PE3
  138 0000009A 6008            STR              R0, [R1]
  139 0000009C         
  140 0000009C         ; Eanable analog on PE3
  141 0000009C 491C            LDR              R1, =PORTE_AMSEL
  142 0000009E 6808            LDR              R0, [R1]
  143 000000A0 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able analog on PE3
  144 000000A4 6008            STR              R0, [R1]
  145 000000A6         
  146 000000A6         ; Setup ADC
  147 000000A6         ; Disable sequencer while ADC setup
  148 000000A6 491B            LDR              R1, =ADC0_ACTSS
  149 000000A8 6808            LDR              R0, [R1]
  150 000000AA F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq'r 3
  151 000000AE 6008            STR              R0, [R1]
  152 000000B0         
  153 000000B0         ; Disable interrupts
  154 000000B0 4919            LDR              R1, =ADC0_IM
  155 000000B2 6808            LDR              R0, [R1]
  156 000000B4 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            not use interrupts
  157 000000B8 6008            STR              R0, [R1]    ; 



ARM Macro Assembler    Page 5 


  158 000000BA         
  159 000000BA         ; Select trigger source
  160 000000BA 4918            LDR              R1, =ADC0_EMUX
  161 000000BC 6808            LDR              R0, [R1]
  162 000000BE F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select softw
                                                            are
  163 000000C2 6008            STR              R0, [R1]    ; trigger
  164 000000C4         
  165 000000C4         ; Select input channel
  166 000000C4 4916            LDR              R1, =ADC0_SSMUX0
  167 000000C6 6808            LDR              R0, [R1]
  168 000000C8         ; clear bits 15:12 to select AIN0 (PE3)
  169 000000C8 6008            STR              R0, [R1]    ; 
  170 000000CA         
  171 000000CA         ; Config sample sequence   
  172 000000CA 4916            LDR              R1, =ADC0_SSCTL0
  173 000000CC 6808            LDR              R0, [R1]
  174 000000CE F020 0006       BIC              R0, R0, #0x0006 ; set bits 2:1 
                                                            (IE0, END0)
  175 000000D2 6008            STR              R0, [R1]
  176 000000D4         
  177 000000D4         ; Set sample rate
  178 000000D4 4914            LDR              R1, =ADC0_PC
  179 000000D6 6808            LDR              R0, [R1]
  180 000000D8 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             0x01 for 125k sps
  181 000000DC 6008            STR              R0, [R1]
  182 000000DE         
  183 000000DE         ; Done with setup, enable sequencer
  184 000000DE 490D            LDR              R1, =ADC0_ACTSS
  185 000000E0 6808            LDR              R0, [R1]
  186 000000E2 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq'r 3
  187 000000E6 6008            STR              R0, [R1]
  188 000000E8         
  189 000000E8 4770            BX               LR          ; Return from calle
                                                            r
  190 000000EA         
  191 000000EA         ;*******************************************************
                       ********
  192 000000EA         ; End of the program section
  193 000000EA         ;*******************************************************
                       ********
  194 000000EA         ;LABEL  DIRECTIVE VALUE   COMMENT
  195 000000EA                 END
              00 00 40038004 
              400380A8 
              40038028 
              00000000 
              20001000 
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              40038000 
              40038008 
              40038014 



ARM Macro Assembler    Page 6 


              40038040 
              40038044 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\q1.d -o.\objects\q1.o -I.\RTE\_q1 -ID:\Keil_v5\ARM\PA
CK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -ID:\Keil_v5\ARM\CMSIS\Include --
predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --predefine=
"TM4C123GH6PM SETA 1" --list=.\listings\q1.lst q1.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DOT 0000000F

Symbol: DOT
   Definitions
      At line 37 in file q1.s
   Uses
      None
Comment: DOT unused
Volt_Text 00000000

Symbol: Volt_Text
   Definitions
      At line 34 in file q1.s
   Uses
      At line 97 in file q1.s
Comment: Volt_Text used once
sdata 00000000

Symbol: sdata
   Definitions
      At line 32 in file q1.s
   Uses
      None
Comment: sdata unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

ATD_Init 00000068

Symbol: ATD_Init
   Definitions
      At line 104 in file q1.s
   Uses
      At line 57 in file q1.s
Comment: ATD_Init used once
ATD_Sample 00000004

Symbol: ATD_Sample
   Definitions
      At line 60 in file q1.s
   Uses
      None
Comment: ATD_Sample unused
ATD_Sample_start 00000014

Symbol: ATD_Sample_start
   Definitions
      At line 67 in file q1.s
   Uses
      At line 81 in file q1.s
      At line 92 in file q1.s
      At line 102 in file q1.s

PRINT 00000050

Symbol: PRINT
   Definitions
      At line 94 in file q1.s
   Uses
      At line 88 in file q1.s
      At line 91 in file q1.s

__main 00000000

Symbol: __main
   Definitions
      At line 56 in file q1.s
   Uses
      At line 53 in file q1.s
Comment: __main used once
main 00000000

Symbol: main
   Definitions
      At line 47 in file q1.s
   Uses
      None
Comment: main unused
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 8 in file q1.s
   Uses
      At line 148 in file q1.s
      At line 184 in file q1.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 11 in file q1.s
   Uses
      At line 160 in file q1.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 10 in file q1.s
   Uses
      At line 154 in file q1.s
Comment: ADC0_IM used once
ADC0_PC 40038FC4

Symbol: ADC0_PC
   Definitions
      At line 16 in file q1.s
   Uses
      At line 178 in file q1.s
Comment: ADC0_PC used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 12 in file q1.s
   Uses
      At line 70 in file q1.s
Comment: ADC0_PSSI used once
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 9 in file q1.s
   Uses
      At line 68 in file q1.s
Comment: ADC0_RIS used once
ADC0_SSCTL0 40038044

Symbol: ADC0_SSCTL0
   Definitions
      At line 14 in file q1.s
   Uses
      At line 172 in file q1.s
Comment: ADC0_SSCTL0 used once
ADC0_SSFIFO3 400380A8




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSFIFO3
   Definitions
      At line 15 in file q1.s
   Uses
      At line 69 in file q1.s
Comment: ADC0_SSFIFO3 used once
ADC0_SSMUX0 40038040

Symbol: ADC0_SSMUX0
   Definitions
      At line 13 in file q1.s
   Uses
      At line 166 in file q1.s
Comment: ADC0_SSMUX0 used once
GPIO_PORTB_AFSEL 40005420

Symbol: GPIO_PORTB_AFSEL
   Definitions
      At line 27 in file q1.s
   Uses
      None
Comment: GPIO_PORTB_AFSEL unused
GPIO_PORTB_DEN 4000551C

Symbol: GPIO_PORTB_DEN
   Definitions
      At line 28 in file q1.s
   Uses
      None
Comment: GPIO_PORTB_DEN unused
GPIO_PORTB_DIR 40005400

Symbol: GPIO_PORTB_DIR
   Definitions
      At line 26 in file q1.s
   Uses
      None
Comment: GPIO_PORTB_DIR unused
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 23 in file q1.s
   Uses
      At line 127 in file q1.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 24 in file q1.s
   Uses
      At line 141 in file q1.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 21 in file q1.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 135 in file q1.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 22 in file q1.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 7 in file q1.s
   Uses
      At line 108 in file q1.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 19 in file q1.s
   Uses
      At line 116 in file q1.s
Comment: RCGCGPIO used once
TARGET 20001000

Symbol: TARGET
   Definitions
      At line 30 in file q1.s
   Uses
      At line 99 in file q1.s
Comment: TARGET used once
19 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CONVRT 00000000

Symbol: CONVRT
   Definitions
      At line 50 in file q1.s
   Uses
      At line 100 in file q1.s
Comment: CONVRT used once
InChar 00000000

Symbol: InChar
   Definitions
      At line 52 in file q1.s
   Uses
      None
Comment: InChar unused
OutStr 00000000

Symbol: OutStr
   Definitions
      At line 51 in file q1.s
   Uses
      At line 98 in file q1.s
      At line 101 in file q1.s

PULSE_INIT 00000000

Symbol: PULSE_INIT
   Definitions
      At line 49 in file q1.s
   Uses
      None
Comment: PULSE_INIT unused
4 symbols
368 symbols in table
