#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 23 15:09:28 2022
# Process ID: 16360
# Current directory: C:/Vivado_project/RISC_V_mem_rf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20916 C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.xpr
# Log file: C:/Vivado_project/RISC_V_mem_rf/vivado.log
# Journal file: C:/Vivado_project/RISC_V_mem_rf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 740.996 ; gain = 109.730
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ram.txt
set_property FILE_TYPE {Memory Initialization Files} [get_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ram.txt]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Mon Oct 24 12:43:51 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 24 23:22:20 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 24 23:23:14 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 24 23:47:16 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 11:46:44 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [VRFC 10-3283] element index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3283] element index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 25 11:47:28 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 25 11:47:28 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 802.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_top_behav -key {Behavioral:sim_1:Functional:RISC_V_top} -tclbatch {RISC_V_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 840.016 ; gain = 37.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 842.504 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_top_behav -key {Behavioral:sim_1:Functional:RISC_V_top} -tclbatch {RISC_V_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Oct 25 12:07:01 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_top_behav -key {Behavioral:sim_1:Functional:RISC_V_top} -tclbatch {RISC_V_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_top_behav xil_defaultlib.RISC_V_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_top_behav -key {Behavioral:sim_1:Functional:RISC_V_top} -tclbatch {RISC_V_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top RISC_V_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RISC_V_tb
WARNING: [XSIM 43-3373] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 61. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 25 12:09:52 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 25 12:09:52 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 842.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
$finish called at time : 80 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 842.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.145 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RISC_V_tb
WARNING: [XSIM 43-3373] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 58. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
$finish called at time : 80 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v:46]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RISC_V_tb
WARNING: [XSIM 43-3373] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 59. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
$finish called at time : 80 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 42
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} -line 42
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 42
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RISC_V_tb
WARNING: [XSIM 43-3373] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 58. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 42 in file 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v' not restored because it is no longer a breakable line.
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
$finish called at time : 80 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 47
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} -line 47
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v} 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3283] element index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 47 in file 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v' not restored because it is no longer a breakable line.
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
WARNING: [VRFC 10-3705] select index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3705] select index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index 3 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:12]
WARNING: [VRFC 10-3283] element index 2 into 'WS_mux' is out of bounds [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v:13]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/wrapper_RISC_V.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/wrapper_RISC_V.v
update_compile_order -fileset sources_1
file mkdir C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1
file mkdir C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/constrs_1/new/constr.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 15:26:01 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
close_project
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
close [ open C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v w ]
add_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 16:08:27 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 16:37:25 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1023.129 ; gain = 3.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.113 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Oct 25 16:48:34 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.801 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sim_1\new\RISC_V_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 17:16:25 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 25 17:17:48 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1039.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1039.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1039.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1049.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.023 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1049.023 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1050.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.105 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 26 15:21:45 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 26 15:21:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1051.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.375 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ram.txt, while loading at index: 5
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.375 ; gain = 0.000
