<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6260087 - Embedded configurable logic ASIC - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Embedded configurable logic ASIC"><meta name="DC.contributor" content="Web Chang" scheme="inventor"><meta name="DC.contributor" content="Web Chang" scheme="assignee"><meta name="DC.date" content="1999-3-3" scheme="dateSubmitted"><meta name="DC.description" content="An Application Specific Integrated Circuit (“ASIC”) (10, 30 and 40), which includes at least one hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48), also includes a programmable logic block (“PLB”) (26). The PLB (26) is electrically programmable for performing at least one function that complements a function performed using the hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48). The presence of the PLB (26) in the ASIC providing system builders with an opportunity to readily differentiate products within their respective product lines by adding particular functions to the ASIC, and to also functionally differentiate among various products offered by competing system builders."><meta name="DC.date" content="2001-7-10" scheme="issued"><meta name="DC.relation" content="US:5687325" scheme="references"><meta name="DC.relation" content="US:5841790" scheme="references"><meta name="citation_patent_number" content="US:6260087"><meta name="citation_patent_application_number" content="US:09/261,244"><link rel="canonical" href="http://www.google.com/patents/US6260087"/><meta property="og:url" content="http://www.google.com/patents/US6260087"/><meta name="title" content="Patent US6260087 - Embedded configurable logic ASIC"/><meta name="description" content="An Application Specific Integrated Circuit (“ASIC”) (10, 30 and 40), which includes at least one hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48), also includes a programmable logic block (“PLB”) (26). The PLB (26) is electrically programmable for performing at least one function that complements a function performed using the hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48). The presence of the PLB (26) in the ASIC providing system builders with an opportunity to readily differentiate products within their respective product lines by adding particular functions to the ASIC, and to also functionally differentiate among various products offered by competing system builders."/><meta property="og:title" content="Patent US6260087 - Embedded configurable logic ASIC"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("_1TsU4WFIKmssQSQ-oCgCQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("_1TsU4WFIKmssQSQ-oCgCQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6260087?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6260087"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=9a1VBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6260087&amp;usg=AFQjCNGdI4mobyM4BLJ9pU3_Nz-Y6q3awQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6260087.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6260087.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6260087" style="display:none"><span itemprop="description">An Application Specific Integrated Circuit (“ASIC”) (10, 30 and 40), which includes at least one hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48), also includes a programmable logic block (“PLB”) (26). The PLB (26) is electrically programmable for performing...</span><span itemprop="url">http://www.google.com/patents/US6260087?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6260087 - Embedded configurable logic ASIC</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6260087 - Embedded configurable logic ASIC" title="Patent US6260087 - Embedded configurable logic ASIC"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6260087 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/261,244</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 10, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 3, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 3, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09261244, </span><span class="patent-bibdata-value">261244, </span><span class="patent-bibdata-value">US 6260087 B1, </span><span class="patent-bibdata-value">US 6260087B1, </span><span class="patent-bibdata-value">US-B1-6260087, </span><span class="patent-bibdata-value">US6260087 B1, </span><span class="patent-bibdata-value">US6260087B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Web+Chang%22">Web Chang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Web+Chang%22">Web Chang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6260087.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6260087.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6260087.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (78),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6260087&usg=AFQjCNG66dLgL-KjX1MG1EfO8wjvaQJRhQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6260087&usg=AFQjCNFHIdpGIZHiTmUYNAIAAnQwUy6AXg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6260087B1%26KC%3DB1%26FT%3DD&usg=AFQjCNH75lf6MyzQWfh297RI53Ita_Kvtg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54790987" lang="EN" load-source="patent-office">Embedded configurable logic ASIC</invention-title></span><br><span class="patent-number">US 6260087 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72582546" lang="EN" load-source="patent-office"> <div class="abstract">An Application Specific Integrated Circuit (“ASIC”) (<b>10, 30 </b>and <b>40</b>), which includes at least one hardware, non-programmable functional block (<b>12, 14, 16, 18, 22, 32, 44, 46 </b>and <b>48</b>), also includes a programmable logic block (“PLB”) (<b>26</b>). The PLB (<b>26</b>) is electrically programmable for performing at least one function that complements a function performed using the hardware, non-programmable functional block (<b>12, 14, 16, 18, 22, 32, 44, 46 </b>and <b>48</b>). The presence of the PLB (<b>26</b>) in the ASIC providing system builders with an opportunity to readily differentiate products within their respective product lines by adding particular functions to the ASIC, and to also functionally differentiate among various products offered by competing system builders.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(3)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6260087B1/US06260087-20010710-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6260087B1/US06260087-20010710-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6260087B1/US06260087-20010710-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6260087B1/US06260087-20010710-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6260087B1/US06260087-20010710-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6260087B1/US06260087-20010710-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(31)</span></span></div><div class="patent-text"><div mxw-id="PCLM28667353" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6260087-B1-CLM-00001" class="claim">
      <div class="claim-text">1. In an application specific integrated circuit (“ASIC”) that includes at least one hardware, non-programmable functional block adapted for performing a function, an improvement comprising:</div>
      <div class="claim-text">a programmable logic block (“PLB”) included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6260087-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The ASIC of claim <b>1</b> wherein the hardware, non-programmable functional block is a bus interface block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6260087-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The ASIC of claim <b>2</b> wherein the bus interface block is an Industry Standard Architecture (“ISA”) bus interface block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6260087-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The ASIC of claim <b>2</b> wherein the bus interface block is an Peripheral Component Interconnect (“PCI”) bus interface block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6260087-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The ASIC of claim <b>2</b> wherein the bus interface block is a Universial Serial Bus (“USB”) block<sup>˜</sup>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6260087-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The ASIC of claim <b>1</b> the ASIC is a PCI Bus Controller (“PCIBC”).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6260087-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The ASIC of claim <b>6</b> wherein the hardware, non-programmable functional block of the PCIBC is a First-In/First-Out (“FIFO”) block, and a second hardware, non-programmable functional block included in the PCIBC is a processor block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6260087-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The ASIC of claim <b>7</b> wherein the processor block is a Reduced Instruction Set Computer (“RISC”) microprocessor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6260087-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The ASIC of claim <b>1</b> wherein the ASIC is a Smart Card Controller (“SCC”).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6260087-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The ASIC of claim <b>9</b> wherein the hardware, non-programmable functional block of the SCC is a Serial Data I/O (“SIO”) block, and the SCC includes a second hardware, non-programmable functional block that is a processor block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6260087-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The ASIC of claim <b>10</b> wherein the processor block is a RISC microprocessor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6260087-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The ASIC of claim <b>1</b> wherein the ASIC is a RF Datacom Integrated Circuit (“RFDIC”).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6260087-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The ASIC of claim <b>12</b> wherein the hardware, non-programmable functional block of the RFDIC is an Up/Down Frequency Converter block, and the RFDIC includes a second hardware, non-programmable functional block that is a processor block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6260087-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The ASIC of claim <b>13</b> wherein the processor block is a Digital Signal Processor (“DSP”).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6260087-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The ASIC of claim <b>12</b> wherein the hardware, non-programmable functional block of the RFDIC is a Frequency-Hopping Spread-Spectrum Modulator/Demodulator block, and the RFDIC includes a second hardware, non-programmable functional block that is a processor block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6260087-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The ASIC of claim <b>15</b> wherein the processor block is a DSP.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6260087-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The ASIC of claim <b>12</b> wherein the hardware, non-programmable functional block of the RFDIC is a Base-band Analog-to-Digital Converter (“ADC”) and Digital-to-Analog (“DAC”) block, and the RFDIC includes a second hardware, non-programmable functional block that is a processor block.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6260087-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The ASIC of claim <b>17</b> wherein the processor block is a DSP.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6260087-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The ASIC of claim <b>17</b> wherein the processor block is a RISC microprocessor.</div>
    </div>
    </div> <div class="claim"> <div num="20" id="US-6260087-B1-CLM-00020" class="claim">
      <div class="claim-text">20. An ASIC comprising:</div>
      <div class="claim-text">a hardware, non-programmable functional block which is adapted for performing a functions; and </div>
      <div class="claim-text">a PLB that is electrically programmable for performing, during normal operation of the ASIC, at least one function that complements a function performed by said hardware, non-programmable functional block. </div>
    </div>
    </div> <div class="claim"> <div num="21" id="US-6260087-B1-CLM-00021" class="claim">
      <div class="claim-text">21. In a PCIBC ASIC that includes at least:</div>
      <div class="claim-text">a first hardware, non-programmable FIFO functional block; and </div>
      <div class="claim-text">a second hardware, non-programmable processor functional block; </div>
      <div class="claim-text">an improvement comprising:</div>
      <div class="claim-text">a PLB included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable FIFO functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6260087-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The ASIC of claim <b>21</b> wherein the processor block is a RISC microprocessor.</div>
    </div>
    </div> <div class="claim"> <div num="23" id="US-6260087-B1-CLM-00023" class="claim">
      <div class="claim-text">23. In a SCC ASIC that includes at least:</div>
      <div class="claim-text">a first hardware, non-programmable SIO functional block; and </div>
      <div class="claim-text">a second hardware, non-programmable processor functional block; </div>
      <div class="claim-text">an improvement comprising:</div>
      <div class="claim-text">a PLB included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable SIO functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6260087-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The ASIC of claim <b>23</b> wherein the processor block is a RISC microprocessor.</div>
    </div>
    </div> <div class="claim"> <div num="25" id="US-6260087-B1-CLM-00025" class="claim">
      <div class="claim-text">25. In a RFDIC ASIC that includes at least:</div>
      <div class="claim-text">a first hardware, non-programmable Up/Down Frequency Converter functional block; and </div>
      <div class="claim-text">a second hardware, non-programmable processor functional block; </div>
      <div class="claim-text">an improvement comprising:</div>
      <div class="claim-text">a PLB included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable Up/Down Frequency Converter functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6260087-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The ASIC of claim <b>25</b> wherein the processor block is a DSP.</div>
    </div>
    </div> <div class="claim"> <div num="27" id="US-6260087-B1-CLM-00027" class="claim">
      <div class="claim-text">27. In a RFDIC ASIC that includes at least:</div>
      <div class="claim-text">a first hardware, non-programmable Frequency-Hopping Spread-Spectrum Modulator/Demodulator functional block; and </div>
      <div class="claim-text">a second hardware, non-programmable processor functional block; </div>
      <div class="claim-text">an improvement comprising:</div>
      <div class="claim-text">a PLB included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable Frequency-Hopping Spread-Spectrum Modulator/Demodulator functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6260087-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The ASIC of claim <b>27</b> wherein the processor block is a DSP.</div>
    </div>
    </div> <div class="claim"> <div num="29" id="US-6260087-B1-CLM-00029" class="claim">
      <div class="claim-text">29. In a RFDIC ASIC that includes at least:</div>
      <div class="claim-text">a first hardware, non-programmable Base-band ADC and DAC functional block; and </div>
      <div class="claim-text">a second hardware, non-programmable processor functional block; </div>
      <div class="claim-text">an improvement comprising:</div>
      <div class="claim-text">a PLB included in the ASIC, said PLB being electrically programmable for performing, during normal operation of the ASIC, at least one function that complements the function performed using the hardware, non-programmable Base-band ADC and DAC functional block. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6260087-B1-CLM-00030" class="claim">
      <div class="claim-text">30. The ASIC of claim <b>29</b> wherein the processor block is a DSP.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6260087-B1-CLM-00031" class="claim">
      <div class="claim-text">31. The ASIC of claim <b>29</b> wherein the processor block is a RISC microprocessor.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54598954" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates generally to designing integrated circuits (“ICs”) and, more particularly, to the design of Application Specific Integrated Circuits (“ASICs”).</p>
    <p>2. Description of the Prior Art</p>
    <p>ASICs are used extensively throughout digital computers and other types of electronic circuits. For example, ASIC System Logic Controller (“SLC”) ICs perform various functions essential to a digital computer's operation including, in many instances, interfacing between a high-speed CPU bus and a slower speed Input/output (“I/O”) bus. Similarly, an ASIC super I/O IC, which is coupled to a digital computer's slower speed I/O bus, provides one or more serial ports, one or more parallel ports, a floppy diskette drive controller, and an interface for an Integrated Drive Electronics (“IDE”) hard disk drive. Via a Small Computer System Interface (“SCSI”) bus, ASICs also interface between a digital computer system's bus and a peripheral device, such as a disk drive, a printer, a scanner, a tape drive, a CD ROM drive or an optical storage drive. Computer display controller cards; Video on Demand set-top boxes; communication network systems such as 10BaseT, 100BaseT and Gigabit Ethernet hubs, switches and routers; industrial embedded controllers such as those used in automobiles, process monitoring and control, portable and cellular telephones, games and household appliances; as well as special purpose systems used to access the Internet all use ASICs.</p>
    <p>Because ASICs provide a truly cost-effective way of implementing a large number of digital logic circuits to perform a particular function, ASIC designers and IC fabricators have developed certain techniques for reducing the difficulty, expense and time required to design and debug an ASIC, and to manufacture the ASIC in quantity. One technique to facilitate implementing ASICs is known as a Gate Array. Using a Gate Array, an ASIC designer merely specifies interconnections among individual digital logic circuits arranged in a pre-specified two-dimensional array of logic gates. Alternatively, a designer may specify an ASIC by selecting Standard Cells from among a library of cells provided by an IC fabricator, specifying the location for Standard Cells on an IC chip, and specifying interconnections among the selected Standard Cells.</p>
    <p>Because experience has established that ASICs are cost-effective, the number of circuits included in and the complexity of ASIC designs increases year by year. Obviously, increasing ASIC complexity increases the likelihood of design errors in engineering prototypes, and also increases the number of iterations required to obtain a design that is commercially practical.</p>
    <p>Moreover, not only are ASIC designs becoming ever more complex, ASIC fabrication techniques are also advancing year by year. In the foreseeable future, ASIC geometry will decreases from 0.35 micron feature size to 0.25 micron, 0.18 micron or even smaller feature size, while the size of IC wafers used for ASIC fabrication will concurrently increase in diameter from 6 inches to 8 inches, and to 12 inches. More complex ASIC designs will also require increasing the number of metalization layers from the 2 or 3 layers used at present to 5 or more layers of metalization. Fabricating each layer of metalization requires a different IC mask. The compounding effects of using ever smaller feature size on ever larger diameter IC wafers with an increasing number of metalization layers will significantly increase the Non-Recurring Expense (“NRE”) of ASIC design, debugging and development.</p>
    <p>For example, in the future the price of masks used in ASIC fabrication will increase from $2,000 per mask at present for 0.8 micron feature size geometry on a 6 inch diameter wafer to $10,000 per mask for 0.35 micron feature size geometry on an 8 inch diameter wafer. Consequently, because an average of seventeen (17) to thirty (30) masks will, in general, be required to fabricate future ASICs, NRE for each engineering prototype run will increase from $50,000 to $90,000 at present to perhaps $250,000 in the foreseeable future. An anticipated increase in wafer diameter from 8 inches to 12 inches will further increase the NRE for fabricating engineering prototypes.</p>
    <p>Compounding all of the preceding technological considerations, that will surely increase the NRE of ASIC engineering, is the business reality that product life cycles continue to decrease. Traditional 4 to 8 week turn-arounds for fabricating an ASIC engineering prototype combined with 12 to 14 week lead times for ASIC production are becoming too long for product life cycles. Ever decreasing product life cycles in comparison with an ASIC's production cycle makes ASIC inventory control more difficult. For example, a particular ASIC design may become obsolete before exhausting a conventional three month inventory of the ASIC product.</p>
    <p>There exist alternative ICs which digital logic designers may, in some instances, substitute for an ASIC. These alternatives, some of which are known as Field Programmable Gate Arrays (“FPGAs”), Programmable Array Logic (“PALs”),or Gate Array Logic (“GALs”), permit a digital logic designer to electronically program an IC to perform an application specific digital logic function. Moreover, some of these devices are electronically re-programmable, which, obviously, dramatically shortens the time for, and expense of fabricating and debugging a prototype ASIC. Consequently, electronically creating an ASIC by merely programming a standard IC appears highly desirable in comparison with physically manufacturing an ASIC. Unfortunately, in many instances presently available programmable logic devices such as FPGAs, PALs and GALs prove excessively expensive, particularly for high-volume products. Moreover, such ICs cannot, in general, provide a circuit density and/or circuit performance comparable to those readily obtainable using ASICs, i.e. levels of circuit density and/or performance that are necessary to produce a state-of-the-art product.</p>
    <p>To address the preceding difficulties in ASIC prototype fabrication, Laser Programmable Gate Arrays (“LPGA”) have been developed which permits prototyping an ASIC in one day. However, LPGAs are suitable only for low volume ASIC production, while mass production requires conventional ASIC fabrication. Moreover, because a LPGA is a Gate Array, it cannot provide the circuit density of a conventional ASIC, nor can it achieve an ASIC's electrical performance. Moreover, laser ASIC prototyping appears to require complicated, expensive, high-precision prototyping equipment that must be located in a centralized facility to which designs are transmitted for prototype fabrication. Finally, it appears that it will be difficult for laser prototyping to effectively and fully exploit the small feature size that foreseeable ASICs will employ, or large number of devices which such ICs will provide. Thus, while ASIC prototype fabrication using LPGAs, in some instances, offers an improvement over conventional ASIC prototype fabrication, the NRE still remains costly in comparison with directly re-programmable FPGAS, PALs or GALS, and implementing an ASIC using a LPGA remains less convenient and more opaque to IC designers than directly programmable devices.</p>
    <p>To obviate the preceding difficulties in ASIC design U.S. Pat. No. 5,687,325 discloses an application specific field programmable gate array (“ASFPGA”) that includes at least two fixed functional units in a single IC chip. Depending upon a specific application for the ASFPGA, the fixed functional units may include one or more bus interfaces, event timers, an interrupt controller, a Direct Memory Access (“DMA”) controller, system timers, a realtime clock, a Random Access Memory (“RAM”), a clock synthesizer, a RAM Digital-to-Analog Converter (“DAC”), a display interface, a register file, a compressed image encoder/decoder (“CODEC”), a micro-controller, or similar functional units. The ASFPGA also includes a general purpose field programmable gate array (“FPGA”). The FPGA is configurable to effect a specific digital logic circuit interconnection between fixed functional units. After the FPGA has been configured, the fixed functional units together with the FPGA perform all the functions specified for a particular ASIC design.</p>
    <p>An alternative way of obviating the preceding difficulties, designers of ASICs have begun including pre-designed functional blocks in the ASICS. Presently functional blocks are available for ASIC design which include a Dynamic Random Access Memory (“DRAM”) block, a Static Random Access Memory (“SRAM”) block, an Electronically Erasable Programmable Read Only Memory (“EEPROM”) block, a FLASH Memory block, a First-In/First-Out (“FIFO”) block, a Reduced Instruction Set Computer (“RISC”) microprocessor block, a Digital Signal Processor (“DSP”) block, bus interface blocks such as an Industry Standard Architecture (“ISA”) bus interface block, an Extended Industry Standard Architecture (“EISA”) bus interface block, a Video Electronics Standards Association (“VESA”) bus interface block, a Peripheral Component Interconnect (“PCI”) bus interface block, a Universal Serial Bus (USB″), an Up/Down Frequency Converter block, a Frequency-Hopping Spread-Spectrum Modulator/Demodulator block, a Baseband Analog-to-Digital Converter (“ADC”) and DAC block, a Serial Data I/O (“SIO”) block, etc.</p>
    <p>In developing an ASIC using functional blocks, designers seek to obtain data specifying a particular functional block in at least four (4) different ways. First, a functional block to be employed in a new ASIC design may be extracted from or re-used from a previous ASIC design. If a prior ASIC design lacks a particular functional block, the designer may sometimes obtain data specifying a needed functional block from the foundry which will fabricate the ASIC. If previously developed functional blocks or functional blocks available from a foundry are inadequate for a particular ASIC design, the designer may seek to license a functional block's design data from some third party who has already developed and tested it. Lastly, if data specifying a suitable functional block design cannot be obtained in any of the three (3) preceding ways, then the ASIC designer may develop a functional block specifically for the ASIC. As is readily apparent, once a functional block has been developed as a last resort for a particular ASIC design, that functional block then becomes available for reuse in a subsequent ASIC design.</p>
    <p>While the use of functional blocks in ASIC design shortens the time required to develop and test a particular ASIC, the economies which compel the use of ASICs by system builders ultimately causes a commercial disadvantage for companies which purchase ASICs for assembly into systems. Because the functionality which systems assembled using ASICs is, to a significant extent, established by the functionality inherent in the ASICs' designs, competing companies which assemble systems using ASICs' experience difficulty in functionally differentiating among their respective competing products. That is, if the functionality inherent in the ASIC design controls or limits the functions that a system builder's product may provide, then systems from various different competing companies will then all possess and offer essentially the same functionality. If systems from various different competing companies all offer essentially the same function, the system builders can then compete primarily only on price and/or delivery. Consequently, system builders are always seeking ways in which they can functionally differentiate their products from those of their competitors even though the competing products are assembled using essentially identical ASICs.</p>
    <p>One way in which system builders seek to functionally differentiate their products from those of their competitors is through functions provided by software included in the system. While the functionality provided by computer programs can be readily changed or enhanced to differentiate among competing systems, software can never provide system builders with complete freedom in differentiating among competing products because the performance provided by software functionality is generally several order of magnitude less than the performance which can be achieved if the functionality is embedded into an ASIC.</p>
    <p>This performance difference between hardware and software also exemplifies the fact that in designing any digital computer system there always exist trade-offs between implementing a function in hardware or software. That is a system designer is always free to choose to implement a particular function in hardware, software, or a combination of hardware and software. While implementing a particular function in hardware almost inevitably results in better performance, implementing that function in hardware may require using a more expensive ASIC in the system which will ultimately result either in a higher price for the system, or reduced profit for the system builder. Thus, at present selecting particular ASICs to be assembled into a digital computer system essentially determines how system functionality is to be partitioned between hardware and software. Once ASICs have been chosen for a system, any functionality which the ASICs lack can be provided only by the system's software. That is, there presently does not exist any way system builders can enhance or add hardware functionality to an existing system design other than by redesigning the system to use different ASICs.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention offers system builders an ability to functionally distinguish between competing products.</p>
    <p>An object of the present invention is to provide ASICs which permits system builders to functionally differentiate among products assembled using essentially identical ASICs.</p>
    <p>Another object of the present invention is to provide ASICs which provides enhanced flexibility in partitioning a system's overall design between hardware and software.</p>
    <p>Briefly, the present invention is an ASIC that includes at least one hardware, non-programmable functional block which is adapted for performing a function. The ASIC also includes a programmable logic block (“PLB”) that is electrically programmable for performing at least one function that complements a function performed by the hardware, non-programmable functional block.</p>
    <p>The presence of the PLB in the ASIC provides system builders with an opportunity to readily differentiate products within their respective product lines by adding particular functions to the ASIC, and to also functionally differentiate among various products offered by competing system builders. The PLB permits the system builder to implement in hardware, rather than in software, one or more functions that complement a system function that is performed using the hardware, non-programmable functional block included in the ASIC. As is readily apparent to those skilled in the art, implementing in hardware, rather than in software, one or more functions that complement a system function performed by the hardware non-programmable functional block produces a system that exhibits improved performance. These and other features, objects and advantages of the present invention will be understood or apparent to those of ordinary skill in the art from the following detailed description of the preferred embodiment as illustrated in the various drawing figures.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a functional block diagram depicting an ASIC in accordance with the present invention adapted for use as a PCI Bus Controller;</p>
    <p>FIG. 2 is a functional block diagram depicting an ASIC in accordance with the present invention adapted for use as a Smart Card Controller; and</p>
    <p>FIG. 3 is a functional block diagram depicting an ASIC in accordance with the present invention adapted for use as a RF Datacom Integrated Circuit.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>Referring now to FIG. 1, depicted there is a block diagram of a PCI Bus Controller (“PCIBC”) ASIC in accordance with the present invention that is referred to by the general reference character <b>10</b>. Conventional functional blocks included in the PCIBC <b>10</b> include a SRAM block <b>12</b>, an EEPROM or Flash Memory block <b>14</b>, a FIFO block <b>16</b>, a RISC processor or DSP block <b>18</b>, and a PCI bus interface block <b>22</b>. In principle, the RISC processor or DSP block <b>18</b> can be any type of central processing unit (“CPU”) including a DSP, a micro-controller, RISC or a complex instruction set computer (“CISC”). Including the PCI bus interface block <b>22</b> in the PCIBC <b>10</b> adapts it for connection to a PCI bus. However, the PCI bus interface block <b>22</b> could be replaced by an ISA bus interface block which thereby adapting the controller for connection to an ISA bus. Alternatively, the PCI bus interface block <b>22</b> could be replaced by a USB or EISA bus interface block which thereby adapting the controller for connection to a USB or EISA bus. Identification and selection of data specifying specific functional blocks suitable for inclusion in the PCIBC <b>10</b>, and the subsequent integration of such data into an operable design for the PCIBC <b>10</b> can be performed by those of ordinary skill in the art of ASIC design.</p>
    <p>In addition to the conventional functional blocks identified above that are included in the PCIBC <b>10</b>, the PCIBC <b>10</b> in accordance with the present invention also includes a PLB <b>26</b>. Upon incorporating a PCIBC <b>10</b> in accordance with the present invention into a system, presence of the PLB <b>26</b> in the PCIBC <b>10</b> provides system builders with an opportunity to readily differentiate products within their own product lines by adding particular functions to the PCIBC <b>10</b>, and also functionally differentiate among various products offered by competitors. That is, the presence of the PLB <b>26</b> in the PCIBC <b>10</b> permits the system builder to implement in hardware, rather than in software, one or more functions that complement a system function that is performed using at least one of the functional blocks included in the PCIBC <b>10</b>, i.e. SRAM block <b>12</b>, EEPROM or Flash Memory block <b>14</b>, FIFO block <b>16</b>, RISC processor or DSP block <b>18</b> and/or PCI bus interface block <b>22</b>.</p>
    <p>For example, in the instance of the PCIBC <b>10</b>, the system builder could program the PLB <b>26</b> to decode operations for a specific peripheral device rather than performing such peripheral device decoding in operating system software. As described above, a system which performs peripheral device decoding in hardware performs that function much more quickly than a system which performs peripheral device decoding in software. As is readily apparent, the presence of the PLB <b>26</b> in the PCIBC <b>10</b> thus permits system builders to adapt systems functionally for specific operating environments depending upon the particular function which the system builder chooses to program into the PLB <b>26</b> rather than having that function performed in software.</p>
    <p>More specifically, customized logic <b>27</b>, included in the PCIBC <b>10</b>, is shared among certain application such as a media access controller (“MAC”), and address resolution logic (“ARL”), or DMA controller to manage the data transmission, etc. Thus, including the PCIBC <b>10</b> in a computer system permits the RISC processor or DSP block <b>18</b> to receive signals from a modem, a telephone line, local area network (“LAN”), or any audio or digital signal input. The RISC processor or DSP block <b>18</b> can then decode or process the received signals to convert them into a specified format or sequence. After decoding or processing, the RISC processor or DSP block <b>18</b> stores the result either into the FIFO block <b>16</b> which operates as a pipeline storage, or into a queue located in the SRAM block <b>12</b>. In addition to providing storage for a queue, the SRAM block <b>12</b> may also provide scratch pad storage for the RISC processor or DSP block <b>18</b>. A CPU (not illustrated in any of the FIGS.), that is included in the computer system, communicates with the RISC processor or DSP block <b>18</b> through the PCI bus interface block <b>22</b>. The EEPROM or Flash Memory block <b>14</b> provides non-volatile memory which can store configuration data. In such a system designers could advantageously use the PLB <b>26</b> to provide unique TCP/IP processing. An in-system programming (“ISP”) interface <b>28</b>, included in the PLB <b>26</b>, provides a port through which the PLB <b>26</b> may be programmed or configured to implement such TCP/IP processing.</p>
    <p>FIG. 2 depicts a Smart Card Controller (“SCC”) ASIC in accordance with the present invention that is referred to by the general reference character <b>30</b>. Those elements of the SCC <b>30</b> depicted in FIG. 2 that are common to the PCIBC <b>10</b> depicted in FIG. 1 carry the same reference numeral distinguished by a prime (“′”) designation. The SCC <b>30</b> includes all of the same functional blocks as the PCIBC <b>10</b> except that a conventional functional SIO block <b>32</b> replaces the FIFO block <b>16</b>. In the instance of the SCC <b>30</b>, functionality provided by the conventional functional blocks would be complemented by adding a hardware encryption/decryption function programmed into the PLB <b>26</b>′.</p>
    <p>The SIO block <b>32</b> provides a serial data link physical interface, indicated by arrowed lines <b>34</b>, useful for protocols such as Token Ring, SDLC/HDLC etc. Included in the SCC <b>30</b>, the RISC processor or DSP block <b>18</b>′ handles the protocols, instructions or data streams received through the SIO block <b>32</b>. The customized logic <b>27</b>′ handles particular tasks, which are common for different applications. The SRAM block <b>12</b>′ can be used for temporary storage or as a scratch pad. The EEPROM or Flash Memory block <b>14</b>′ stores configuration data. The PLB <b>26</b>′ permits system builders to differentiate their respective implementations. Thus the PLB <b>26</b>′ may be used for encryption or decryption algorithms, managing various bus interfaces or devices, or displaying system status. As described for the PCIBC <b>10</b>, the ISP interface <b>28</b>′ permits programming the PLB <b>26</b>′ to perform a desired function that facilitates serial data communication.</p>
    <p>FIG. 3 depicts a RF Datacom Integrated Circuit (“RFDIC”) ASIC in accordance with the present invention that is referred to by the general reference character <b>40</b>. Those elements of the RFDIC <b>40</b> depicted in FIG. 3 that are common to the PCIBC <b>10</b> depicted in FIG. 1, or that are common to the SCC <b>30</b> depicted in FIG. 2 carry the same reference numeral distinguished by a double prime (“″”) designation. In addition to the conventional functional blocks of the SRAM block <b>12</b>″, EEPROM or Flash Memory block <b>14</b>″ and RISC processor or DSP block <b>18</b>″, the RFDIC <b>40</b> includes a conventional Up/Down Frequency Converter block <b>44</b>, a conventional Frequency-Hopping Spread-Spectrum Modulator/Demodulator block <b>46</b>, and a conventional Baseband ADC—DAC block <b>48</b>. The functionality provided by the conventional functional blocks of the RFDIC <b>40</b> would be complemented by programming TCP/IP protocol functionality into the hardware provided by the PLB <b>26</b>″ rather than providing such functionality in software.</p>
    <p>The RFDIC <b>40</b>″ can be used wireless communications, such as mobile phones, GPS, personal communication systems (“PCS”), etc. The Up/Down Frequency Converter block <b>44</b>″ provides a transceiver for wireless transmission and reception via an antenna <b>45</b>. The Frequency-Hopping Spread-Spectrum Modulator/Demodulator block <b>46</b>″ may be used to provide automatic frequency locking and automatic gain control. The Frequency-Hopping Spread-Spectrum Modulator/Demodulator block <b>46</b>″ may also convert between a frequency transmitted from or received by the Up/Down Frequency Converter block <b>44</b>″ and an intermediate frequency (“IF”), and modulate or demodulate the signal transmitted from or received by the Up/Down Frequency Converter block <b>44</b>″. The RISC processor or DSP block <b>18</b>″ may perform encoding, decoding, signal recognition processing or synthesizing of the IF as required for different protocols. The customized logic <b>27</b>′ is common to various applications. The embedded SRAM block <b>12</b>′ provides temporary storage or scratch pad. the EEPROM or Flash Memory block <b>14</b>′ can store configuration data. As indicated by an arrowed line <b>49</b>, the Baseband ADC—DAC block <b>48</b>′ permits communication with Human Interface Devices (“HID”) that are external to the RFDIC <b>40</b> such as status displays, microphones, or video displays. For the RFDIC <b>40</b>′, the PLB <b>26</b>′ can facilitate customizing security codes, types of communication services, or processing different protocols. Using the ISP interface <b>28</b>′, the PLB <b>26</b>′ can be programmed to provide such customization, even remotely.</p>
    <p>While there exist various alternative IC technologies which an ASIC designer could select for the PLB <b>26</b>, a PLB <b>26</b> in accordance with the preferred embodiment of the present invention employs Programmable Logic Device (“PLD”). PLD technology is preferred for the present invention because it is simpler to use than FPGA technology. Furthermore, any function programmed into the PLB <b>26</b> implemented with PLD technology inherently possess predictable circuit timing characteristics.</p>
    <p>Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is purely illustrative and is not to be interpreted as limiting. For example, rather than using a re-programmable general purpose FPGA technology for interconnecting the various fixed functional logic units of a ASIC in accordance with the present invention into a functional ASIC, for production devices it may prove advantageous to employ a write once digital programmable logic technology, such as a GAL technology, rather than re-programmable FPGA technology. In production, after an ASIC has been fully developed, use of a re-programmable technology may be undesirable, and could even be disadvantageous. Accordingly, an ASIC in accordance with the present invention may employ either a re-programmable FPGA technology, or a write once programmable digital logic technology. Consequently, without departing from the spirit and scope of the invention, various alterations, modifications, and/or alternative applications of the invention will, no doubt, be suggested to those skilled in the art after having read the preceding disclosure. Accordingly, it is intended that the following claims be interpreted as encompassing all alterations, modifications, or alternative applications as fall within the true spirit and scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5687325">US5687325</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 19, 1996</td><td class="patent-data-table-td patent-date-value">Nov 11, 1997</td><td class="patent-data-table-td ">Chang; Web</td><td class="patent-data-table-td ">Application specific field programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5841790">US5841790</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 8, 1997</td><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Apparatus for testing an adapter card ASIC with reconfigurable logic</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6545501">US6545501</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2001</td><td class="patent-data-table-td patent-date-value">Apr 8, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6577158">US6577158</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 2001</td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td ">Stmicroelectronics, Inc.</td><td class="patent-data-table-td ">Interconnect circuitry for implementing bit-swap functions in a field programmable gate array and method of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6668361">US6668361</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2001</td><td class="patent-data-table-td patent-date-value">Dec 23, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6681287">US6681287</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 2, 2001</td><td class="patent-data-table-td patent-date-value">Jan 20, 2004</td><td class="patent-data-table-td ">Nanoamp Solutions, Inc.</td><td class="patent-data-table-td ">Smart memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6754881">US6754881</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2001</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Field programmable network processor and method for customizing a network processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6766406">US6766406</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 2001</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Field programmable universal serial bus application specific integrated circuit and method of operation thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6803785">US6803785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">I/O circuitry shared between processor and programmable logic portions of an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6839888">US6839888</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2003</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Stmicroelectronics, Inc.</td><td class="patent-data-table-td ">Method for implementing bit-swap functions in a field programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6842034">US6842034</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 2003</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Selectable dynamic reconfiguration of programmable embedded IP</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6948007">US6948007</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2001</td><td class="patent-data-table-td patent-date-value">Sep 20, 2005</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Method and apparatus for configuring integrated circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6980024">US6980024</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2004</td><td class="patent-data-table-td patent-date-value">Dec 27, 2005</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">I/O circuitry shared between processor and programmable logic portions of an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7024653">US7024653</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 2000</td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td ">Cypress Semiconductor Corporation</td><td class="patent-data-table-td ">Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7030649">US7030649</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 2004</td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated circuit including programmable logic and external-device chip-enable override control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7034569">US7034569</a></td><td class="patent-data-table-td patent-date-value">May 19, 2004</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7042899">US7042899</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 8, 2001</td><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Application specific integrated circuit having a programmable logic core and a method of operation thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7047464">US7047464</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 2001</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system for use of a field programmable function within an application specific integrated circuit (ASIC) to access internal signals for external observation and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7068394">US7068394</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 2003</td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td ">Silverbrook Research Pty Ltd</td><td class="patent-data-table-td ">Effects processor for compact printer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7071726">US7071726</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 2004</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Selectable dynamic reconfiguration of programmable embedded IP</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7102384">US7102384</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 2004</td><td class="patent-data-table-td patent-date-value">Sep 5, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Non-volatile memory architecture for programmable-logic-based system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7102391">US7102391</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 2004</td><td class="patent-data-table-td patent-date-value">Sep 5, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Clock-generator architecture for a programmable-logic-based system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7116181">US7116181</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Voltage- and temperature-compensated RC oscillator circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7119398">US7119398</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2004</td><td class="patent-data-table-td patent-date-value">Oct 10, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Power-up and power-down circuit for system-on-a-chip integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7129746">US7129746</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 2004</td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">System-on-a-chip integrated circuit including dual-function analog and digital inputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7138824">US7138824</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2004</td><td class="patent-data-table-td patent-date-value">Nov 21, 2006</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7151506">US7151506</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 12, 2004</td><td class="patent-data-table-td patent-date-value">Dec 19, 2006</td><td class="patent-data-table-td ">Qortek, Inc.</td><td class="patent-data-table-td ">Electromagnetic energy coupling mechanism with matrix architecture control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7170315">US7170315</a></td><td class="patent-data-table-td patent-date-value">May 10, 2004</td><td class="patent-data-table-td patent-date-value">Jan 30, 2007</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7173729">US7173729</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2006</td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td ">Silverbrook Research Pty Ltd</td><td class="patent-data-table-td ">Effects module for a camera and printer assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7242218">US7242218</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 2004</td><td class="patent-data-table-td patent-date-value">Jul 10, 2007</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Techniques for combining volatile and non-volatile programmable logic on an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7256610">US7256610</a></td><td class="patent-data-table-td patent-date-value">May 19, 2004</td><td class="patent-data-table-td patent-date-value">Aug 14, 2007</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for temperature monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7340596">US7340596</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Embedded processor with watchdog timer for programmable logic</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7350178">US7350178</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2004</td><td class="patent-data-table-td patent-date-value">Mar 25, 2008</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Embedded processor with watchdog timer for programmable logic</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7352206">US7352206</a></td><td class="patent-data-table-td patent-date-value">May 28, 2004</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated circuit device having state-saving and initialization feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7352601">US7352601</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 2004</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Michael Paul Minneman</td><td class="patent-data-table-td ">USB flash memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7362131">US7362131</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2006</td><td class="patent-data-table-td patent-date-value">Apr 22, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated circuit including programmable logic and external-device chip-enable override control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7365565">US7365565</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7385713">US7385713</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Silverbrook Research Pty Ltd</td><td class="patent-data-table-td ">Hand held modular camera assembly with a print sheet dispenser module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7414427">US7414427</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2006</td><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7421605">US7421605</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Sep 2, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7423451">US7423451</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 2006</td><td class="patent-data-table-td patent-date-value">Sep 9, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">System-on-a-chip integrated circuit including dual-function analog and digital inputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439818">US7439818</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 2006</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Voltage-and temperature-compensated RC oscillator circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446378">US7446378</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">ESD protection structure for I/O pad subject to both positive and negative voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446560">US7446560</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 2007</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for temperature monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446561">US7446561</a></td><td class="patent-data-table-td patent-date-value">Nov 17, 2005</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">I/O circuitry shared between processor and programmable logic portions of an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7487376">US7487376</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Feb 3, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7492183">US7492183</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7493506">US7493506</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7500043">US7500043</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 2006</td><td class="patent-data-table-td patent-date-value">Mar 3, 2009</td><td class="patent-data-table-td ">Altrix Logic, Inc.</td><td class="patent-data-table-td ">Array of data processing elements with variable precision interconnect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7521960">US7521960</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Apr 21, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated circuit including programmable logic and external-device chip-enable override control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7560952">US7560952</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 2008</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Integrated circuit device having state-saving and initialization feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7560954">US7560954</a></td><td class="patent-data-table-td patent-date-value">Jul 24, 2008</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for temperature monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7579895">US7579895</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Clock-generator architecture for a programmable-logic-based system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7603578">US7603578</a></td><td class="patent-data-table-td patent-date-value">Jan 8, 2009</td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip for power-supply voltage and current monitoring and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7613943">US7613943</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Nov 3, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7616026">US7616026</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 2008</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">System-on-a-chip integrated circuit including dual-function analog and digital inputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7659585">US7659585</a></td><td class="patent-data-table-td patent-date-value">Jul 24, 2008</td><td class="patent-data-table-td patent-date-value">Feb 9, 2010</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">ESD protection structure for I/O pad subject to both positive and negative voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7675320">US7675320</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 2008</td><td class="patent-data-table-td patent-date-value">Mar 9, 2010</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Non-volatile memory architecture for programmable-logic-based system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7680967">US7680967</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 3, 2006</td><td class="patent-data-table-td patent-date-value">Mar 16, 2010</td><td class="patent-data-table-td ">Innovasic, Inc.</td><td class="patent-data-table-td ">Configurable application specific standard product with configurable I/O</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7818574">US7818574</a></td><td class="patent-data-table-td patent-date-value">Sep 10, 2004</td><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for providing dynamically authorized access to functionality present on an integrated circuit chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7870395">US7870395</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2006</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Load balancing for a system of cryptographic processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7890559">US7890559</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2006</td><td class="patent-data-table-td patent-date-value">Feb 15, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Forward shifting of processor element processing for load balancing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7911226">US7911226</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 2006</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Power-up and power-down circuit for system-on-a-chip integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937595">US7937595</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 2004</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Zoran Corporation</td><td class="patent-data-table-td ">Integrated encryption/decryption functionality in a digital TV/PVR system-on-chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937601">US7937601</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2009</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable system on a chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8054208">US8054208</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 2010</td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td ">Honeywell International Inc.</td><td class="patent-data-table-td ">Re-configurable multipurpose analog interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8260994">US8260994</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 1, 2006</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Stmicroelectronics N.V.</td><td class="patent-data-table-td ">Interface for prototyping integrated systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8365024">US8365024</a></td><td class="patent-data-table-td patent-date-value">Feb 26, 2010</td><td class="patent-data-table-td patent-date-value">Jan 29, 2013</td><td class="patent-data-table-td ">Honeywell International Inc.</td><td class="patent-data-table-td ">High integrity data bus fault detection using multiple signal components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8390324">US8390324</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 2010</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Honeywell International Inc.</td><td class="patent-data-table-td ">Universal functionality module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8451022">US8451022</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 25, 2007</td><td class="patent-data-table-td patent-date-value">May 28, 2013</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Integrated circuit and input data controlling method for reconfigurable circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8462576">US8462576</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2011</td><td class="patent-data-table-td patent-date-value">Jun 11, 2013</td><td class="patent-data-table-td ">Cypress Semiconductor Corporation</td><td class="patent-data-table-td ">State-monitoring memory element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8699055">US8699055</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2004</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Marvell International Technology Ltd.</td><td class="patent-data-table-td ">Image processing apparatus with symmetric processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710863">US8710863</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 18, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Microchip Technology Incorporated</td><td class="patent-data-table-td ">Configurable logic cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8782299">US8782299</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Honeywell International Inc.</td><td class="patent-data-table-td ">Re-configurable multi-purpose digital interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20080079459">US20080079459</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 25, 2007</td><td class="patent-data-table-td patent-date-value">Apr 3, 2008</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Integrated circuit and input data controlling method for reconfigurable circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110090795">US20110090795</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2010</td><td class="patent-data-table-td patent-date-value">Apr 21, 2011</td><td class="patent-data-table-td ">Victor On Kwok Li</td><td class="patent-data-table-td ">Differentiation among occurrences of packet reordering, congestive packet loss, or random packet loss in communication networks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120268163">US20120268163</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 18, 2012</td><td class="patent-data-table-td patent-date-value">Oct 25, 2012</td><td class="patent-data-table-td ">Microchip Technology Incorporated</td><td class="patent-data-table-td ">Configurable logic cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100553136C?cl=en">CN100553136C</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 2007</td><td class="patent-data-table-td patent-date-value">Oct 21, 2009</td><td class="patent-data-table-td ">南京航空航天大学</td><td class="patent-data-table-td ">Circuit for controlling and allocating embryonic hardware reconfiguration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2005050847A1?cl=en">WO2005050847A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 2004</td><td class="patent-data-table-td patent-date-value">Jun 2, 2005</td><td class="patent-data-table-td ">Frame Access Ab</td><td class="patent-data-table-td ">A device for processing a signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2008024878A2?cl=en">WO2008024878A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 22, 2007</td><td class="patent-data-table-td patent-date-value">Feb 28, 2008</td><td class="patent-data-table-td ">Provision Interactive Technolo</td><td class="patent-data-table-td ">Aerial display system with low cost plastic spherical mirror</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S100000">710/100</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S104000">710/104</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S032000">712/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S036000">712/36</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S039000">326/39</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03K0019173000">H03K19/173</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9a1VBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K19/1736">H03K19/1736</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03K19/173C1A</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120914</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 2, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 18, 2012</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 3, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1-31 ARE CANCELLED. NEW CLAIMS 32-60 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110304</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 7, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:CHIN CAPITAL, LLC;REEL/FRAME:025467/0016</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101207</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTELLECTUAL VENTURES II LLC, DELAWARE</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 8, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CHIN CAPITAL, LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHANG, WEB;REEL/FRAME:022078/0240</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081223</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 29, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1UPTUdKDOkgKh75lnZAGLw0QRmbw\u0026id=9a1VBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U38ftAvifE-KtNZqjWNVcUuMqr27g\u0026id=9a1VBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0LwVOermooaOJPMacZo5P3nVcxJQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Embedded_configurable_logic_ASIC.pdf?id=9a1VBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1SjXdXDqSxYmVv497GAytqHdsKvw"},"sample_url":"http://www.google.com/patents/reader?id=9a1VBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>