Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: pong_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : pong_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_01_font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd" in Library work.
Architecture logic of Entity debounce_internet is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd" in Library work.
Architecture behavioral of Entity clockmanager is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd" in Library work.
Architecture arch of Entity timer_2 is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch12_01_vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_06_pong_text.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_06_pong_text.vhd" is newer than current system time.
Architecture arch of Entity pong_text is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" is newer than current system time.
Entity <pong_graph> compiled.
Entity <pong_graph> (Architecture <arch>) compiled.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_09_pong_timer.vhd" in Library work.
Architecture arch of Entity timer is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_08_pong_counter.vhd" in Library work.
Architecture arch of Entity m100_counter is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" is newer than current system time.
Architecture arch of Entity pong_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong_top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clockmanager> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <timer_2> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_text> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_graph> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <m100_counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debounce_internet> in library <work> (architecture <logic>) with generics.
	counter_size = 8

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong_top> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" line 42: Unconnected output port 'LOCKED_OUT' of component 'clockmanager'.
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" line 59: Unconnected output port 'ps2_code_new' of component 'ps2_keyboard'.
Entity <pong_top> analyzed. Unit <pong_top> generated.

Analyzing Entity <clockmanager> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
Entity <clockmanager> analyzed. Unit <clockmanager> generated.

Analyzing Entity <timer_2> in library <work> (Architecture <arch>).
Entity <timer_2> analyzed. Unit <timer_2> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce_internet> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce_internet> analyzed. Unit <debounce_internet> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <pong_text> in library <work> (Architecture <arch>).
Entity <pong_text> analyzed. Unit <pong_text> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <pong_graph> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" line 719: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ship_projectil_2_on>, <ship_projectil_1_on>, <ship_projectil_3_on>
Entity <pong_graph> analyzed. Unit <pong_graph> generated.

Analyzing Entity <timer> in library <work> (Architecture <arch>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <m100_counter> in library <work> (Architecture <arch>).
Entity <m100_counter> analyzed. Unit <m100_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer_2>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd".
    Found 5-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer_2> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch12_01_vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong_graph>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd".
WARNING:Xst:647 - Input <attack_1_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fight_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <timer_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wall_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wall_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sq_ball_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_col> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_bit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ball_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <random1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rand_number> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <proj1_y_t_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:646 - Signal <proj1_y_t_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <proj1_x_l_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:646 - Signal <proj1_x_l_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <proj1_x_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <proj1_hit_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <proj1_hit_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bar_y_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bar_y_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bar_y_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <bar_y_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bar_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bar_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ball_y_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ball_y_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ball_y_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <ball_y_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ball_x_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ball_x_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ball_x_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <ball_x_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ball_vy_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ball_vy_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:646 - Signal <ball_vx_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ball_vx_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <ball_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PROJ1_V<31:10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PROJ1_V<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000010.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0000> created at line 562.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0001> created at line 562.
    Found 16x16-bit ROM for signal <rom_data_ship$rom0002> created at line 562.
    Found 8x8-bit ROM for signal <rom_data_alien>.
    Found 1-bit register for signal <alien_2_alive_reg>.
    Found 5-bit up counter for signal <alien_2_hits_counter_reg>.
    Found 1-bit register for signal <alien_2_projectil_hit_reg>.
    Found 10-bit comparator greater for signal <alien_2_projectil_hit_reg$cmp_gt0000> created at line 807.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0000> created at line 786.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0001> created at line 786.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0002> created at line 786.
    Found 10-bit comparator lessequal for signal <alien_2_projectil_on$cmp_le0003> created at line 786.
    Found 10-bit subtractor for signal <alien_2_projectil_x_r>.
    Found 10-bit adder for signal <alien_2_projectil_x_r$addsub0000> created at line 784.
    Found 10-bit register for signal <alien_2_projectil_x_reg>.
    Found 10-bit subtractor for signal <alien_2_projectil_y_b>.
    Found 10-bit adder for signal <alien_2_projectil_y_b$addsub0000> created at line 785.
    Found 10-bit register for signal <alien_2_projectil_y_reg>.
    Found 10-bit adder for signal <alien_2_projectil_y_reg$addsub0000> created at line 794.
    Found 10-bit register for signal <alien_2_vx_reg>.
    Found 10-bit adder for signal <alien_2_vx_reg$add0000> created at line 708.
    Found 10-bit comparator greatequal for signal <alien_2_vx_reg$cmp_ge0000> created at line 707.
    Found 10-bit comparator lessequal for signal <alien_2_vx_reg$cmp_le0000> created at line 708.
    Found 10-bit comparator less for signal <alien_2_vx_reg$cmp_lt0000> created at line 707.
    Found 10-bit adder for signal <alien_2_vx_reg$share0000>.
    Found 10-bit register for signal <alien_2_vy_reg>.
    Found 10-bit subtractor for signal <alien_2_x_r>.
    Found 10-bit adder for signal <alien_2_x_r$addsub0000> created at line 666.
    Found 10-bit adder for signal <alien_2_x_r$addsub0001> created at line 666.
    Found 10-bit register for signal <alien_2_x_reg>.
    Found 10-bit adder for signal <alien_2_x_reg$addsub0000> created at line 684.
    Found 10-bit subtractor for signal <alien_2_y_b>.
    Found 10-bit adder for signal <alien_2_y_b$addsub0000> created at line 667.
    Found 10-bit adder for signal <alien_2_y_b$addsub0001> created at line 667.
    Found 10-bit register for signal <alien_2_y_reg>.
    Found 10-bit adder for signal <alien_2_y_reg$addsub0000> created at line 688.
    Found 1-bit register for signal <alien_alive_reg>.
    Found 5-bit up counter for signal <alien_hits_counter_reg>.
    Found 1-bit register for signal <alien_projectil_hit_reg>.
    Found 10-bit comparator greater for signal <alien_projectil_hit_reg$cmp_gt0000> created at line 771.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0000> created at line 749.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0001> created at line 749.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0002> created at line 749.
    Found 10-bit comparator lessequal for signal <alien_projectil_on$cmp_le0003> created at line 749.
    Found 10-bit subtractor for signal <alien_projectil_x_r>.
    Found 10-bit adder for signal <alien_projectil_x_r$addsub0000> created at line 747.
    Found 10-bit register for signal <alien_projectil_x_reg>.
    Found 10-bit subtractor for signal <alien_projectil_y_b>.
    Found 10-bit adder for signal <alien_projectil_y_b$addsub0000> created at line 748.
    Found 10-bit register for signal <alien_projectil_y_reg>.
    Found 10-bit adder for signal <alien_projectil_y_reg$add0000>.
    Found 10-bit adder for signal <alien_projectil_y_reg$addsub0000> created at line 758.
    Found 10-bit register for signal <alien_vx_reg>.
    Found 10-bit comparator greatequal for signal <alien_vx_reg$cmp_ge0000> created at line 650.
    Found 10-bit comparator lessequal for signal <alien_vx_reg$cmp_le0000> created at line 651.
    Found 10-bit comparator less for signal <alien_vx_reg$cmp_lt0000> created at line 650.
    Found 10-bit adder for signal <alien_vx_reg$share0000>.
    Found 10-bit register for signal <alien_vy_reg>.
    Found 10-bit subtractor for signal <alien_x_r>.
    Found 10-bit adder for signal <alien_x_r$addsub0000> created at line 609.
    Found 10-bit adder for signal <alien_x_r$addsub0001> created at line 609.
    Found 10-bit register for signal <alien_x_reg>.
    Found 10-bit adder for signal <alien_x_reg$addsub0000> created at line 626.
    Found 10-bit subtractor for signal <alien_y_b>.
    Found 10-bit adder for signal <alien_y_b$addsub0000> created at line 610.
    Found 10-bit adder for signal <alien_y_b$addsub0001> created at line 610.
    Found 10-bit register for signal <alien_y_reg>.
    Found 10-bit adder for signal <alien_y_reg$addsub0000> created at line 630.
    Found 8-bit comparator not equal for signal <keycode_next$cmp_ne0000> created at line 399.
    Found 8-bit register for signal <keycode_reg>.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0001> created at line 449.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0003> created at line 449.
    Found 10-bit adder for signal <proj1_x_r>.
    Found 10-bit subtractor for signal <proj1_y_b>.
    Found 10-bit adder for signal <proj1_y_b$addsub0000> created at line 445.
    Found 1-bit xor4 for signal <rand_next$xor0000> created at line 547.
    Found 10-bit register for signal <rand_reg>.
    Found 3-bit subtractor for signal <rom_addr_alien>.
    Found 3-bit subtractor for signal <rom_addr_alien_2>.
    Found 4-bit subtractor for signal <rom_addr_ship>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit_alien>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit_alien_2>.
    Found 1-bit 16-to-1 multiplexer for signal <rom_bit_ship>.
    Found 3-bit subtractor for signal <rom_col_alien>.
    Found 3-bit subtractor for signal <rom_col_alien_2>.
    Found 4-bit subtractor for signal <rom_col_ship>.
    Found 3-bit comparator greater for signal <rom_data_alien_2$cmp_gt0000> created at line 675.
    Found 16-bit 4-to-1 multiplexer for signal <rom_data_ship>.
    Found 2-bit down counter for signal <ship_lives_reg>.
    Found 1-bit register for signal <ship_projectil_1_hit_reg>.
    Found 10-bit comparator less for signal <ship_projectil_1_hit_reg$cmp_lt0000> created at line 426.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0000> created at line 411.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0001> created at line 411.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0002> created at line 411.
    Found 10-bit comparator lessequal for signal <ship_projectil_1_on$cmp_le0003> created at line 411.
    Found 10-bit subtractor for signal <ship_projectil_1_x_r>.
    Found 10-bit adder for signal <ship_projectil_1_x_r$addsub0000> created at line 409.
    Found 10-bit register for signal <ship_projectil_1_x_reg>.
    Found 10-bit subtractor for signal <ship_projectil_1_y_b>.
    Found 10-bit adder for signal <ship_projectil_1_y_b$addsub0000> created at line 410.
    Found 10-bit register for signal <ship_projectil_1_y_reg>.
    Found 10-bit subtractor for signal <ship_projectil_1_y_reg$addsub0000> created at line 420.
    Found 1-bit register for signal <ship_projectil_2_hit_reg>.
    Found 7-bit comparator greater for signal <ship_projectil_2_hit_reg$cmp_gt0000> created at line 491.
    Found 7-bit comparator less for signal <ship_projectil_2_hit_reg$cmp_lt0000> created at line 491.
    Found 10-bit comparator less for signal <ship_projectil_2_hit_reg$cmp_lt0001> created at line 491.
    Found 10-bit comparator lessequal for signal <ship_projectil_2_on$cmp_le0000> created at line 475.
    Found 10-bit comparator lessequal for signal <ship_projectil_2_on$cmp_le0001> created at line 475.
    Found 10-bit comparator lessequal for signal <ship_projectil_2_on$cmp_le0002> created at line 475.
    Found 10-bit comparator lessequal for signal <ship_projectil_2_on$cmp_le0003> created at line 475.
    Found 10-bit subtractor for signal <ship_projectil_2_x_r>.
    Found 10-bit adder for signal <ship_projectil_2_x_r$addsub0000> created at line 473.
    Found 10-bit register for signal <ship_projectil_2_x_reg>.
    Found 10-bit adder for signal <ship_projectil_2_x_reg$add0000> created at line 482.
    Found 10-bit subtractor for signal <ship_projectil_2_y_b>.
    Found 10-bit adder for signal <ship_projectil_2_y_b$addsub0000> created at line 474.
    Found 10-bit register for signal <ship_projectil_2_y_reg>.
    Found 10-bit subtractor for signal <ship_projectil_2_y_reg$addsub0000> created at line 485.
    Found 1-bit register for signal <ship_projectil_3_hit_reg>.
    Found 7-bit comparator greater for signal <ship_projectil_3_hit_reg$cmp_gt0000> created at line 519.
    Found 10-bit comparator less for signal <ship_projectil_3_hit_reg$cmp_lt0000> created at line 519.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0000> created at line 503.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0001> created at line 503.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0002> created at line 503.
    Found 10-bit comparator lessequal for signal <ship_projectil_3_on$cmp_le0003> created at line 503.
    Found 10-bit subtractor for signal <ship_projectil_3_x_r>.
    Found 10-bit adder for signal <ship_projectil_3_x_r$addsub0000> created at line 501.
    Found 10-bit register for signal <ship_projectil_3_x_reg>.
    Found 10-bit adder for signal <ship_projectil_3_x_reg$add0000> created at line 510.
    Found 10-bit subtractor for signal <ship_projectil_3_y_b>.
    Found 10-bit adder for signal <ship_projectil_3_y_b$addsub0000> created at line 502.
    Found 10-bit register for signal <ship_projectil_3_y_reg>.
    Found 10-bit subtractor for signal <ship_projectil_3_y_reg$addsub0000> created at line 513.
    Found 10-bit subtractor for signal <ship_x_r>.
    Found 10-bit adder for signal <ship_x_r$addsub0000> created at line 553.
    Found 10-bit adder for signal <ship_x_r$addsub0001> created at line 553.
    Found 10-bit register for signal <ship_x_reg>.
    Found 10-bit addsub for signal <ship_x_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <ship_x_reg$cmp_ge0000> created at line 594.
    Found 10-bit comparator greater for signal <ship_x_reg$cmp_gt0000> created at line 584.
    Found 10-bit comparator greater for signal <ship_x_reg$cmp_gt0001> created at line 589.
    Found 10-bit comparator lessequal for signal <ship_x_reg$cmp_le0000> created at line 589.
    Found 10-bit comparator less for signal <ship_x_reg$cmp_lt0000> created at line 583.
    Found 10-bit subtractor for signal <ship_y_b>.
    Found 10-bit adder for signal <ship_y_b$addsub0000> created at line 554.
    Found 10-bit adder for signal <ship_y_b$addsub0001> created at line 554.
    Found 10-bit register for signal <ship_y_reg>.
    Found 10-bit addsub for signal <ship_y_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <ship_y_reg$cmp_ge0000> created at line 583.
    Found 10-bit comparator lessequal for signal <ship_y_reg$cmp_le0000> created at line 584.
    Found 7-bit register for signal <shoot_counter_reg>.
    Found 7-bit adder for signal <shoot_counter_reg$addsub0000> created at line 533.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0000> created at line 611.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0001> created at line 611.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0002> created at line 611.
    Found 10-bit comparator lessequal for signal <sq_alien_1_on$cmp_le0003> created at line 611.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0000> created at line 668.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0001> created at line 668.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0002> created at line 668.
    Found 10-bit comparator lessequal for signal <sq_alien_2_on$cmp_le0003> created at line 668.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0000> created at line 555.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0001> created at line 555.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0002> created at line 555.
    Found 10-bit comparator lessequal for signal <sq_ship_on$cmp_le0003> created at line 555.
    Summary:
	inferred   4 ROM(s).
	inferred   3 Counter(s).
	inferred 182 D-type flip-flop(s).
	inferred  65 Adder/Subtractor(s).
	inferred  57 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Xor(s).
Unit <pong_graph> synthesized.


Synthesizing Unit <timer>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_09_pong_timer.vhd".
    Found 7-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <m100_counter>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_08_pong_counter.vhd".
    Found 4-bit register for signal <dig0_reg>.
    Found 4-bit adder for signal <dig0_reg$addsub0000> created at line 45.
    Found 4-bit register for signal <dig1_reg>.
    Found 4-bit adder for signal <dig1_reg$addsub0000> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <m100_counter> synthesized.


Synthesizing Unit <debounce_internet>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce_internet> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_01_font_rom.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2215.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <clockmanager>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd".
Unit <clockmanager> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ps2_code_new>.
    Found 23-bit up counter for signal <count_idle>.
    Found 23-bit comparator less for signal <count_idle$cmp_lt0000> created at line 108.
    Found 1-bit xor9 for signal <error$xor0000> created at line 95.
    Found 8-bit register for signal <ps2_code_next>.
    Found 8-bit register for signal <ps2_code_reg>.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <pong_text>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_06_pong_text.vhd".
    Found 64x7-bit ROM for signal <char_addr_r$rom0000> created at line 156.
    Found 16x7-bit ROM for signal <char_addr_o>.
    Found 7-bit 16-to-1 multiplexer for signal <char_addr_s>.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit>.
    Found 5-bit comparator greatequal for signal <over_on$cmp_le0000> created at line 162.
    Found 5-bit comparator lessequal for signal <over_on$cmp_le0001> created at line 162.
    Found 6-bit comparator less for signal <score_on$cmp_lt0000> created at line 117.
    Summary:
	inferred   2 ROM(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pong_text> synthesized.


Synthesizing Unit <pong_top>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd".
WARNING:Xst:653 - Signal <timer_start_2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <debounce_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State newball is never reached in FSM <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | newgame                                        |
    | Power Up State     | newgame                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <ball_reg>.
    Found 2-bit subtractor for signal <ball_reg$addsub0000> created at line 142.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pong_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 16x16-bit ROM                                         : 3
 16x7-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 68
 10-bit adder                                          : 36
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 20
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 7-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
 23-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 7-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Registers                                            : 49
 1-bit register                                        : 19
 10-bit register                                       : 21
 11-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 66
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 40
 23-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
 7-bit comparator greater                              : 2
 7-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 1
 7-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor4                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 newgame | 00
 play    | 01
 newball | unreached
 over    | 11
---------------------
WARNING:Xst:1290 - Hierarchical block <timer_unit_2> is unconnected in block <pong_top>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <9> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <alien_2_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <9> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <alien_vy_reg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <pong_graph>.
The following registers are absorbed into accumulator <alien_projectil_y_reg>: 1 register on signal <alien_projectil_y_reg>.
The following registers are absorbed into accumulator <alien_2_projectil_y_reg>: 1 register on signal <alien_2_projectil_y_reg>.
The following registers are absorbed into accumulator <ship_projectil_3_y_reg>: 1 register on signal <ship_projectil_3_y_reg>.
The following registers are absorbed into accumulator <ship_projectil_2_y_reg>: 1 register on signal <ship_projectil_2_y_reg>.
The following registers are absorbed into accumulator <ship_projectil_1_y_reg>: 1 register on signal <ship_projectil_1_y_reg>.
Unit <pong_graph> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 6
 16x16-bit ROM                                         : 3
 16x7-bit ROM                                          : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 63
 10-bit adder                                          : 34
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 17
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 7-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
 23-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 7-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 5
 10-bit down loadable accumulator                      : 3
 10-bit up loadable accumulator                        : 2
# Registers                                            : 226
 Flip-Flops                                            : 226
# Comparators                                          : 66
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 40
 23-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
 7-bit comparator greater                              : 2
 7-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 1
 7-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor4                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_10> is equivalent to the following 8 FFs/Latches, which will be removed : <1> <3> <4> <7> <5> <6> <8> <9> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_4> is equivalent to the following 8 FFs/Latches, which will be removed : <1> <3> <4> <7> <5> <6> <8> <9> 
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <LPM_DFF_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <LPM_DFF_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rand_reg_9> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_8> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_6> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_5> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_7> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_4> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_3> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_1> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_0> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_2> of sequential type is unconnected in block <pong_graph>.
INFO:Xst:2261 - The FF/Latch <alien_2_vy_reg_2> in Unit <pong_graph> is equivalent to the following FF/Latch, which will be removed : <alien_vy_reg_2> 
INFO:Xst:2261 - The FF/Latch <alien_vx_reg_9> in Unit <pong_graph> is equivalent to the following 3 FFs/Latches, which will be removed : <alien_vx_reg_8> <alien_vx_reg_6> <alien_vx_reg_7> 
INFO:Xst:2261 - The FF/Latch <alien_2_vx_reg_9> in Unit <pong_graph> is equivalent to the following 3 FFs/Latches, which will be removed : <alien_2_vx_reg_8> <alien_2_vx_reg_6> <alien_2_vx_reg_7> 
WARNING:Xst:2170 - Unit pong_graph : the following signal(s) form a combinatorial loop: alien_2_alive_next_and0001.

Optimizing unit <pong_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <m100_counter> ...

Optimizing unit <pong_graph> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <pong_text> ...
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_0> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_1> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_2> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_3> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_4> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <keyboard_unit/ps2_code_new> of sequential type is unconnected in block <pong_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top, actual ratio is 79.
FlipFlop vga_sync_unit/v_count_reg_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <pong_top> :
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_clk/flipflops_0>.
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_data/flipflops_0>.
Unit <pong_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 319
 Flip-Flops                                            : 319
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_top.ngr
Top Level Output File Name         : pong_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 2532
#      GND                         : 1
#      INV                         : 144
#      LUT1                        : 166
#      LUT2                        : 466
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 151
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 353
#      LUT4_D                      : 14
#      LUT4_L                      : 18
#      MULT_AND                    : 18
#      MUXCY                       : 699
#      MUXF5                       : 69
#      MUXF6                       : 16
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 404
# FlipFlops/Latches                : 321
#      FD                          : 12
#      FD_1                        : 11
#      FDC                         : 7
#      FDCE                        : 124
#      FDE                         : 110
#      FDPE                        : 16
#      FDRE                        : 41
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      697  out of    960    72%  
 Number of Slice Flip Flops:            321  out of   1920    16%  
 Number of 4 input LUTs:               1322  out of   1920    68%  
    Number used as logic:              1320
    Number used as Shift registers:       2
 Number of IOs:                          27
 Number of bonded IOBs:                  25  out of     83    30%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)              | Load  |
-------------------------------------+------------------------------------+-------+
clock                                | ClockManager_unit/DCM_SP_INST:CLK2X| 313   |
keyboard_unit/debounce_ps2_clk/result| NONE(keyboard_unit/ps2_word_10)    | 11    |
-------------------------------------+------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                   | Load  |
-----------------------------------------------------------------------+-----------------------------------+-------+
graph_unit/alien_alive_reg_or0000(graph_unit/alien_alive_reg_or00001:O)| NONE(graph_unit/alien_2_alive_reg)| 101   |
reset                                                                  | IBUF                              | 46    |
-----------------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 25.149ns (Maximum Frequency: 39.764MHz)
   Minimum input arrival time before clock: 5.955ns
   Maximum output required time after clock: 4.500ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 25.149ns (frequency: 39.764MHz)
  Total number of paths / destination ports: 181406 / 652
-------------------------------------------------------------------------
Delay:               12.574ns (Levels of Logic = 13)
  Source:            vga_sync_unit/v_count_reg_2 (FF)
  Destination:       rgb_reg_1 (FF)
  Source Clock:      clock rising 2.0X
  Destination Clock: clock rising 2.0X

  Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            32   0.514   1.103  vga_sync_unit/v_count_reg_2 (vga_sync_unit/v_count_reg_2)
     LUT4_D:I2->O          2   0.612   0.410  graph_unit/Msub_rom_addr_ship_cy<1>11 (graph_unit/Msub_rom_addr_ship_cy<1>)
     LUT4_D:I2->O         25   0.612   1.074  graph_unit/Msub_rom_addr_ship_xor<3>11 (graph_unit/rom_addr_ship<3>)
     LUT4_D:I3->LO         1   0.612   0.103  graph_unit/Mrom_rom_data_ship_rom0001521 (N177)
     LUT4:I3->O            1   0.612   0.387  graph_unit/Mrom_rom_data_ship_rom00015 (graph_unit/Mrom_rom_data_ship_rom00015)
     LUT3:I2->O            1   0.612   0.000  graph_unit/Mmux_rom_bit_ship_111 (graph_unit/Mmux_rom_bit_ship_111)
     MUXF5:I0->O           1   0.278   0.000  graph_unit/Mmux_rom_bit_ship_9_f5_0 (graph_unit/Mmux_rom_bit_ship_9_f51)
     MUXF6:I1->O           1   0.451   0.000  graph_unit/Mmux_rom_bit_ship_8_f6 (graph_unit/Mmux_rom_bit_ship_8_f6)
     MUXF7:I0->O           1   0.451   0.000  graph_unit/Mmux_rom_bit_ship_6_f7 (graph_unit/Mmux_rom_bit_ship_6_f7)
     MUXF8:I1->O           1   0.451   0.387  graph_unit/Mmux_rom_bit_ship_5_f8 (graph_unit/Mmux_rom_bit_ship_5_f8)
     LUT4:I2->O            8   0.612   0.643  graph_unit/rd_ship_on_and0000156 (graph_unit/rd_ship_on)
     MUXF5:S->O            1   0.641   0.387  rgb_next<1>9_SW1 (N91)
     LUT4_L:I2->LO         1   0.612   0.130  rgb_next<1>25 (rgb_next<1>25)
     LUT3:I2->O            1   0.612   0.000  rgb_next<1>41 (rgb_next<1>)
     FDCE:D                    0.268          rgb_reg_1
    ----------------------------------------
    Total                     12.574ns (7.950ns logic, 4.624ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_unit/debounce_ps2_clk/result'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            keyboard_unit/ps2_word_8 (FF)
  Destination:       keyboard_unit/ps2_word_7 (FF)
  Source Clock:      keyboard_unit/debounce_ps2_clk/result falling
  Destination Clock: keyboard_unit/debounce_ps2_clk/result falling

  Data Path: keyboard_unit/ps2_word_8 to keyboard_unit/ps2_word_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.514   0.499  keyboard_unit/ps2_word_8 (keyboard_unit/ps2_word_8)
     FD_1:D                    0.268          keyboard_unit/ps2_word_7
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       graph_unit/alien_2_projectil_y_reg_9 (FF)
  Destination Clock: clock rising 2.0X

  Data Path: reset to graph_unit/alien_2_projectil_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.106   1.231  reset_IBUF (reset_IBUF)
     LUT2:I0->O          103   0.612   1.161  graph_unit/alien_alive_reg_or00001 (graph_unit/alien_alive_reg_or0000)
     LUT4:I1->O           10   0.612   0.750  graph_unit/alien_projectil_y_reg_and00001 (graph_unit/alien_projectil_y_reg_and0000)
     FDE:CE                    0.483          graph_unit/alien_projectil_y_reg_0
    ----------------------------------------
    Total                      5.955ns (2.813ns logic, 3.142ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.500ns (Levels of Logic = 1)
  Source:            keyboard_unit/ps2_code_reg_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clock rising 2.0X

  Data Path: keyboard_unit/ps2_code_reg_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.514   0.817  keyboard_unit/ps2_code_reg_1 (keyboard_unit/ps2_code_reg_1)
     OBUF:I->O                 3.169          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.500ns (3.683ns logic, 0.817ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.03 secs
 
--> 


Total memory usage is 655492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :   10 (   0 filtered)

