

================================================================
== Vitis HLS Report for 'PE_313'
================================================================
* Date:           Tue Sep  5 11:46:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |      770|      770|         4|          1|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     38|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     156|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     156|    216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_24s_24s_40_1_1_U5738  |mul_24s_24s_40_1_1  |        0|   1|  0|  38|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   1|  0|  38|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_401_fu_100_p2                   |         +|   0|  0|  13|          10|           1|
    |ret_V_fu_134_p2                   |         +|   0|  0|  47|          40|          40|
    |ap_condition_142                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_94_p2                 |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          64|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |A_fifo_1_10_blk_n          |   9|          2|    1|          2|
    |A_fifo_1_11_blk_n          |   9|          2|    1|          2|
    |B_fifo_10_1_blk_n          |   9|          2|    1|          2|
    |B_fifo_10_2_blk_n          |   9|          2|    1|          2|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_return                  |   9|          2|   24|         48|
    |ap_sig_allocacmp_k         |   9|          2|   10|         20|
    |ap_sig_allocacmp_lhs_load  |   9|          2|   24|         48|
    |k_02_fu_50                 |   9|          2|   10|         20|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  99|         22|   75|        150|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_V_reg_175                       |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |  24|   0|   24|          0|
    |b_V_reg_180                       |  24|   0|   24|          0|
    |icmp_ln7_reg_171                  |   1|   0|    1|          0|
    |icmp_ln7_reg_171_pp0_iter1_reg    |   1|   0|    1|          0|
    |k_02_fu_50                        |  10|   0|   10|          0|
    |lhs_fu_54                         |  24|   0|   24|          0|
    |mul_ln1393_reg_185                |  40|   0|   40|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 156|   0|  156|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|        PE.313|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|        PE.313|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|        PE.313|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|        PE.313|  return value|
|ap_return                   |  out|   24|  ap_ctrl_hs|        PE.313|  return value|
|A_fifo_1_10_dout            |   in|   24|     ap_fifo|   A_fifo_1_10|       pointer|
|A_fifo_1_10_num_data_valid  |   in|    2|     ap_fifo|   A_fifo_1_10|       pointer|
|A_fifo_1_10_fifo_cap        |   in|    2|     ap_fifo|   A_fifo_1_10|       pointer|
|A_fifo_1_10_empty_n         |   in|    1|     ap_fifo|   A_fifo_1_10|       pointer|
|A_fifo_1_10_read            |  out|    1|     ap_fifo|   A_fifo_1_10|       pointer|
|B_fifo_10_1_dout            |   in|   24|     ap_fifo|   B_fifo_10_1|       pointer|
|B_fifo_10_1_num_data_valid  |   in|    2|     ap_fifo|   B_fifo_10_1|       pointer|
|B_fifo_10_1_fifo_cap        |   in|    2|     ap_fifo|   B_fifo_10_1|       pointer|
|B_fifo_10_1_empty_n         |   in|    1|     ap_fifo|   B_fifo_10_1|       pointer|
|B_fifo_10_1_read            |  out|    1|     ap_fifo|   B_fifo_10_1|       pointer|
|A_fifo_1_11_din             |  out|   24|     ap_fifo|   A_fifo_1_11|       pointer|
|A_fifo_1_11_num_data_valid  |   in|    2|     ap_fifo|   A_fifo_1_11|       pointer|
|A_fifo_1_11_fifo_cap        |   in|    2|     ap_fifo|   A_fifo_1_11|       pointer|
|A_fifo_1_11_full_n          |   in|    1|     ap_fifo|   A_fifo_1_11|       pointer|
|A_fifo_1_11_write           |  out|    1|     ap_fifo|   A_fifo_1_11|       pointer|
|B_fifo_10_2_din             |  out|   24|     ap_fifo|   B_fifo_10_2|       pointer|
|B_fifo_10_2_num_data_valid  |   in|    2|     ap_fifo|   B_fifo_10_2|       pointer|
|B_fifo_10_2_fifo_cap        |   in|    2|     ap_fifo|   B_fifo_10_2|       pointer|
|B_fifo_10_2_full_n          |   in|    1|     ap_fifo|   B_fifo_10_2|       pointer|
|B_fifo_10_2_write           |  out|    1|     ap_fifo|   B_fifo_10_2|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

