# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"simu_func_synth.v" \
"../../../../../pipelinemips.srcs/sources_1/sim/simu.v" \

# Do not sort compile order
nosort
