{"vcs1":{"timestamp_begin":1727429633.340481844, "rt":1.49, "ut":0.69, "st":0.25}}
{"vcselab":{"timestamp_begin":1727429634.925771239, "rt":1.11, "ut":0.49, "st":0.18}}
{"link":{"timestamp_begin":1727429636.114142812, "rt":0.51, "ut":0.25, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429632.635752726}
{"VCS_COMP_START_TIME": 1727429632.635752726}
{"VCS_COMP_END_TIME": 1727429638.263986970}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog3 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 350536}}
{"vcselab": {"peak_mem": 225800}}
