
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000003 cycles: 664860 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9117350 heartbeat IPC: 1.09681 cumulative IPC: 1.06477 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18406165 heartbeat IPC: 1.07656 cumulative IPC: 1.07095 (Simulation time: 0 hr 1 min 30 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27817799 heartbeat IPC: 1.06251 cumulative IPC: 1.06802 (Simulation time: 0 hr 2 min 14 sec) 
Finished CPU 0 instructions: 29000002 cycles: 27152940 cumulative IPC: 1.06802 (Simulation time: 0 hr 2 min 14 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06802 instructions: 29000002 cycles: 27152940
L1D TOTAL     ACCESS:   17804617  HIT:   17637112  MISS:     167505
L1D LOAD      ACCESS:    9296198  HIT:    9285307  MISS:      10891
L1D RFO       ACCESS:    2651414  HIT:    2619907  MISS:      31507
L1D PREFETCH  ACCESS:    5857005  HIT:    5731898  MISS:     125107
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9709614  ISSUED:    9598958  USEFUL:     122169  USELESS:       7264
L1I TOTAL     ACCESS:    7367138  HIT:    7366729  MISS:        409
L1I LOAD      ACCESS:    7367138  HIT:    7366729  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     259522  HIT:     174165  MISS:      85357
L2C LOAD      ACCESS:      11245  HIT:       8716  MISS:       2529
L2C RFO       ACCESS:      31451  HIT:       4661  MISS:      26790
L2C PREFETCH  ACCESS:     128950  HIT:      72942  MISS:      56008
L2C WRITEBACK ACCESS:      87876  HIT:      87846  MISS:         30
L2C PREFETCH  REQUESTED:       4020  ISSUED:       4020  USEFUL:       2466  USELESS:      53950
LLC TOTAL     ACCESS:     161646  HIT:     139792  MISS:      21854
LLC LOAD      ACCESS:       2527  HIT:       1756  MISS:        771
LLC RFO       ACCESS:      26790  HIT:      20371  MISS:       6419
LLC PREFETCH  ACCESS:      56009  HIT:      42641  MISS:      13368
LLC WRITEBACK ACCESS:      76320  HIT:      75024  MISS:       1296
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        922  USELESS:       5668
Major fault: 0 Minor fault: 374
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16635  ROW_BUFFER_MISS:       3858
 DBUS_CONGESTED:       7791
 WQ ROW_BUFFER_HIT:       2703  ROW_BUFFER_MISS:       3659  FULL:          0

 AVG_CONGESTED_CYCLE: 14
