-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_pmsm_model_6ph_dq\hdl_prj\hdlsrc\uz_pmsm_model_6ph_dq\uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq.vhd
-- Created: 2022-09-16 14:12:18
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- Explicit user oversample request: 100x
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-06
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- theta_el_out_axi              ce_out        1e-06
-- theta_el_out                  ce_out        1e-06
-- M_Mi_out_axi                  ce_out        1e-06
-- omega_mech_out_axi            ce_out        1e-06
-- currents_dq_out_axi_0         ce_out        1e-06
-- currents_dq_out_axi_1         ce_out        1e-06
-- currents_dq_out_axi_2         ce_out        1e-06
-- currents_dq_out_axi_3         ce_out        1e-06
-- currents_dq_out_axi_4         ce_out        1e-06
-- currents_dq_out_axi_5         ce_out        1e-06
-- currents_dq_out_0             ce_out        1e-06
-- currents_dq_out_1             ce_out        1e-06
-- currents_dq_out_2             ce_out        1e-06
-- currents_dq_out_3             ce_out        1e-06
-- currents_dq_out_4             ce_out        1e-06
-- currents_dq_out_5             ce_out        1e-06
-- voltage_input_dq_out_axi_fb_0 ce_out        1e-06
-- voltage_input_dq_out_axi_fb_1 ce_out        1e-06
-- voltage_input_dq_out_axi_fb_2 ce_out        1e-06
-- voltage_input_dq_out_axi_fb_3 ce_out        1e-06
-- voltage_input_dq_out_axi_fb_4 ce_out        1e-06
-- voltage_input_dq_out_axi_fb_5 ce_out        1e-06
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq
-- Source Path: uz_pmsm_model_6ph_dq/uz_pmsm_model_9ph_dq
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq_pkg.ALL;

ENTITY uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        reset_integrators                 :   IN    std_logic;
        use_axi_input                     :   IN    std_logic;
        simulate_mechanical               :   IN    std_logic;
        load_torque                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        omega_mech                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_1_J           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_mu            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_M_R0          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_1_L_d         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_1_L_q         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_R_1           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_polepair      :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_psi_pm        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_L_x           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_L_y           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_L_z1          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        physical_parameters_L_z2          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_0            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_1            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_2            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_3            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_4            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_axi_5            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_0                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_1                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_2                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_3                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_4                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_5                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ce_out                            :   OUT   std_logic;
        theta_el_out_axi                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        theta_el_out                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        M_Mi_out_axi                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        omega_mech_out_axi                :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_0             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_1             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_2             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_3             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_4             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_axi_5             :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        currents_dq_out_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_2                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_3                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_4                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_5                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        voltage_input_dq_out_axi_fb_0     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_out_axi_fb_1     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_out_axi_fb_2     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_out_axi_fb_3     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_out_axi_fb_4     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        voltage_input_dq_out_axi_fb_5     :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq;


ARCHITECTURE rtl OF uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq IS

  -- Component Declarations
  COMPONENT uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq_tc
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          enb                             :   OUT   std_logic;
          enb_1_100_0                     :   OUT   std_logic;
          enb_1_100_1                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_relop_double_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out1                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_relop_double
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out1                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_18_En14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En14
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- double
          nfp_out                         :   OUT   std_logic_vector(26 DOWNTO 0)  -- sfix27_En18
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq_tc
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq_tc(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_convert_single2double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_mul_double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_sub_double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_add_double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_add_double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_relop_double_block
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_relop_double_block(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_relop_double
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_relop_double(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_convert_double2single(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_18_En14
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_18_En14(rtl);

  FOR ALL : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    USE ENTITY work.uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL enb_1_100_1                      : std_logic;
  SIGNAL enb_1_100_0                      : std_logic;
  SIGNAL reset_integrators_1              : std_logic;
  SIGNAL From3_out1                       : std_logic;
  SIGNAL kconst                           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL simulate_mechanical_1            : std_logic;
  SIGNAL simulate_mechanical_2            : std_logic;
  SIGNAL Data_Type_Conversion13_out1      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From2_out1                       : std_logic;
  SIGNAL kconst_1                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL alpha1_J                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion2_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL kconst_2                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From2_out1_1                     : std_logic;
  SIGNAL kconst_3                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL use_axi_input_1                  : std_logic;
  SIGNAL voltage_input_dq                 : vector_of_std_logic_vector27(0 TO 5);  -- ufix27 [6]
  SIGNAL voltage_input_dq_6               : vector_of_signed27(0 TO 5);  -- sfix27_En16 [6]
  SIGNAL voltage_input_dq_7               : vector_of_signed27(0 TO 5);  -- sfix27_En16 [6]
  SIGNAL voltage_input_dq_axi             : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL voltage_input_dq_axi_6           : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL use_axi_input_2                  : std_logic;
  SIGNAL Data_Type_Conversion10_out1      : vector_of_std_logic_vector64(0 TO 5);  -- ufix64 [6]
  SIGNAL Data_Type_Conversion6_out1       : vector_of_std_logic_vector64(0 TO 5);  -- ufix64 [6]
  SIGNAL Switch2_out1                     : vector_of_std_logic_vector64(0 TO 5);  -- ufix64 [6]
  SIGNAL alpha1_L_d                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion6_out1_1     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_pm                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion4_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL R_1                              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion2_out1_1     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL physical_parameters_polepair_1   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL polepair                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion3_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From3_out1_1                     : std_logic;
  SIGNAL kconst_4                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL alpha1_L_q                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion1_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL polepair_1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion1_out1_1     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion7_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_2                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_2                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL pmsm_out2                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL I_d                              : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL I_d_1                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL i_d_2                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product2_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_3                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_4                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_5                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_q                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL I_q                              : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL I_q_1                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product7_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_d                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL omega_el                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL omega_el_1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product1_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum1_op_stage1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum1_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered2_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_q_1                          : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Switch1_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_d_1                          : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum2_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product8_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum_op_stage1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum_out1                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_2                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered_bypass_reg        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_3                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_1                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL pmsm_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product3_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_2                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL M_Mi                             : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL M_Mi_1                           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL M_Mi_2                           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL M_Mi_3                           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay_bypass_reg                 : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL M_Mi_4                           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay_out1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay_out1_1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum1_out1_1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product11_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_2                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_3                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_4                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered4_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_5                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_2                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL mechanical_system_out1           : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Product_out1_1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_3                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL const                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL const_1                          : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_3                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Switch_out1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum2_out1_1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum_out1_1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum1_out1_2                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_6                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_7                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Angular_Position                 : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_6                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered3_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_7                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_3                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion5_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL t4_bypass_reg                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion5_out1_1     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL theta_el                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion12_out1      : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Data_Type_Conversion12_out1_signed : signed(17 DOWNTO 0);  -- sfix18_En14
  SIGNAL t3_bypass_reg                    : signed(17 DOWNTO 0);  -- sfix18
  SIGNAL Data_Type_Conversion12_out1_1    : signed(17 DOWNTO 0);  -- sfix18_En14
  SIGNAL Data_Type_Conversion14_out1      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion14_out1_1    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion14_out1_2    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion4_out1_1     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion4_out1_2     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion4_out1_3     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL From5_out1                       : std_logic;
  SIGNAL kconst_5                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_4                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL L_x                              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion5_out1_2     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_8                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_9                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide1_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide_out1                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Add_out1                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_4                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_4                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_8                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered5_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_9                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_4                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi                              : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From9_out1                       : std_logic;
  SIGNAL kconst_6                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_5                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL L_y                              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion7_out1_1     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_10                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_11                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide3_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide2_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Add1_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_5                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_5                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_10                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered1_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_11                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_5                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_1                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From15_out1                      : std_logic;
  SIGNAL kconst_7                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_6                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL L_z1                             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion8_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_12                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_13                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide5_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide4_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Add2_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_6                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_6                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_12                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered7_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_13                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_6                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_2                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL From19_out1                      : std_logic;
  SIGNAL kconst_8                         : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_iv_7                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL L_z2                             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion9_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_14                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_out1_15                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide7_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Divide6_out1                     : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Add3_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Gain_out1_7                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Sum3_out1_7                      : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_14                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_lowered6_bypass_reg       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_toDel_15                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Delay1_delOut_7                  : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL psi_3                            : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion11_out1      : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL t2_bypass_reg                    : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL t2_bypass_reg_next               : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL Data_Type_Conversion11_out1_1    : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL Data_Type_Conversion3_out1_1     : vector_of_std_logic_vector27(0 TO 5);  -- ufix27 [6]
  SIGNAL Data_Type_Conversion3_out1_2     : vector_of_signed27(0 TO 5);  -- sfix27_En18 [6]
  SIGNAL t1_bypass_reg                    : vector_of_signed27(0 TO 5);  -- sfix27 [6]
  SIGNAL t1_bypass_reg_next               : vector_of_signed27(0 TO 5);  -- sfix27_En18 [6]
  SIGNAL Data_Type_Conversion3_out1_3     : vector_of_signed27(0 TO 5);  -- sfix27_En18 [6]
  SIGNAL Data_Type_Conversion8_out1_1     : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL t5_bypass_reg                    : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL t5_bypass_reg_next               : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL Data_Type_Conversion8_out1_2     : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]

BEGIN
  -- Input
  -- 
  -- This signal introduces an algebraic loop if simulate_mechanical is true!
  -- 
  -- PMSM electric and magentic
  -- 
  -- Mechanical and output
  -- 
  -- Inputs
  -- 
  -- x equation
  -- 
  -- DQ equations
  -- 
  -- y equation
  -- 
  -- z1 equation
  -- 
  -- z21 equation
  -- 
  -- load torque negative!!!
  -- 
  -- https://de.mathworks.com/help/releases/R2021a/hdlcoder/ug/troubleshoot-generate-implementation-model-from-simscape-pmsm.html?searchHighlight=troubleshoot-generate-implementation-model-from-simscape-pmsm&s_tid=doc_srchtitle

  u_uz_pmsm_model_9ph_dq_tc : uz_pmsm_model_6ph_dq_src_uz_pmsm_model_9ph_dq_tc
    PORT MAP( clk => clk,
              reset => reset,
              clk_enable => clk_enable,
              enb => enb,
              enb_1_100_0 => enb_1_100_0,
              enb_1_100_1 => enb_1_100_1
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => omega_mech,  -- single
              nfp_out => Data_Type_Conversion13_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_1 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => alpha1_J,  -- single
              nfp_out => Data_Type_Conversion2_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(0)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(0)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double_1 : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(1)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(1)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double_2 : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(2)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(2)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double_3 : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(3)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(3)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double_4 : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(4)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(4)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_2 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(0),  -- single
              nfp_out => Data_Type_Conversion6_out1(0)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_3 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(1),  -- single
              nfp_out => Data_Type_Conversion6_out1(1)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_4 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(2),  -- single
              nfp_out => Data_Type_Conversion6_out1(2)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_5 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(3),  -- single
              nfp_out => Data_Type_Conversion6_out1(3)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_6 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(4),  -- single
              nfp_out => Data_Type_Conversion6_out1(4)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_sfix_27_En16_to_double_5 : uz_pmsm_model_6ph_dq_src_nfp_convert_sfix_27_En16_to_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => std_logic_vector(voltage_input_dq_7(5)),  -- sfix27_En16
              nfp_out => Data_Type_Conversion10_out1(5)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_7 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => voltage_input_dq_axi_6(5),  -- single
              nfp_out => Data_Type_Conversion6_out1(5)  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_8 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => alpha1_L_d,  -- single
              nfp_out => Data_Type_Conversion6_out1_1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_9 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => psi_pm,  -- single
              nfp_out => Data_Type_Conversion4_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_10 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => R_1,  -- single
              nfp_out => Data_Type_Conversion2_out1_1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_11 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => polepair,  -- single
              nfp_out => Data_Type_Conversion3_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_12 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => alpha1_L_q,  -- single
              nfp_out => Data_Type_Conversion1_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_13 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => polepair_1,  -- single
              nfp_out => Data_Type_Conversion1_out1_1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_14 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => load_torque,  -- single
              nfp_out => Data_Type_Conversion7_out1  -- double
              );

  u_nfp_mul_comp : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => i_d_2,  -- double
              nfp_in2 => pmsm_out2,  -- double
              nfp_out => Product2_out1  -- double
              );

  u_nfp_mul_comp_1 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi_q,  -- double
              nfp_in2 => Data_Type_Conversion1_out1,  -- double
              nfp_out => I_q  -- double
              );

  u_nfp_mul_comp_2 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => I_q_1,  -- double
              nfp_in2 => Data_Type_Conversion2_out1_1,  -- double
              nfp_out => Product7_out1  -- double
              );

  u_nfp_mul_comp_3 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => omega_el_1,  -- double
              nfp_in2 => psi_d,  -- double
              nfp_out => Product1_out1  -- double
              );

  u_nfp_sub_comp : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(1),  -- double
              nfp_in2 => Product1_out1,  -- double
              nfp_out => Sum1_op_stage1  -- double
              );

  u_nfp_sub_comp_1 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Sum1_op_stage1,  -- double
              nfp_in2 => Product7_out1,  -- double
              nfp_out => Sum1_out1  -- double
              );

  u_nfp_mul_comp_4 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_4,  -- double
              nfp_in2 => Sum1_out1,  -- double
              nfp_out => Gain_out1  -- double
              );

  u_nfp_add_comp : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1,  -- double
              nfp_in2 => Delay1_out1_5,  -- double
              nfp_out => Sum3_out1  -- double
              );

  u_nfp_mul_comp_5 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch1_out1,  -- double
              nfp_in2 => Data_Type_Conversion3_out1,  -- double
              nfp_out => omega_el  -- double
              );

  u_nfp_mul_comp_6 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => omega_el,  -- double
              nfp_in2 => psi_q_1,  -- double
              nfp_out => Product_out1  -- double
              );

  u_nfp_sub_comp_2 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi_d_1,  -- double
              nfp_in2 => Data_Type_Conversion4_out1,  -- double
              nfp_out => Sum2_out1  -- double
              );

  u_nfp_mul_comp_7 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion6_out1_1,  -- double
              nfp_in2 => Sum2_out1,  -- double
              nfp_out => I_d  -- double
              );

  u_nfp_mul_comp_8 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => I_d,  -- double
              nfp_in2 => Data_Type_Conversion2_out1_1,  -- double
              nfp_out => Product8_out1  -- double
              );

  u_nfp_sub_comp_3 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(0),  -- double
              nfp_in2 => Product8_out1,  -- double
              nfp_out => Sum_op_stage1  -- double
              );

  u_nfp_add_comp_1 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Sum_op_stage1,  -- double
              nfp_in2 => Product_out1,  -- double
              nfp_out => Sum_out1  -- double
              );

  u_nfp_mul_comp_9 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_3,  -- double
              nfp_in2 => Sum_out1,  -- double
              nfp_out => Gain_out1_1  -- double
              );

  u_nfp_add_comp_2 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_1,  -- double
              nfp_in2 => Delay1_out1_4,  -- double
              nfp_out => Sum3_out1_1  -- double
              );

  u_nfp_mul_comp_10 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => pmsm_out1,  -- double
              nfp_in2 => I_q,  -- double
              nfp_out => Product3_out1  -- double
              );

  u_nfp_sub_comp_4 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Product3_out1,  -- double
              nfp_in2 => Product2_out1,  -- double
              nfp_out => Sum3_out1_2  -- double
              );

  u_nfp_mul_comp_11 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_2,  -- double
              nfp_in2 => Sum3_out1_2,  -- double
              nfp_out => M_Mi  -- double
              );

  u_nfp_mul_comp_12 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => M_Mi_1,  -- double
              nfp_in2 => Data_Type_Conversion1_out1_1,  -- double
              nfp_out => M_Mi_2  -- double
              );

  u_nfp_add_comp_3 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Delay_out1_1,  -- double
              nfp_in2 => Data_Type_Conversion7_out1,  -- double
              nfp_out => Sum1_out1_1  -- double
              );

  u_nfp_mul_comp_13 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion2_out1,  -- double
              nfp_in2 => Sum1_out1_1,  -- double
              nfp_out => Product11_out1  -- double
              );

  u_nfp_mul_comp_14 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_1,  -- double
              nfp_in2 => Product11_out1,  -- double
              nfp_out => Gain_out1_2  -- double
              );

  u_nfp_add_comp_4 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_2,  -- double
              nfp_in2 => Delay1_out1_1,  -- double
              nfp_out => Sum3_out1_3  -- double
              );

  u_nfp_mul_comp_15 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch1_out1,  -- double
              nfp_in2 => Data_Type_Conversion1_out1_1,  -- double
              nfp_out => Product_out1_1  -- double
              );

  u_nfp_mul_comp_16 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst,  -- double
              nfp_in2 => Product_out1_1,  -- double
              nfp_out => Gain_out1_3  -- double
              );

  u_nfp_add_comp_5 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Constant_out1,  -- double
              nfp_in2 => Switch_out1,  -- double
              nfp_out => Sum2_out1_1  -- double
              );

  u_nfp_sub_comp_5 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Sum_out1_1,  -- double
              nfp_in2 => Constant_out1,  -- double
              nfp_out => Sum1_out1_2  -- double
              );

  u_nfp_add_comp_6 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Delay1_out1_7,  -- double
              nfp_in2 => Gain_out1_3,  -- double
              nfp_out => Sum_out1_1  -- double
              );

  u_nfp_relop_comp : uz_pmsm_model_6ph_dq_src_nfp_relop_double_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Sum_out1_1,  -- double
              nfp_in2 => const,  -- double
              nfp_out1 => Compare_To_Constant_out1
              );

  u_nfp_relop_comp_1 : uz_pmsm_model_6ph_dq_src_nfp_relop_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch_out1,  -- double
              nfp_in2 => const_1,  -- double
              nfp_out1 => Compare_To_Constant1_out1
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Delay1_out1_6,  -- double
              nfp_out => Data_Type_Conversion5_out1  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_18_En14 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_18_En14
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => theta_el,  -- double
              nfp_out => Data_Type_Conversion12_out1  -- sfix18_En14
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_1 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => M_Mi_2,  -- double
              nfp_out => Data_Type_Conversion14_out1  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_2 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch1_out1,  -- double
              nfp_out => Data_Type_Conversion4_out1_1  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_3 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => I_d,  -- double
              nfp_out => Data_Type_Conversion11_out1(0)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_4 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => I_q,  -- double
              nfp_out => Data_Type_Conversion11_out1(1)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_15 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => L_x,  -- single
              nfp_out => Data_Type_Conversion5_out1_2  -- double
              );

  u_nfp_mul_comp_17 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion2_out1_1,  -- double
              nfp_in2 => Divide1_out1,  -- double
              nfp_out => Divide_out1  -- double
              );

  u_nfp_sub_comp_6 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(2),  -- double
              nfp_in2 => Divide_out1,  -- double
              nfp_out => Add_out1  -- double
              );

  u_nfp_mul_comp_18 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_5,  -- double
              nfp_in2 => Add_out1,  -- double
              nfp_out => Gain_out1_4  -- double
              );

  u_nfp_add_comp_7 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_4,  -- double
              nfp_in2 => Delay1_out1_9,  -- double
              nfp_out => Sum3_out1_4  -- double
              );

  u_nfp_mul_comp_19 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi,  -- double
              nfp_in2 => Data_Type_Conversion5_out1_2,  -- double
              nfp_out => Divide1_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_5 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide1_out1,  -- double
              nfp_out => Data_Type_Conversion11_out1(2)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_16 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => L_y,  -- single
              nfp_out => Data_Type_Conversion7_out1_1  -- double
              );

  u_nfp_mul_comp_20 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion2_out1_1,  -- double
              nfp_in2 => Divide3_out1,  -- double
              nfp_out => Divide2_out1  -- double
              );

  u_nfp_sub_comp_7 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(3),  -- double
              nfp_in2 => Divide2_out1,  -- double
              nfp_out => Add1_out1  -- double
              );

  u_nfp_mul_comp_21 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_6,  -- double
              nfp_in2 => Add1_out1,  -- double
              nfp_out => Gain_out1_5  -- double
              );

  u_nfp_add_comp_8 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_5,  -- double
              nfp_in2 => Delay1_out1_11,  -- double
              nfp_out => Sum3_out1_5  -- double
              );

  u_nfp_mul_comp_22 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi_1,  -- double
              nfp_in2 => Data_Type_Conversion7_out1_1,  -- double
              nfp_out => Divide3_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_6 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide3_out1,  -- double
              nfp_out => Data_Type_Conversion11_out1(3)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_17 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => L_z1,  -- single
              nfp_out => Data_Type_Conversion8_out1  -- double
              );

  u_nfp_mul_comp_23 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion2_out1_1,  -- double
              nfp_in2 => Divide5_out1,  -- double
              nfp_out => Divide4_out1  -- double
              );

  u_nfp_sub_comp_8 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(4),  -- double
              nfp_in2 => Divide4_out1,  -- double
              nfp_out => Add2_out1  -- double
              );

  u_nfp_mul_comp_24 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_7,  -- double
              nfp_in2 => Add2_out1,  -- double
              nfp_out => Gain_out1_6  -- double
              );

  u_nfp_add_comp_9 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_6,  -- double
              nfp_in2 => Delay1_out1_13,  -- double
              nfp_out => Sum3_out1_6  -- double
              );

  u_nfp_mul_comp_25 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi_2,  -- double
              nfp_in2 => Data_Type_Conversion8_out1,  -- double
              nfp_out => Divide5_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_7 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide5_out1,  -- double
              nfp_out => Data_Type_Conversion11_out1(4)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_single2double_18 : uz_pmsm_model_6ph_dq_src_nfp_convert_single2double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => L_z2,  -- single
              nfp_out => Data_Type_Conversion9_out1  -- double
              );

  u_nfp_mul_comp_26 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Data_Type_Conversion2_out1_1,  -- double
              nfp_in2 => Divide7_out1,  -- double
              nfp_out => Divide6_out1  -- double
              );

  u_nfp_sub_comp_9 : uz_pmsm_model_6ph_dq_src_nfp_sub_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Switch2_out1(5),  -- double
              nfp_in2 => Divide6_out1,  -- double
              nfp_out => Add3_out1  -- double
              );

  u_nfp_mul_comp_27 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => kconst_8,  -- double
              nfp_in2 => Add3_out1,  -- double
              nfp_out => Gain_out1_7  -- double
              );

  u_nfp_add_comp_10 : uz_pmsm_model_6ph_dq_src_nfp_add_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => Gain_out1_7,  -- double
              nfp_in2 => Delay1_out1_15,  -- double
              nfp_out => Sum3_out1_7  -- double
              );

  u_nfp_mul_comp_28 : uz_pmsm_model_6ph_dq_src_nfp_mul_double
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psi_3,  -- double
              nfp_in2 => Data_Type_Conversion9_out1,  -- double
              nfp_out => Divide7_out1  -- double
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_8 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide7_out1,  -- double
              nfp_out => Data_Type_Conversion11_out1(5)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => I_d,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(0)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18_1 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => I_q,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(1)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18_2 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide1_out1,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(2)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18_3 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide3_out1,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(3)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18_4 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide5_out1,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(4)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double_to_fixed_27_En18_5 : uz_pmsm_model_6ph_dq_src_nfp_convert_double_to_fixed_27_En18
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Divide7_out1,  -- double
              nfp_out => Data_Type_Conversion3_out1_1(5)  -- sfix27_En18
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_9 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(0),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(0)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_10 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(1),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(1)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_11 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(2),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(2)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_12 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(3),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(3)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_13 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(4),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(4)  -- single
              );

  u_uz_pmsm_model_6ph_dq_uz_pmsm_model_9ph_dq_nfp_convert_double2single_14 : uz_pmsm_model_6ph_dq_src_nfp_convert_double2single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => Switch2_out1(5),  -- double
              nfp_out => Data_Type_Conversion8_out1_1(5)  -- single
              );

  reset_integrators_1 <= reset_integrators;

  delayMatch20_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From3_out1 <= '0';
      ELSIF enb = '1' THEN
        From3_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch20_process;


  kconst <= X"3eb0c6f7a0b5ed8d";

  simulate_mechanical_1 <= simulate_mechanical;

  delayMatch10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        simulate_mechanical_2 <= '0';
      ELSIF enb = '1' THEN
        simulate_mechanical_2 <= simulate_mechanical_1;
      END IF;
    END IF;
  END PROCESS delayMatch10_process;


  delayMatch23_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From2_out1 <= '0';
      ELSIF enb = '1' THEN
        From2_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch23_process;


  kconst_1 <= X"3eb0c6f7a0b5ed8d";

  alpha1_J <= physical_parameters_1_J;

  kconst_2 <= X"4008000000000000";

  delayMatch13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From2_out1_1 <= '0';
      ELSIF enb = '1' THEN
        From2_out1_1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch13_process;


  kconst_3 <= X"3eb0c6f7a0b5ed8d";

  use_axi_input_1 <= use_axi_input;

  voltage_input_dq(0) <= voltage_input_dq_0;
  voltage_input_dq(1) <= voltage_input_dq_1;
  voltage_input_dq(2) <= voltage_input_dq_2;
  voltage_input_dq(3) <= voltage_input_dq_3;
  voltage_input_dq(4) <= voltage_input_dq_4;
  voltage_input_dq(5) <= voltage_input_dq_5;

  outputgen1: FOR k IN 0 TO 5 GENERATE
    voltage_input_dq_6(k) <= signed(voltage_input_dq(k));
  END GENERATE;

  voltage_input_dq_7 <= voltage_input_dq_6;

  voltage_input_dq_axi(0) <= voltage_input_dq_axi_0;
  voltage_input_dq_axi(1) <= voltage_input_dq_axi_1;
  voltage_input_dq_axi(2) <= voltage_input_dq_axi_2;
  voltage_input_dq_axi(3) <= voltage_input_dq_axi_3;
  voltage_input_dq_axi(4) <= voltage_input_dq_axi_4;
  voltage_input_dq_axi(5) <= voltage_input_dq_axi_5;

  voltage_input_dq_axi_6 <= voltage_input_dq_axi;

  delayMatch8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        use_axi_input_2 <= '0';
      ELSIF enb = '1' THEN
        use_axi_input_2 <= use_axi_input_1;
      END IF;
    END IF;
  END PROCESS delayMatch8_process;




  
  Switch2_out1(0) <= Data_Type_Conversion10_out1(0) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(0);
  
  Switch2_out1(1) <= Data_Type_Conversion10_out1(1) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(1);
  
  Switch2_out1(2) <= Data_Type_Conversion10_out1(2) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(2);
  
  Switch2_out1(3) <= Data_Type_Conversion10_out1(3) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(3);
  
  Switch2_out1(4) <= Data_Type_Conversion10_out1(4) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(4);
  
  Switch2_out1(5) <= Data_Type_Conversion10_out1(5) WHEN use_axi_input_2 = '0' ELSE
      Data_Type_Conversion6_out1(5);

  alpha1_L_d <= physical_parameters_1_L_d;

  psi_pm <= physical_parameters_psi_pm;

  R_1 <= physical_parameters_R_1;

  physical_parameters_polepair_1 <= physical_parameters_polepair;

  polepair <= physical_parameters_polepair_1;

  delayMatch18_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From3_out1_1 <= '0';
      ELSIF enb = '1' THEN
        From3_out1_1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch18_process;


  kconst_4 <= X"3eb0c6f7a0b5ed8d";

  alpha1_L_q <= physical_parameters_1_L_q;

  Delay1_iv <= X"0000000000000000";

  Delay1_iv_1 <= X"0000000000000000";

  polepair_1 <= physical_parameters_polepair_1;

  Delay1_iv_2 <= X"0000000000000000";

  delayMatch22_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_1 <= Delay1_out1;
      END IF;
    END IF;
  END PROCESS delayMatch22_process;


  delayMatch3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        pmsm_out2 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        pmsm_out2 <= Delay1_out1_2;
      END IF;
    END IF;
  END PROCESS delayMatch3_process;


  I_d_1 <= I_d;

  i_d_2 <= I_d_1;

  delayMatch12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_4 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_4 <= Delay1_out1_3;
      END IF;
    END IF;
  END PROCESS delayMatch12_process;


  delayMatch17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_5 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_5 <= Delay1_out1_2;
      END IF;
    END IF;
  END PROCESS delayMatch17_process;


  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_q <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_q <= Delay1_out1_2;
      END IF;
    END IF;
  END PROCESS delayMatch_process;


  I_q_1 <= I_q;

  delayMatch16_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_d <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_d <= Delay1_out1_3;
      END IF;
    END IF;
  END PROCESS delayMatch16_process;


  omega_el_1 <= omega_el;

  
  Delay1_toDel <= Sum3_out1 WHEN From3_out1_1 = '0' ELSE
      Delay1_iv;

  Delay1_lowered2_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered2_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered2_bypass_reg <= Delay1_toDel;
      END IF;
    END IF;
  END PROCESS Delay1_lowered2_bypass_process;

  
  Delay1_toDel_1 <= Delay1_toDel WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered2_bypass_reg;

  Delay1_delOut <= Delay1_toDel_1;

  
  Delay1_out1_2 <= Delay1_delOut WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv;

  delayMatch11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_q_1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_q_1 <= Delay1_out1_2;
      END IF;
    END IF;
  END PROCESS delayMatch11_process;


  delayMatch1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_d_1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_d_1 <= Delay1_out1_3;
      END IF;
    END IF;
  END PROCESS delayMatch1_process;


  
  Delay1_toDel_2 <= Sum3_out1_1 WHEN From2_out1_1 = '0' ELSE
      Delay1_iv_1;

  Delay1_lowered_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered_bypass_reg <= Delay1_toDel_2;
      END IF;
    END IF;
  END PROCESS Delay1_lowered_bypass_process;

  
  Delay1_toDel_3 <= Delay1_toDel_2 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered_bypass_reg;

  Delay1_delOut_1 <= Delay1_toDel_3;

  
  Delay1_out1_3 <= Delay1_delOut_1 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_1;

  delayMatch2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        pmsm_out1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        pmsm_out1 <= Delay1_out1_3;
      END IF;
    END IF;
  END PROCESS delayMatch2_process;


  M_Mi_1 <= M_Mi;

  M_Mi_3 <= M_Mi_2;

  Delay_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay_bypass_reg <= M_Mi_3;
      END IF;
    END IF;
  END PROCESS Delay_bypass_process;

  
  M_Mi_4 <= M_Mi_3 WHEN enb_1_100_1 = '1' ELSE
      Delay_bypass_reg;

  Delay_out1 <= M_Mi_4;

  delayMatch21_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay_out1_1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay_out1_1 <= Delay_out1;
      END IF;
    END IF;
  END PROCESS delayMatch21_process;


  
  Delay1_toDel_4 <= Sum3_out1_3 WHEN From2_out1 = '0' ELSE
      Delay1_iv_2;

  Delay1_lowered4_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered4_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered4_bypass_reg <= Delay1_toDel_4;
      END IF;
    END IF;
  END PROCESS Delay1_lowered4_bypass_process;

  
  Delay1_toDel_5 <= Delay1_toDel_4 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered4_bypass_reg;

  Delay1_delOut_2 <= Delay1_toDel_5;

  
  Delay1_out1 <= Delay1_delOut_2 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_2;

  delayMatch9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        mechanical_system_out1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        mechanical_system_out1 <= Delay1_out1;
      END IF;
    END IF;
  END PROCESS delayMatch9_process;


  
  Switch1_out1 <= Data_Type_Conversion13_out1 WHEN simulate_mechanical_2 = '0' ELSE
      mechanical_system_out1;

  const <= X"400921fb60000000";

  Constant_out1 <= X"401921fb54442d18";

  const_1 <= X"c00921fb60000000";

  Delay1_iv_3 <= X"0000000000000000";

  delayMatch19_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_7 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_7 <= Delay1_out1_6;
      END IF;
    END IF;
  END PROCESS delayMatch19_process;


  
  Switch_out1 <= Sum_out1_1 WHEN Compare_To_Constant_out1 = '0' ELSE
      Sum1_out1_2;

  
  Angular_Position <= Switch_out1 WHEN Compare_To_Constant1_out1 = '0' ELSE
      Sum2_out1_1;

  
  Delay1_toDel_6 <= Angular_Position WHEN From3_out1 = '0' ELSE
      Delay1_iv_3;

  Delay1_lowered3_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered3_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered3_bypass_reg <= Delay1_toDel_6;
      END IF;
    END IF;
  END PROCESS Delay1_lowered3_bypass_process;

  
  Delay1_toDel_7 <= Delay1_toDel_6 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered3_bypass_reg;

  Delay1_delOut_3 <= Delay1_toDel_7;

  
  Delay1_out1_6 <= Delay1_delOut_3 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_3;

  t4_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        t4_bypass_reg <= X"00000000";
      ELSIF enb_1_100_1 = '1' THEN
        t4_bypass_reg <= Data_Type_Conversion5_out1;
      END IF;
    END IF;
  END PROCESS t4_bypass_process;

  
  Data_Type_Conversion5_out1_1 <= Data_Type_Conversion5_out1 WHEN enb_1_100_1 = '1' ELSE
      t4_bypass_reg;

  theta_el <= Delay1_out1_6;

  Data_Type_Conversion12_out1_signed <= signed(Data_Type_Conversion12_out1);

  t3_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        t3_bypass_reg <= to_signed(16#00000#, 18);
      ELSIF enb_1_100_1 = '1' THEN
        t3_bypass_reg <= Data_Type_Conversion12_out1_signed;
      END IF;
    END IF;
  END PROCESS t3_bypass_process;

  
  Data_Type_Conversion12_out1_1 <= Data_Type_Conversion12_out1_signed WHEN enb_1_100_1 = '1' ELSE
      t3_bypass_reg;

  theta_el_out <= std_logic_vector(Data_Type_Conversion12_out1_1);

  Delay1_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Data_Type_Conversion14_out1_1 <= X"00000000";
      ELSIF enb_1_100_1 = '1' THEN
        Data_Type_Conversion14_out1_1 <= Data_Type_Conversion14_out1;
      END IF;
    END IF;
  END PROCESS Delay1_output_process;


  delayMatch30_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Data_Type_Conversion14_out1_2 <= X"00000000";
      ELSIF enb_1_100_0 = '1' THEN
        Data_Type_Conversion14_out1_2 <= Data_Type_Conversion14_out1_1;
      END IF;
    END IF;
  END PROCESS delayMatch30_process;


  Delay2_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Data_Type_Conversion4_out1_2 <= X"00000000";
      ELSIF enb_1_100_1 = '1' THEN
        Data_Type_Conversion4_out1_2 <= Data_Type_Conversion4_out1_1;
      END IF;
    END IF;
  END PROCESS Delay2_output_process;


  delayMatch31_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Data_Type_Conversion4_out1_3 <= X"00000000";
      ELSIF enb_1_100_0 = '1' THEN
        Data_Type_Conversion4_out1_3 <= Data_Type_Conversion4_out1_2;
      END IF;
    END IF;
  END PROCESS delayMatch31_process;


  delayMatch25_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From5_out1 <= '0';
      ELSIF enb = '1' THEN
        From5_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch25_process;


  kconst_5 <= X"3eb0c6f7a0b5ed8d";

  Delay1_iv_4 <= X"0000000000000000";

  L_x <= physical_parameters_L_x;

  delayMatch24_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_9 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_9 <= Delay1_out1_8;
      END IF;
    END IF;
  END PROCESS delayMatch24_process;


  
  Delay1_toDel_8 <= Sum3_out1_4 WHEN From5_out1 = '0' ELSE
      Delay1_iv_4;

  Delay1_lowered5_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered5_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered5_bypass_reg <= Delay1_toDel_8;
      END IF;
    END IF;
  END PROCESS Delay1_lowered5_bypass_process;

  
  Delay1_toDel_9 <= Delay1_toDel_8 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered5_bypass_reg;

  Delay1_delOut_4 <= Delay1_toDel_9;

  
  Delay1_out1_8 <= Delay1_delOut_4 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_4;

  delayMatch4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi <= Delay1_out1_8;
      END IF;
    END IF;
  END PROCESS delayMatch4_process;


  delayMatch15_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From9_out1 <= '0';
      ELSIF enb = '1' THEN
        From9_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch15_process;


  kconst_6 <= X"3eb0c6f7a0b5ed8d";

  Delay1_iv_5 <= X"0000000000000000";

  L_y <= physical_parameters_L_y;

  delayMatch14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_11 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_11 <= Delay1_out1_10;
      END IF;
    END IF;
  END PROCESS delayMatch14_process;


  
  Delay1_toDel_10 <= Sum3_out1_5 WHEN From9_out1 = '0' ELSE
      Delay1_iv_5;

  Delay1_lowered1_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered1_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered1_bypass_reg <= Delay1_toDel_10;
      END IF;
    END IF;
  END PROCESS Delay1_lowered1_bypass_process;

  
  Delay1_toDel_11 <= Delay1_toDel_10 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered1_bypass_reg;

  Delay1_delOut_5 <= Delay1_toDel_11;

  
  Delay1_out1_10 <= Delay1_delOut_5 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_5;

  delayMatch5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_1 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_1 <= Delay1_out1_10;
      END IF;
    END IF;
  END PROCESS delayMatch5_process;


  delayMatch29_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From15_out1 <= '0';
      ELSIF enb = '1' THEN
        From15_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch29_process;


  kconst_7 <= X"3eb0c6f7a0b5ed8d";

  Delay1_iv_6 <= X"0000000000000000";

  L_z1 <= physical_parameters_L_z1;

  delayMatch28_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_13 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_13 <= Delay1_out1_12;
      END IF;
    END IF;
  END PROCESS delayMatch28_process;


  
  Delay1_toDel_12 <= Sum3_out1_6 WHEN From15_out1 = '0' ELSE
      Delay1_iv_6;

  Delay1_lowered7_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered7_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered7_bypass_reg <= Delay1_toDel_12;
      END IF;
    END IF;
  END PROCESS Delay1_lowered7_bypass_process;

  
  Delay1_toDel_13 <= Delay1_toDel_12 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered7_bypass_reg;

  Delay1_delOut_6 <= Delay1_toDel_13;

  
  Delay1_out1_12 <= Delay1_delOut_6 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_6;

  delayMatch6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_2 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_2 <= Delay1_out1_12;
      END IF;
    END IF;
  END PROCESS delayMatch6_process;


  delayMatch27_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        From19_out1 <= '0';
      ELSIF enb = '1' THEN
        From19_out1 <= reset_integrators_1;
      END IF;
    END IF;
  END PROCESS delayMatch27_process;


  kconst_8 <= X"3eb0c6f7a0b5ed8d";

  Delay1_iv_7 <= X"0000000000000000";

  L_z2 <= physical_parameters_L_z2;

  delayMatch26_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1_15 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        Delay1_out1_15 <= Delay1_out1_14;
      END IF;
    END IF;
  END PROCESS delayMatch26_process;


  
  Delay1_toDel_14 <= Sum3_out1_7 WHEN From19_out1 = '0' ELSE
      Delay1_iv_7;

  Delay1_lowered6_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_lowered6_bypass_reg <= X"0000000000000000";
      ELSIF enb_1_100_1 = '1' THEN
        Delay1_lowered6_bypass_reg <= Delay1_toDel_14;
      END IF;
    END IF;
  END PROCESS Delay1_lowered6_bypass_process;

  
  Delay1_toDel_15 <= Delay1_toDel_14 WHEN enb_1_100_1 = '1' ELSE
      Delay1_lowered6_bypass_reg;

  Delay1_delOut_7 <= Delay1_toDel_15;

  
  Delay1_out1_14 <= Delay1_delOut_7 WHEN reset_integrators_1 = '0' ELSE
      Delay1_iv_7;

  delayMatch7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        psi_3 <= X"0000000000000000";
      ELSIF enb = '1' THEN
        psi_3 <= Delay1_out1_14;
      END IF;
    END IF;
  END PROCESS delayMatch7_process;



  t2_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        t2_bypass_reg(0) <= X"00000000";
        t2_bypass_reg(1) <= X"00000000";
        t2_bypass_reg(2) <= X"00000000";
        t2_bypass_reg(3) <= X"00000000";
        t2_bypass_reg(4) <= X"00000000";
        t2_bypass_reg(5) <= X"00000000";
      ELSIF enb_1_100_1 = '1' THEN
        t2_bypass_reg(0) <= t2_bypass_reg_next(0);
        t2_bypass_reg(1) <= t2_bypass_reg_next(1);
        t2_bypass_reg(2) <= t2_bypass_reg_next(2);
        t2_bypass_reg(3) <= t2_bypass_reg_next(3);
        t2_bypass_reg(4) <= t2_bypass_reg_next(4);
        t2_bypass_reg(5) <= t2_bypass_reg_next(5);
      END IF;
    END IF;
  END PROCESS t2_bypass_process;

  
  Data_Type_Conversion11_out1_1(0) <= Data_Type_Conversion11_out1(0) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(0);
  
  Data_Type_Conversion11_out1_1(1) <= Data_Type_Conversion11_out1(1) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(1);
  
  Data_Type_Conversion11_out1_1(2) <= Data_Type_Conversion11_out1(2) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(2);
  
  Data_Type_Conversion11_out1_1(3) <= Data_Type_Conversion11_out1(3) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(3);
  
  Data_Type_Conversion11_out1_1(4) <= Data_Type_Conversion11_out1(4) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(4);
  
  Data_Type_Conversion11_out1_1(5) <= Data_Type_Conversion11_out1(5) WHEN enb_1_100_1 = '1' ELSE
      t2_bypass_reg(5);
  t2_bypass_reg_next(0) <= Data_Type_Conversion11_out1(0);
  t2_bypass_reg_next(1) <= Data_Type_Conversion11_out1(1);
  t2_bypass_reg_next(2) <= Data_Type_Conversion11_out1(2);
  t2_bypass_reg_next(3) <= Data_Type_Conversion11_out1(3);
  t2_bypass_reg_next(4) <= Data_Type_Conversion11_out1(4);
  t2_bypass_reg_next(5) <= Data_Type_Conversion11_out1(5);


  outputgen: FOR k IN 0 TO 5 GENERATE
    Data_Type_Conversion3_out1_2(k) <= signed(Data_Type_Conversion3_out1_1(k));
  END GENERATE;

  t1_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        t1_bypass_reg(0) <= to_signed(16#0000000#, 27);
        t1_bypass_reg(1) <= to_signed(16#0000000#, 27);
        t1_bypass_reg(2) <= to_signed(16#0000000#, 27);
        t1_bypass_reg(3) <= to_signed(16#0000000#, 27);
        t1_bypass_reg(4) <= to_signed(16#0000000#, 27);
        t1_bypass_reg(5) <= to_signed(16#0000000#, 27);
      ELSIF enb_1_100_1 = '1' THEN
        t1_bypass_reg(0) <= t1_bypass_reg_next(0);
        t1_bypass_reg(1) <= t1_bypass_reg_next(1);
        t1_bypass_reg(2) <= t1_bypass_reg_next(2);
        t1_bypass_reg(3) <= t1_bypass_reg_next(3);
        t1_bypass_reg(4) <= t1_bypass_reg_next(4);
        t1_bypass_reg(5) <= t1_bypass_reg_next(5);
      END IF;
    END IF;
  END PROCESS t1_bypass_process;

  
  Data_Type_Conversion3_out1_3(0) <= Data_Type_Conversion3_out1_2(0) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(0);
  
  Data_Type_Conversion3_out1_3(1) <= Data_Type_Conversion3_out1_2(1) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(1);
  
  Data_Type_Conversion3_out1_3(2) <= Data_Type_Conversion3_out1_2(2) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(2);
  
  Data_Type_Conversion3_out1_3(3) <= Data_Type_Conversion3_out1_2(3) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(3);
  
  Data_Type_Conversion3_out1_3(4) <= Data_Type_Conversion3_out1_2(4) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(4);
  
  Data_Type_Conversion3_out1_3(5) <= Data_Type_Conversion3_out1_2(5) WHEN enb_1_100_1 = '1' ELSE
      t1_bypass_reg(5);
  t1_bypass_reg_next(0) <= Data_Type_Conversion3_out1_2(0);
  t1_bypass_reg_next(1) <= Data_Type_Conversion3_out1_2(1);
  t1_bypass_reg_next(2) <= Data_Type_Conversion3_out1_2(2);
  t1_bypass_reg_next(3) <= Data_Type_Conversion3_out1_2(3);
  t1_bypass_reg_next(4) <= Data_Type_Conversion3_out1_2(4);
  t1_bypass_reg_next(5) <= Data_Type_Conversion3_out1_2(5);

  currents_dq_out_0 <= std_logic_vector(Data_Type_Conversion3_out1_3(0));

  currents_dq_out_1 <= std_logic_vector(Data_Type_Conversion3_out1_3(1));

  currents_dq_out_2 <= std_logic_vector(Data_Type_Conversion3_out1_3(2));

  currents_dq_out_3 <= std_logic_vector(Data_Type_Conversion3_out1_3(3));

  currents_dq_out_4 <= std_logic_vector(Data_Type_Conversion3_out1_3(4));

  currents_dq_out_5 <= std_logic_vector(Data_Type_Conversion3_out1_3(5));


  t5_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        t5_bypass_reg(0) <= X"00000000";
        t5_bypass_reg(1) <= X"00000000";
        t5_bypass_reg(2) <= X"00000000";
        t5_bypass_reg(3) <= X"00000000";
        t5_bypass_reg(4) <= X"00000000";
        t5_bypass_reg(5) <= X"00000000";
      ELSIF enb_1_100_1 = '1' THEN
        t5_bypass_reg(0) <= t5_bypass_reg_next(0);
        t5_bypass_reg(1) <= t5_bypass_reg_next(1);
        t5_bypass_reg(2) <= t5_bypass_reg_next(2);
        t5_bypass_reg(3) <= t5_bypass_reg_next(3);
        t5_bypass_reg(4) <= t5_bypass_reg_next(4);
        t5_bypass_reg(5) <= t5_bypass_reg_next(5);
      END IF;
    END IF;
  END PROCESS t5_bypass_process;

  
  Data_Type_Conversion8_out1_2(0) <= Data_Type_Conversion8_out1_1(0) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(0);
  
  Data_Type_Conversion8_out1_2(1) <= Data_Type_Conversion8_out1_1(1) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(1);
  
  Data_Type_Conversion8_out1_2(2) <= Data_Type_Conversion8_out1_1(2) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(2);
  
  Data_Type_Conversion8_out1_2(3) <= Data_Type_Conversion8_out1_1(3) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(3);
  
  Data_Type_Conversion8_out1_2(4) <= Data_Type_Conversion8_out1_1(4) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(4);
  
  Data_Type_Conversion8_out1_2(5) <= Data_Type_Conversion8_out1_1(5) WHEN enb_1_100_1 = '1' ELSE
      t5_bypass_reg(5);
  t5_bypass_reg_next(0) <= Data_Type_Conversion8_out1_1(0);
  t5_bypass_reg_next(1) <= Data_Type_Conversion8_out1_1(1);
  t5_bypass_reg_next(2) <= Data_Type_Conversion8_out1_1(2);
  t5_bypass_reg_next(3) <= Data_Type_Conversion8_out1_1(3);
  t5_bypass_reg_next(4) <= Data_Type_Conversion8_out1_1(4);
  t5_bypass_reg_next(5) <= Data_Type_Conversion8_out1_1(5);

  ce_out <= enb_1_100_1;

  theta_el_out_axi <= Data_Type_Conversion5_out1_1;

  M_Mi_out_axi <= Data_Type_Conversion14_out1_2;

  omega_mech_out_axi <= Data_Type_Conversion4_out1_3;

  currents_dq_out_axi_0 <= Data_Type_Conversion11_out1_1(0);

  currents_dq_out_axi_1 <= Data_Type_Conversion11_out1_1(1);

  currents_dq_out_axi_2 <= Data_Type_Conversion11_out1_1(2);

  currents_dq_out_axi_3 <= Data_Type_Conversion11_out1_1(3);

  currents_dq_out_axi_4 <= Data_Type_Conversion11_out1_1(4);

  currents_dq_out_axi_5 <= Data_Type_Conversion11_out1_1(5);

  voltage_input_dq_out_axi_fb_0 <= Data_Type_Conversion8_out1_2(0);

  voltage_input_dq_out_axi_fb_1 <= Data_Type_Conversion8_out1_2(1);

  voltage_input_dq_out_axi_fb_2 <= Data_Type_Conversion8_out1_2(2);

  voltage_input_dq_out_axi_fb_3 <= Data_Type_Conversion8_out1_2(3);

  voltage_input_dq_out_axi_fb_4 <= Data_Type_Conversion8_out1_2(4);

  voltage_input_dq_out_axi_fb_5 <= Data_Type_Conversion8_out1_2(5);

END rtl;

