// Seed: 2086126983
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2
);
  assign id_2 = -1 & -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd75,
    parameter id_19 = 32'd73,
    parameter id_3  = 32'd5
) (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 _id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    output tri id_9,
    output wor id_10,
    output wand _id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14,
    input supply0 id_15,
    input wire id_16,
    output wire id_17,
    input wire id_18,
    output wand _id_19,
    output tri id_20
);
  logic [id_11  &  id_19 : id_3] id_22;
  wire id_23;
  assign id_10 = 1 ? (id_2 - 1) : id_7;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6
  );
endmodule
