// Seed: 3345527138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd61,
    parameter id_6 = 32'd90
) (
    output tri   id_0,
    input  tri   id_1,
    output tri0  _id_2,
    output uwire id_3,
    output wor   id_4,
    input  tri   id_5,
    output wand  _id_6
    , id_8
);
  logic id_9;
  logic [id_6 : id_2] id_10;
  assign id_3 = id_9;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8,
      id_9
  );
endmodule
