
*** Running vivado
    with args -log looongson_remote_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source looongson_remote_top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source looongson_remote_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 452.094 ; gain = 184.023
Command: read_checkpoint -auto_incremental -incremental D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top looongson_remote_top -part xc7a200tfbg676-1
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.230 ; gain = 439.613
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'csr_ticlr_clr', assumed default net type 'wire' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/csr.v:271]
INFO: [Synth 8-6157] synthesizing module 'looongson_remote_top' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'remote2local' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/remote2local.v:1]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/remote2local.v:25]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/remote2local.v:25]
INFO: [Synth 8-6155] done synthesizing module 'remote2local' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/remote2local.v:1]
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'IFreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/IFreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IFreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/IFreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/IDreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IDreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/IDreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXEreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/EXEreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'Wallace_Mul' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:14]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:3]
WARNING: [Synth 8-689] width (94) of port connection 'in1' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:113]
WARNING: [Synth 8-689] width (92) of port connection 'in2' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:114]
WARNING: [Synth 8-689] width (90) of port connection 'in3' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:115]
WARNING: [Synth 8-689] width (88) of port connection 'in1' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:120]
WARNING: [Synth 8-689] width (86) of port connection 'in2' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:121]
WARNING: [Synth 8-689] width (84) of port connection 'in3' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:122]
WARNING: [Synth 8-689] width (82) of port connection 'in1' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:127]
WARNING: [Synth 8-689] width (80) of port connection 'in2' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:128]
WARNING: [Synth 8-689] width (78) of port connection 'in3' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:129]
WARNING: [Synth 8-689] width (76) of port connection 'in1' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:134]
WARNING: [Synth 8-689] width (74) of port connection 'in2' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:135]
WARNING: [Synth 8-689] width (72) of port connection 'in3' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:136]
WARNING: [Synth 8-689] width (70) of port connection 'in1' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:141]
WARNING: [Synth 8-689] width (68) of port connection 'in2' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:142]
WARNING: [Synth 8-689] width (66) of port connection 'in3' does not match port width (64) of module 'Adder' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:143]
INFO: [Synth 8-6155] done synthesizing module 'Wallace_Mul' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:14]
INFO: [Synth 8-6157] synthesizing module 'Div' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Div' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXEreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/EXEreg.v:2]
WARNING: [Synth 8-7071] port 'es_pc' of module 'EXEreg' is unconnected for instance 'my_exeReg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:106]
WARNING: [Synth 8-7023] instance 'my_exeReg' of module 'EXEreg' has 16 connections declared, but only 15 given [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:106]
INFO: [Synth 8-6157] synthesizing module 'MEMreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/MEMreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEMreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/MEMreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'WBreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/WBreg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'WBreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/WBreg.v:2]
INFO: [Synth 8-6157] synthesizing module 'csr' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/csr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/csr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-26300-user/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:74]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:74]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'looongson_remote_top' (0#1) [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:3]
WARNING: [Synth 8-6014] Unused sequential element B_reg_reg was removed.  [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:47]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:47]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_data_reg was removed.  [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:318]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_valid_reg was removed.  [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:319]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:51]
WARNING: [Synth 8-3848] Net video_red in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:54]
WARNING: [Synth 8-3848] Net video_green in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:55]
WARNING: [Synth 8-3848] Net video_blue in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:56]
WARNING: [Synth 8-3848] Net video_hsync in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:57]
WARNING: [Synth 8-3848] Net video_vsync in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:58]
WARNING: [Synth 8-3848] Net video_clk in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:59]
WARNING: [Synth 8-3848] Net video_de in module/entity looongson_remote_top does not have driver. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote_top.v:60]
WARNING: [Synth 8-7129] Port conf_addr[31] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[30] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[29] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[28] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[27] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[26] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[25] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[24] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[23] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[22] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[21] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[20] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[19] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[18] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[17] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[16] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_re in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port out[63] in module decoder_6_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[31] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[30] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[29] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[28] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[27] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[26] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[25] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[24] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[23] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[22] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[21] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[20] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[19] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[18] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[17] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[16] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[15] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[14] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[13] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[12] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[11] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[10] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[9] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port remote_switch[8] in module remote2local is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rdn in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_wrn in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[19] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[18] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[17] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[16] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[15] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[14] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[13] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[12] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[11] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[10] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[9] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[8] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[7] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[6] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[5] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[4] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[3] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[2] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[1] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_addr[0] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_be_n[3] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_be_n[2] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_be_n[1] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_be_n[0] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_ce_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_oe_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port base_ram_we_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[19] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[18] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[17] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[16] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[15] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[14] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[13] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[12] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[11] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[10] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[9] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[8] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[7] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[6] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[5] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[4] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[3] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[2] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[1] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_addr[0] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_be_n[3] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_be_n[2] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_be_n[1] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_be_n[0] in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_ce_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_oe_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_ram_we_n in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port txd in module looongson_remote_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port flash_a[22] in module looongson_remote_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.781 ; gain = 579.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.781 ; gain = 579.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.781 ; gain = 579.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1493.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'soc_lite/pll.clk_pll'
Finished Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'soc_lite/pll.clk_pll'
Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'soc_lite/data_ram'
Finished Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'soc_lite/data_ram'
Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'soc_lite/inst_ram'
Finished Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'soc_lite/inst_ram'
Parsing XDC File [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:19]
Finished Parsing XDC File [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/looongson_remote_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/looongson_remote_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/looongson_remote_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1601.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1601.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for soc_lite/\pll.clk_pll . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_lite/data_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_lite/inst_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ms_ld_inst_zip_reg' and it is trimmed from '8' to '5' bits. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/MEMreg.v:60]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 15    
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               79 Bit    Registers := 3     
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 41    
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   79 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 37    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design looongson_remote_top has port dpy0[0] driven by constant 0
WARNING: [Synth 8-3917] design looongson_remote_top has port dpy1[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (soc_lite/u_confreg/FSM_onehot_state_reg[5]) is unused and will be removed from module looongson_remote_top.
WARNING: [Synth 8-3332] Sequential element (soc_lite/u_confreg/FSM_onehot_state_reg[2]) is unused and will be removed from module looongson_remote_top.
WARNING: [Synth 8-3332] Sequential element (soc_lite/u_confreg/FSM_onehot_state_reg[1]) is unused and will be removed from module looongson_remote_top.
WARNING: [Synth 8-3332] Sequential element (soc_lite/u_confreg/FSM_onehot_state_reg[0]) is unused and will be removed from module looongson_remote_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+------------------+-----------+----------------------+--------------+
|\soc_lite/cpu /my_idReg | u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------------------+------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_50M'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1601.141 ; gain = 686.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------+------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+------------------+-----------+----------------------+--------------+
|\soc_lite/cpu /my_idReg | u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------------------+------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |CARRY4   |   126|
|5     |LUT1     |   244|
|6     |LUT2     |   328|
|7     |LUT3     |  1268|
|8     |LUT4     |   453|
|9     |LUT5     |  1333|
|10    |LUT6     |  1733|
|11    |MUXF7    |     5|
|12    |RAM32M   |    10|
|13    |RAM32X1D |     4|
|14    |FDRE     |  1874|
|15    |FDSE     |    60|
|16    |IBUF     |     9|
|17    |OBUF     |    32|
|18    |OBUFT    |    98|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1788.816 ; gain = 874.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 222 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 1788.816 ; gain = 766.840
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 1788.816 ; gain = 874.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1788.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1788.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

系统找不到指定的路径。
Synth Design complete | Checksum: ae09f12b
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 163 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 1788.816 ; gain = 1323.836
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1788.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/looongson_remote_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file looongson_remote_top_utilization_synth.rpt -pb looongson_remote_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 18:39:16 2024...
