// Seed: 3800700770
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    input tri id_10,
    input tri id_11,
    output wand id_12,
    output wire id_13,
    input tri1 id_14
);
  id_16 :
  assert property (@(posedge 1) id_16)
  else;
  tri0 id_17 = id_1;
  wire id_18;
  assign id_6 = id_8;
  wire  id_19;
  uwire id_20 = 1;
  wire  id_21;
  assign id_13 = id_8;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_5, id_1, id_3, id_4, id_1, id_0, id_5, id_4, id_3
  );
endmodule
