#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 13 11:52:00 2024
# Process ID: 11408
# Current directory: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6156 C:\Users\theox\Desktop\project_8_1.xpr\project_8_1.xpr\project_8\project_8.xpr
# Log file: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/vivado.log
# Journal file: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8\vivado.jou
# Running On: beeeebopppp, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 17011 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.xpr
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/theox/Desktop/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0 C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -srcset hdmi_tx_0 -vlnv realdigital.org:realdigital:hdmi_tx:1.0 [get_ips  hdmi_tx_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_tx_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {171.87000000000003} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {169.500} \
  CONFIG.CLKOUT1_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {21.47727} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {163.632} \
  CONFIG.CLKOUT2_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {116.571} \
  CONFIG.CLKOUT3_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {164.486} \
  CONFIG.CLKOUT4_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} \
  CONFIG.MMCM_CLKIN2_PERIOD {17.187} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {52.375} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {45} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {9} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {46} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SECONDARY_IN_FREQ {58.182} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
] [get_ips clk_wiz_0]
set_property generate_synth_checkpoint true [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property  ip_repo_paths  c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0 [current_project]
update_ip_catalog
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {4} \
  CONFIG.C_GREEN_WIDTH {4} \
  CONFIG.C_RED_WIDTH {4} \
] [get_ips hdmi_tx_0]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -no_script -sync -force -quiet
reset_run hdmi_tx_0_synth_1
launch_runs hdmi_tx_0_synth_1 -jobs 8
wait_on_run hdmi_tx_0_synth_1
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_hw_manager
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list \
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.BOARD_MIG_PARAM {Custom} \
  CONFIG.C0_ARESETN.INSERT_VIP {0} \
  CONFIG.C0_CLOCK.INSERT_VIP {0} \
  CONFIG.C0_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C0_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C1_ARESETN.INSERT_VIP {0} \
  CONFIG.C1_CLOCK.INSERT_VIP {0} \
  CONFIG.C1_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C1_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C2_ARESETN.INSERT_VIP {0} \
  CONFIG.C2_CLOCK.INSERT_VIP {0} \
  CONFIG.C2_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C2_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C3_ARESETN.INSERT_VIP {0} \
  CONFIG.C3_CLOCK.INSERT_VIP {0} \
  CONFIG.C3_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C3_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C4_ARESETN.INSERT_VIP {0} \
  CONFIG.C4_CLOCK.INSERT_VIP {0} \
  CONFIG.C4_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C4_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C5_ARESETN.INSERT_VIP {0} \
  CONFIG.C5_CLOCK.INSERT_VIP {0} \
  CONFIG.C5_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C5_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C6_ARESETN.INSERT_VIP {0} \
  CONFIG.C6_CLOCK.INSERT_VIP {0} \
  CONFIG.C6_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C6_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C7_ARESETN.INSERT_VIP {0} \
  CONFIG.C7_CLOCK.INSERT_VIP {0} \
  CONFIG.C7_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C7_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.CLK_REF_I.INSERT_VIP {0} \
  CONFIG.CLOCK.INSERT_VIP {0} \
  CONFIG.DDR2_RESET.INSERT_VIP {0} \
  CONFIG.DDR3_RESET.INSERT_VIP {0} \
  CONFIG.LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.MIG_DONT_TOUCH_PARAM {Custom} \
  CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.RESET.INSERT_VIP {0} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.RLDII_RESET.INSERT_VIP {0} \
  CONFIG.S0_AXI.INSERT_VIP {0} \
  CONFIG.S0_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S1_AXI.INSERT_VIP {0} \
  CONFIG.S1_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S2_AXI.INSERT_VIP {0} \
  CONFIG.S2_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S3_AXI.INSERT_VIP {0} \
  CONFIG.S3_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S4_AXI.INSERT_VIP {0} \
  CONFIG.S4_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S5_AXI.INSERT_VIP {0} \
  CONFIG.S5_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S6_AXI.INSERT_VIP {0} \
  CONFIG.S6_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S7_AXI.INSERT_VIP {0} \
  CONFIG.S7_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.XML_INPUT_FILE {mig_a.prj} \
] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs mig_7series_0_synth_1 -jobs 8
wait_on_run mig_7series_0_synth_1
export_simulation -of_objects [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {8} \
  CONFIG.C_GREEN_WIDTH {8} \
  CONFIG.C_RED_WIDTH {8} \
] [get_ips hdmi_tx_0]
add_files -norecurse -scan_for_includes {C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/hex_driver.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/SDCard.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/Common.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/rtl_ddr3_top.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/ram_reader.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/sdcard_init.sv}
import_files -norecurse {C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/hex_driver.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/SDCard.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/Common.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/rtl_ddr3_top.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/ram_reader.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/sdcard_init.sv}
close [ open C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/new/ddr3_helper.sv w ]
add_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/new/ddr3_helper.sv
reset_run hdmi_tx_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/urbana_ddr3.xdc
import_files -fileset constrs_1 C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/urbana_ddr3.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_hw_manager
close_design
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {269.768} \
  CONFIG.CLKOUT1_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT2_JITTER {258.327} \
  CONFIG.CLKOUT2_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.125} \
  CONFIG.CLKOUT3_JITTER {180.842} \
  CONFIG.CLKOUT3_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125.650} \
  CONFIG.CLKOUT4_JITTER {260.067} \
  CONFIG.CLKOUT4_PHASE_ERROR {203.151} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {46.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {41} \
  CONFIG.MMCM_DIVCLK_DIVIDE {3} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
