{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662669133000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662669133000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 22:32:12 2022 " "Processing started: Thu Sep  8 22:32:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662669133000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669133000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLA -c CLA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLA -c CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669133001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662669133758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662669133758 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" CLA.vhd(14) " "VHDL syntax error at CLA.vhd(14) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147666 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" CLA.vhd(24) " "VHDL syntax error at CLA.vhd(24) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cla.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_adder-rtl " "Found design unit 1: s_adder-rtl" {  } { { "s_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/s_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147677 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_adder " "Found entity 1: s_adder" {  } { { "s_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/s_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147682 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit-rtl " "Found design unit 1: CLA_4_bit-rtl" {  } { { "CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_4_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147688 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit " "Found entity 1: CLA_4_bit" {  } { { "CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_16_bit-rtl " "Found design unit 1: CLA_16_bit-rtl" {  } { { "CLA_16_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_16_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147693 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_16_bit " "Found entity 1: CLA_16_bit" {  } { { "CLA_16_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-behave " "Found design unit 1: full_adder_tb-behave" {  } { { "tests/full_adder_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/full_adder_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147699 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "tests/full_adder_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/full_adder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_16_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_16_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_16_bit_tb-behave " "Found design unit 1: CLA_16_bit_tb-behave" {  } { { "tests/CLA_16_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_16_bit_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147704 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_16_bit_tb " "Found entity 1: CLA_16_bit_tb" {  } { { "tests/CLA_16_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_16_bit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_4_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_4_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit_tb-behave " "Found design unit 1: CLA_4_bit_tb-behave" {  } { { "tests/CLA_4_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_4_bit_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147708 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit_tb " "Found entity 1: CLA_4_bit_tb" {  } { { "tests/CLA_4_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_4_bit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_tb-behave " "Found design unit 1: CLA_tb-behave" {  } { { "tests/CLA_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147712 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_tb " "Found entity 1: CLA_tb" {  } { { "tests/CLA_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669147712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662669147919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep  8 22:32:27 2022 " "Processing ended: Thu Sep  8 22:32:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662669147919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662669147919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662669147919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669147919 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669148659 ""}
