// Seed: 3884597293
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = (1);
  wire id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
);
  always_ff #(1 & 1 == 1) begin
    id_1 = 1;
  end
  id_3 :
  assert property (@(posedge id_3 == id_3) id_3)
  else $display;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1,
    input  wand id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
  assign id_3 = 1'b0;
  wire id_7;
  module_0(
      id_5, id_6
  );
endmodule
