TRACE::2023-04-24.14:39:42::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:42::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:42::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:42::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:42::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-04-24.14:39:44::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform"
		}]
}
TRACE::2023-04-24.14:39:44::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-04-24.14:39:44::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-04-24.14:39:44::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform"
		}]
}
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:39:44::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::mss does not exists at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::Creating sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::Writing mss at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:44::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-24.14:39:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-04-24.14:39:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-04-24.14:39:44::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-24.14:39:44::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-04-24.14:39:46::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:39:46::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:46::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-04-24.14:39:46::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-24.14:39:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-24.14:39:46::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-24.14:39:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-24.14:39:46::SCWSystem::Not a boot domain 
LOG::2023-04-24.14:39:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-24.14:39:46::SCWDomain::Generating domain artifcats
TRACE::2023-04-24.14:39:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-24.14:39:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-24.14:39:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-24.14:39:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-24.14:39:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-04-24.14:39:47::SCWMssOS::skipping the bsp build ... 
TRACE::2023-04-24.14:39:47::SCWMssOS::Copying to export directory.
TRACE::2023-04-24.14:39:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-24.14:39:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-24.14:39:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-04-24.14:39:47::SCWSystem::Completed Processing the sysconfig ARTY_ETH2_platform
LOG::2023-04-24.14:39:47::SCWPlatform::Completed generating the artifacts for system configuration ARTY_ETH2_platform
TRACE::2023-04-24.14:39:47::SCWPlatform::Started preparing the platform 
TRACE::2023-04-24.14:39:47::SCWSystem::Writing the bif file for system config ARTY_ETH2_platform
TRACE::2023-04-24.14:39:47::SCWSystem::dir created 
TRACE::2023-04-24.14:39:47::SCWSystem::Writing the bif 
TRACE::2023-04-24.14:39:47::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-24.14:39:47::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-24.14:39:47::SCWPlatform::Completed generating the platform
TRACE::2023-04-24.14:39:47::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-24.14:39:47::SCWPlatform::updated the xpfm file.
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-24.14:39:47::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:47::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-04-24.14:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:47::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-24.14:39:48::SCWPlatform::Clearing the existing platform
TRACE::2023-04-24.14:39:48::SCWSystem::Clearing the existing sysconfig
TRACE::2023-04-24.14:39:48::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:48::SCWSystem::Clearing the domains completed.
TRACE::2023-04-24.14:39:48::SCWPlatform::Clearing the opened hw db.
TRACE::2023-04-24.14:39:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:48::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWReader::Active system found as  ARTY_ETH2_platform
TRACE::2023-04-24.14:39:50::SCWReader::Handling sysconfig ARTY_ETH2_platform
TRACE::2023-04-24.14:39:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:39:50::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:39:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:39:50::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:50::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-24.14:39:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:50::SCWReader::No isolation master present  
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:56::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:56::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::In reload Mss file.
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:56::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:39:56::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:39:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:39:56::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:39:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:39:56::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:56::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:56::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:56::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:39:57::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:57::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:57::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:57::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:39:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:39:57::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:59::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:59::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:59::SCWMssOS::Adding Library:  lwip211:1.8
TRACE::2023-04-24.14:39:59::SCWMssOS::Added Library:  lwip211
TRACE::2023-04-24.14:39:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:39:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:39:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:39:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:39:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:39:59::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:39:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:39:59::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:40:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:40:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"601492ba62250d972f0884b449b13ab8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-24.14:40:08::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:40:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:40:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::In reload Mss file.
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:40:08::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:40:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:40:08::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:40:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:40:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:40:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:40:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:40:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:40:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:40:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:40:08::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:40:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:40:08::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:40:08::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-24.14:40:08::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2023-04-24.14:45:43::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-24.14:45:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-24.14:45:43::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-24.14:45:43::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-24.14:45:43::SCWSystem::Not a boot domain 
LOG::2023-04-24.14:45:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-24.14:45:43::SCWDomain::Generating domain artifcats
TRACE::2023-04-24.14:45:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-24.14:45:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-24.14:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:45:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:45:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:45:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:45:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:45:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:45:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-24.14:45:43::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-24.14:45:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-24.14:45:43::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-24.14:45:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:45:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-24.14:45:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-24.14:45:43::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-04-24.14:45:43::SCWMssOS::doing bsp build ... 
TRACE::2023-04-24.14:45:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-04-24.14:45:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-24.14:45:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-24.14:45:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-24.14:45:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-24.14:45:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-24.14:45:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-24.14:45:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-24.14:45:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-24.14:45:43::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-24.14:45:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-24.14:45:43::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-24.14:45:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-24.14:45:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-24.14:45:43::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-24.14:45:44::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-24.14:45:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-24.14:45:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-24.14:45:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-24.14:45:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-24.14:45:44::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-24.14:45:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-24.14:45:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-24.14:45:45::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-24.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-24.14:45:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-24.14:45:46::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-24.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-24.14:45:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-24.14:45:46::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:46::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-04-24.14:45:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-24.14:45:54::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-24.14:45:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-24.14:45:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-24.14:45:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-24.14:45:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-24.14:45:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-24.14:45:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-24.14:45:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-24.14:45:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-24.14:45:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-24.14:45:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-24.14:45:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-24.14:45:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-24.14:45:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-24.14:45:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-24.14:45:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-24.14:45:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-24.14:45:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-24.14:45:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-24.14:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-24.14:45:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-24.14:45:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-24.14:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-24.14:45:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-24.14:45:55::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-24.14:45:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-24.14:45:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-24.14:45:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-24.14:45:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-24.14:45:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-24.14:45:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-24.14:45:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-24.14:45:57::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-24.14:45:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-24.14:45:57::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-24.14:45:57::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:45:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-24.14:45:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-24.14:45:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-24.14:45:59::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-24.14:46:03::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-24.14:46:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-24.14:46:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-24.14:46:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-24.14:46:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-24.14:46:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-24.14:46:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-24.14:46:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-24.14:46:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-24.14:46:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-24.14:46:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-24.14:46:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-24.14:46:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-24.14:46:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-24.14:46:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-24.14:46:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-24.14:46:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-04-24.14:46:03::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-04-24.14:46:03::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-04-24.14:46:03::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-04-24.14:46:03::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-04-24.14:46:03::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-04-24.14:46:03::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-04-24.14:46:03::SCWMssOS::orm_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o
TRACE::2023-04-24.14:46:03::SCWMssOS:: microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrc
TRACE::2023-04-24.14:46:03::SCWMssOS::tr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuart
TRACE::2023-04-24.14:46:03::SCWMssOS::lite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-04-24.14:46:03::SCWMssOS::'Finished building libraries'

TRACE::2023-04-24.14:46:05::SCWMssOS::Copying to export directory.
TRACE::2023-04-24.14:46:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-24.14:46:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-24.14:46:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-04-24.14:46:06::SCWSystem::Completed Processing the sysconfig ARTY_ETH2_platform
LOG::2023-04-24.14:46:06::SCWPlatform::Completed generating the artifacts for system configuration ARTY_ETH2_platform
TRACE::2023-04-24.14:46:06::SCWPlatform::Started preparing the platform 
TRACE::2023-04-24.14:46:06::SCWSystem::Writing the bif file for system config ARTY_ETH2_platform
TRACE::2023-04-24.14:46:06::SCWSystem::dir created 
TRACE::2023-04-24.14:46:06::SCWSystem::Writing the bif 
TRACE::2023-04-24.14:46:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-24.14:46:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-24.14:46:06::SCWPlatform::Completed generating the platform
TRACE::2023-04-24.14:46:06::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:46:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-24.14:46:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-24.14:46:06::SCWMssOS::Commit changes completed.
TRACE::2023-04-24.14:46:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:46:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:46:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:46:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:46:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:46:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:46:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:46:06::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5de24fe4d4015ddd96891c3457e8e429",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-24.14:46:06::SCWPlatform::updated the xpfm file.
TRACE::2023-04-24.14:46:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-24.14:46:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-24.14:46:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-24.14:46:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-04-24.14:46:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-04-24.14:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-24.14:46:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-24.14:46:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-24.14:46:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-27.12:52:07::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWReader::Active system found as  ARTY_ETH2_platform
TRACE::2023-04-27.12:52:07::SCWReader::Handling sysconfig ARTY_ETH2_platform
TRACE::2023-04-27.12:52:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.12:52:07::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:07::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:07::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:07::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.12:52:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.12:52:08::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:52:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:52:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:52:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.12:52:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.12:52:08::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.12:52:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-27.12:52:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:52:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:52:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:52:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:52:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:52:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:52:08::SCWReader::No isolation master present  
TRACE::2023-04-27.12:55:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:41::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:55:41::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.12:55:43::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.12:55:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.12:55:43::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:55:43::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:55:43::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:55:43::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.12:55:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.12:55:43::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:55:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:55:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:55:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:55:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.12:55:43::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:55:43::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:56:00::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:56:00::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:56:00::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:56:00::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.12:56:00::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.12:56:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.12:56:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.12:56:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.12:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.12:56:00::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:56:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.12:56:00::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:56:00::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:56:00::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.12:56:00::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.12:56:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.12:56:00::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.13:21:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.13:21:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.13:21:49::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.13:21:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.13:21:49::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.13:21:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.13:21:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.13:21:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.13:21:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.13:21:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.13:21:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.13:21:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.13:21:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.13:21:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.13:21:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.13:21:49::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.13:21:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.13:21:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.13:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.13:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.13:21:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.13:21:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.13:21:49::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:27:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:27:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:27:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:27:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:27:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:27:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:27:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:27:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:27:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:27:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.15:27:12::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:27:12::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:27:12::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:27:12::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.15:27:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.15:27:13::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:34::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:34::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:34::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:29:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:30:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:30:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.15:30:23::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.15:30:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.15:30:23::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:30:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:30:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:30:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:30:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:30:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:30:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.15:30:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.15:30:23::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:30:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:30:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:30:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:30:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:30:23::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.15:57:44::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:44::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:44::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:44::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.15:57:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.15:57:44::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:57:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:57:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:57:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:57:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:57:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:57:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:57:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.15:58:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.15:58:44::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.15:58:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5de24fe4d4015ddd96891c3457e8e429",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"lwip_tcp":	"false",
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["lwip_tcp", "phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-27.15:58:44::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.15:58:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.15:58:44::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.15:58:44::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:44::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:44::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:44::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:44::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:45::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.15:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.15:58:45::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:45::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.15:58:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.15:58:46::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.15:58:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.15:58:46::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.15:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.15:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.15:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.15:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.15:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.15:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.15:58:46::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.15:58:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.15:58:46::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.15:58:46::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.15:58:47::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2023-04-27.16:00:42::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-27.16:00:42::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-27.16:00:42::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-27.16:00:42::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-27.16:00:42::SCWSystem::Not a boot domain 
LOG::2023-04-27.16:00:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-27.16:00:42::SCWDomain::Generating domain artifcats
TRACE::2023-04-27.16:00:42::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-27.16:00:42::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-27.16:00:42::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:00:42::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:00:42::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:00:42::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:00:42::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:00:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:00:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:00:42::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:00:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:00:42::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:00:42::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:42::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:42::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:42::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:00:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:00:43::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:43::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.16:00:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:00:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-27.16:00:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-27.16:00:43::SCWDomain::Building the domain :  standalone_domain
TRACE::2023-04-27.16:00:43::SCWMssOS::doing bsp build ... 
TRACE::2023-04-27.16:00:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-04-27.16:00:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-27.16:00:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:00:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:00:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:00:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:00:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:00:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:00:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:00:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:00:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:00:49::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:00:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:00:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:00:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:00:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:00:50::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:00:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:00:50::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:00:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:00:50::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:00:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:00:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-27.16:00:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-27.16:00:55::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:01:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:01:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-27.16:01:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-27.16:01:03::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:01:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:01:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:01:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:01:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:01:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:01:04::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:01:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:01:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:01:05::SCWMssOS::"Compiling lwip src and adapter files"

ERROR::2023-04-27.16:01:11::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2023-04-27.16:01:11::SCWSystem::Error in Processing the domain standalone_domain
LOG::2023-04-27.16:02:20::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-27.16:02:20::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-27.16:02:20::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-27.16:02:20::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-27.16:02:20::SCWSystem::Not a boot domain 
LOG::2023-04-27.16:02:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-27.16:02:20::SCWDomain::Generating domain artifcats
TRACE::2023-04-27.16:02:20::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-27.16:02:20::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-27.16:02:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:02:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:02:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:02:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:02:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:02:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:02:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:02:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:02:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:02:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:02:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:02:20::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:02:20::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.16:02:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:02:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-27.16:02:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-27.16:02:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-04-27.16:02:20::SCWMssOS::doing bsp build ... 
TRACE::2023-04-27.16:02:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-04-27.16:02:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-27.16:02:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:02:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:02:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:02:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:02:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:02:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:02:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:02:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:02:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:02:21::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:02:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:02:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:02:21::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:02:22::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:02:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:02:22::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:02:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-27.16:02:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-27.16:02:23::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:02:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-27.16:02:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-27.16:02:23::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:02:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:02:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:02:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:02:24::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:02:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:02:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:02:24::SCWMssOS::"Compiling lwip src and adapter files"

ERROR::2023-04-27.16:02:26::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2023-04-27.16:02:26::SCWSystem::Error in Processing the domain standalone_domain
LOG::2023-04-27.16:03:21::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-27.16:03:21::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-27.16:03:21::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-27.16:03:21::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-27.16:03:21::SCWSystem::Not a boot domain 
LOG::2023-04-27.16:03:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-27.16:03:21::SCWDomain::Generating domain artifcats
TRACE::2023-04-27.16:03:21::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-27.16:03:21::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-27.16:03:21::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:03:21::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:03:21::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:03:21::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:03:21::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:03:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:03:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:03:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:03:21::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:03:21::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.16:03:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:03:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-27.16:03:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-27.16:03:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-04-27.16:03:21::SCWMssOS::doing bsp build ... 
TRACE::2023-04-27.16:03:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-04-27.16:03:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-27.16:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:03:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:03:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:03:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:03:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:03:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:03:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:03:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:03:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:03:21::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:03:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:03:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:03:21::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:03:22::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:03:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:03:22::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:03:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-27.16:03:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-27.16:03:23::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:03:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-27.16:03:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-27.16:03:23::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:03:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:03:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:03:23::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:03:23::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:03:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:03:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:03:23::SCWMssOS::"Compiling lwip src and adapter files"

ERROR::2023-04-27.16:03:23::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2023-04-27.16:03:23::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2023-04-27.16:04:00::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:00::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:00::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:00::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:00::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:00::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:00::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.16:04:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:04:03::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:04:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:04:03::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:03::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.16:04:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.16:04:04::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:04::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:04:08::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:09::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:09::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:09::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:04:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:04:09::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.16:04:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.16:04:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f08797602129557fb6d893baab7f1457",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"lwip_tcp":	"true",
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["lwip_tcp", "phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-27.16:04:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.16:04:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.16:04:17::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:17::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::In reload Mss file.
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:04:18::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:04:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:04:18::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.16:04:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.16:04:18::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:04:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:04:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:04:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:04:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:04:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:04:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:04:18::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:04:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:04:18::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:04:18::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.16:04:19::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2023-04-27.16:05:13::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-04-27.16:05:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-27.16:05:13::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-04-27.16:05:13::SCWSystem::Checking the domain standalone_domain
LOG::2023-04-27.16:05:13::SCWSystem::Not a boot domain 
LOG::2023-04-27.16:05:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-04-27.16:05:13::SCWDomain::Generating domain artifcats
TRACE::2023-04-27.16:05:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-27.16:05:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-27.16:05:13::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:13::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:13::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:13::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:05:13::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:05:13::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-27.16:05:13::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-27.16:05:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-27.16:05:13::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-04-27.16:05:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-27.16:05:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-27.16:05:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-04-27.16:05:13::SCWMssOS::doing bsp build ... 
TRACE::2023-04-27.16:05:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-04-27.16:05:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-04-27.16:05:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:05:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:05:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:05:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:05:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:05:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:05:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:05:14::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:05:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:05:14::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:05:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:05:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:05:14::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:05:15::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:05:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:05:15::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:05:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-27.16:05:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-27.16:05:17::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:05:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-27.16:05:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-27.16:05:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:05:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:05:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:05:19::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:05:19::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:05:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:05:19::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:19::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-04-27.16:05:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-04-27.16:05:33::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:05:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:05:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-04-27.16:05:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-04-27.16:05:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:05:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:05:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:05:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:05:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:05:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:05:33::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-04-27.16:05:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-04-27.16:05:33::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:05:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-04-27.16:05:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-04-27.16:05:33::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:05:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-04-27.16:05:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-04-27.16:05:34::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-04-27.16:05:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-27.16:05:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-27.16:05:34::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-04-27.16:05:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-04-27.16:05:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-04-27.16:05:34::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-04-27.16:05:35::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:05:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:05:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-04-27.16:05:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-04-27.16:05:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-04-27.16:05:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-04-27.16:05:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-04-27.16:05:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-04-27.16:05:38::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-04-27.16:05:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-04-27.16:05:39::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-04-27.16:05:39::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-04-27.16:05:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-04-27.16:05:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-04-27.16:05:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-04-27.16:05:47::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-04-27.16:05:47::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-04-27.16:05:47::SCWMssOS::make --no-print-directory archive

TRACE::2023-04-27.16:05:47::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-04-27.16:05:47::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-04-27.16:05:47::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-04-27.16:05:47::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-04-27.16:05:47::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-04-27.16:05:47::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-04-27.16:05:47::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-04-27.16:05:47::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-04-27.16:05:47::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-04-27.16:05:47::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-04-27.16:05:47::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-04-27.16:05:47::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-04-27.16:05:47::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-04-27.16:05:47::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-04-27.16:05:47::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-04-27.16:05:47::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-04-27.16:05:47::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-04-27.16:05:47::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-04-27.16:05:47::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-04-27.16:05:47::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-04-27.16:05:47::SCWMssOS::orm_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o
TRACE::2023-04-27.16:05:47::SCWMssOS:: microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrc
TRACE::2023-04-27.16:05:47::SCWMssOS::tr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuart
TRACE::2023-04-27.16:05:47::SCWMssOS::lite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-04-27.16:05:47::SCWMssOS::'Finished building libraries'

TRACE::2023-04-27.16:05:49::SCWMssOS::Copying to export directory.
TRACE::2023-04-27.16:05:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-27.16:05:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-27.16:05:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-04-27.16:05:50::SCWSystem::Completed Processing the sysconfig ARTY_ETH2_platform
LOG::2023-04-27.16:05:50::SCWPlatform::Completed generating the artifacts for system configuration ARTY_ETH2_platform
TRACE::2023-04-27.16:05:50::SCWPlatform::Started preparing the platform 
TRACE::2023-04-27.16:05:50::SCWSystem::Writing the bif file for system config ARTY_ETH2_platform
TRACE::2023-04-27.16:05:50::SCWSystem::dir created 
TRACE::2023-04-27.16:05:50::SCWSystem::Writing the bif 
TRACE::2023-04-27.16:05:50::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-27.16:05:50::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-27.16:05:51::SCWPlatform::Completed generating the platform
TRACE::2023-04-27.16:05:51::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-27.16:05:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-27.16:05:51::SCWMssOS::Commit changes completed.
TRACE::2023-04-27.16:05:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:05:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:05:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:05:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:05:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:05:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:51::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5de24fe4d4015ddd96891c3457e8e429",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-27.16:05:51::SCWPlatform::updated the xpfm file.
TRACE::2023-04-27.16:05:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-27.16:05:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-27.16:05:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-27.16:05:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-27.16:05:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-27.16:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-27.16:05:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-27.16:05:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-27.16:05:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWReader::Active system found as  ARTY_ETH2_platform
TRACE::2023-04-28.15:40:04::SCWReader::Handling sysconfig ARTY_ETH2_platform
TRACE::2023-04-28.15:40:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-28.15:40:04::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-28.15:40:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-28.15:40:04::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-28.15:40:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-28.15:40:04::SCWMssOS::Commit changes completed.
TRACE::2023-04-28.15:40:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-04-28.15:40:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:04::SCWReader::No isolation master present  
TRACE::2023-04-28.15:40:05::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:05::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:05::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:05::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:05::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:05::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:05::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::In reload Mss file.
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-28.15:40:06::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-28.15:40:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-28.15:40:06::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-28.15:40:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-28.15:40:06::SCWMssOS::Commit changes completed.
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.15:40:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.15:40:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.15:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.15:40:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.15:40:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.15:40:06::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-28.16:09:17::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:17::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:17::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:17::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-28.16:09:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-28.16:09:17::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::In reload Mss file.
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-28.16:09:54::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-04-28.16:09:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-28.16:09:54::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.16:09:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.16:09:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.16:09:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-04-28.16:09:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-04-28.16:09:54::SCWMssOS::Commit changes completed.
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-04-28.16:09:54::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-04-28.16:09:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-04-28.16:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-04-28.16:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-28.16:09:54::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-04-28.16:09:54::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-04-28.16:09:54::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWReader::Active system found as  ARTY_ETH2_platform
TRACE::2023-05-01.13:10:57::SCWReader::Handling sysconfig ARTY_ETH2_platform
TRACE::2023-05-01.13:10:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-01.13:10:57::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-01.13:10:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-01.13:10:57::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:10:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:10:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:10:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-01.13:10:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-01.13:10:57::SCWMssOS::Commit changes completed.
TRACE::2023-05-01.13:10:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-01.13:10:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:10:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:10:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-01.13:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:10:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:10:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:10:57::SCWReader::No isolation master present  
TRACE::2023-05-01.13:20:23::SCWPlatform::Clearing the existing platform
TRACE::2023-05-01.13:20:23::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-01.13:20:23::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:23::SCWSystem::Clearing the domains completed.
TRACE::2023-05-01.13:20:23::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-01.13:20:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:23::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-01.13:20:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWReader::Active system found as  ARTY_ETH2_platform
TRACE::2023-05-01.13:20:24::SCWReader::Handling sysconfig ARTY_ETH2_platform
TRACE::2023-05-01.13:20:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-01.13:20:25::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-01.13:20:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-01.13:20:25::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-01.13:20:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-01.13:20:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-01.13:20:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-01.13:20:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWReader::No isolation master present  
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::In reload Mss file.
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:26::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:26::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-01.13:20:26::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-01.13:20:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-01.13:20:26::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:26::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:26::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:26::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:26::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:26::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:26::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-01.13:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-01.13:20:26::SCWMssOS::Commit changes completed.
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:20:26::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:20:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:20:26::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:20:26::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2023-05-01.13:22:04::SCWPlatform::Started generating the artifacts platform ARTY_ETH2_platform
TRACE::2023-05-01.13:22:04::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-01.13:22:04::SCWPlatform::Started generating the artifacts for system configuration ARTY_ETH2_platform
LOG::2023-05-01.13:22:04::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-01.13:22:04::SCWSystem::Not a boot domain 
LOG::2023-05-01.13:22:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-01.13:22:04::SCWDomain::Generating domain artifcats
TRACE::2023-05-01.13:22:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-01.13:22:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-01.13:22:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:22:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:22:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:22:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:22:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-01.13:22:04::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-01.13:22:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-01.13:22:04::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-01.13:22:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-01.13:22:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-01.13:22:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-01.13:22:04::SCWMssOS::doing bsp build ... 
TRACE::2023-05-01.13:22:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-01.13:22:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-01.13:22:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-01.13:22:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-01.13:22:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-01.13:22:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-01.13:22:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-01.13:22:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-01.13:22:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-01.13:22:05::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-01.13:22:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-01.13:22:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-01.13:22:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-01.13:22:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-01.13:22:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-01.13:22:05::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-01.13:22:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-01.13:22:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-01.13:22:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-01.13:22:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-01.13:22:07::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-01.13:22:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-01.13:22:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-01.13:22:07::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-01.13:22:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-01.13:22:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-01.13:22:08::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-01.13:22:08::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-01.13:22:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-01.13:22:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:08::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-01.13:22:12::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-01.13:22:12::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-01.13:22:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-01.13:22:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-01.13:22:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-01.13:22:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-01.13:22:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-01.13:22:12::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-01.13:22:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-01.13:22:12::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-01.13:22:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-01.13:22:12::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-01.13:22:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-01.13:22:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-01.13:22:12::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-01.13:22:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-01.13:22:13::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-01.13:22:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-01.13:22:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-01.13:22:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-01.13:22:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-01.13:22:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-01.13:22:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-01.13:22:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-01.13:22:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-01.13:22:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-05-01.13:22:13::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-01.13:22:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-01.13:22:13::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-01.13:22:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-01.13:22:13::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-05-01.13:22:13::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-01.13:22:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-01.13:22:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-01.13:22:14::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-01.13:22:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-01.13:22:14::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-01.13:22:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-01.13:22:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-01.13:22:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-01.13:22:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-01.13:22:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-01.13:22:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-01.13:22:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-01.13:22:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-01.13:22:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-01.13:22:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-01.13:22:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-01.13:22:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-01.13:22:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-01.13:22:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-01.13:22:14::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-01.13:22:14::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-01.13:22:14::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-01.13:22:14::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-01.13:22:14::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-01.13:22:14::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-01.13:22:14::SCWMssOS::orm_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o
TRACE::2023-05-01.13:22:14::SCWMssOS:: microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrc
TRACE::2023-05-01.13:22:14::SCWMssOS::tr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuart
TRACE::2023-05-01.13:22:14::SCWMssOS::lite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-05-01.13:22:15::SCWMssOS::'Finished building libraries'

TRACE::2023-05-01.13:22:16::SCWMssOS::Copying to export directory.
TRACE::2023-05-01.13:22:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-01.13:22:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-01.13:22:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-01.13:22:17::SCWSystem::Completed Processing the sysconfig ARTY_ETH2_platform
LOG::2023-05-01.13:22:17::SCWPlatform::Completed generating the artifacts for system configuration ARTY_ETH2_platform
TRACE::2023-05-01.13:22:17::SCWPlatform::Started preparing the platform 
TRACE::2023-05-01.13:22:18::SCWSystem::Writing the bif file for system config ARTY_ETH2_platform
TRACE::2023-05-01.13:22:18::SCWSystem::dir created 
TRACE::2023-05-01.13:22:18::SCWSystem::Writing the bif 
TRACE::2023-05-01.13:22:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-01.13:22:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-01.13:22:18::SCWPlatform::Completed generating the platform
TRACE::2023-05-01.13:22:18::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-01.13:22:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-01.13:22:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-01.13:22:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:22:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:22:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:22:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:22:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:22:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:18::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_ETH2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_ETH2_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/design_1_wrapper_hardware.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper_hardware.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_ETH2_platform",
	"systems":	[{
			"systemName":	"ARTY_ETH2_platform",
			"systemDesc":	"ARTY_ETH2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_ETH2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5de24fe4d4015ddd96891c3457e8e429",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-01.13:22:18::SCWPlatform::updated the xpfm file.
TRACE::2023-05-01.13:22:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw
TRACE::2023-05-01.13:22:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa
TRACE::2023-05-01.13:22:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-01.13:22:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-01.13:22:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-01.13:22:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-01.13:22:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-01.13:22:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-01.13:22:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss
