[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5842       tick       3208369       1469656       1415569       3208369 
      2   5842       tick       4604102       2212904       2196097       4604102 
      3   5842       tick       4592928       2209863       2193325       4592928 
      4   5842       tick       4607733       2215689       2194409       4607733 
      5   5842       tick       4596706       2209974       2191754       4596706 
      6   5842       tick       4600208       2211857       2195254       4600208 
      7   5842       tick       4604526       2213368       2193393       4604526 
      8   5842       tick       4594092       2209377       2192307       4594092 
      9   5842       tick       4609394       2215928       2195961       4609394 
     10   5842       tick       4602376       2212762       2190228       4602376 
     11   5842       tick       4603598       2214031       2197567       4603598 
     12   5842       tick       4566457       2195945       2180886       4566457 
     13   5842       tick       4627637       2225413       2203632       4627637 
     14   5842       tick       4607941       2214710       2182848       4607941 
     15   5842       tick       4606777       2214474       2166662       4606777 
     16   5842       tick       4612973       2218170       2169873       4612973 
     17   5842       tick       4593379       2210021       2189338       4593379 
     18   5842       tick       4602124       2212377       2194079       4602124 
     19   5842       tick       4602912       2211281       2188254       4602912 
     20   5842       exit        837945        403091        398297        837945 
