
---------- Begin Simulation Statistics ----------
final_tick                               581438665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701664                       # Number of bytes of host memory used
host_op_rate                                    77297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7950.86                       # Real time elapsed on the host
host_tick_rate                               73129013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612543931                       # Number of instructions simulated
sim_ops                                     614581547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581439                       # Number of seconds simulated
sim_ticks                                581438665000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.797402                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78336887                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91304498                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7895203                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123548832                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12123797                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12215567                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           91770                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158925741                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061774                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5359740                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207462                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19840892                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058556                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61678237                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281883                       # Number of instructions committed
system.cpu0.commit.committedOps             581301397                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1035922195                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561144                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393902                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    769530727     74.28%     74.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156585605     15.12%     89.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38083532      3.68%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33405176      3.22%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10961506      1.06%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2462074      0.24%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1919111      0.19%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3133572      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19840892      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1035922195                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887670                       # Number of function calls committed.
system.cpu0.commit.int_insts                561276290                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950812                       # Number of loads committed
system.cpu0.commit.membars                    2037609                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037618      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322230710     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969002     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910379     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301397                       # Class of committed instruction
system.cpu0.commit.refs                     251879416                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281883                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983764                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983764                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180244462                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2545833                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77524583                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             653867482                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               400178105                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457443417                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5367522                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7485575                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3901194                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158925741                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114663977                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    642845341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2782042                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          247                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     665722554                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15806140                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138059                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         396385365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90460684                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578315                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1047134700                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               568343581     54.28%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358011931     34.19%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72820385      6.95%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36193333      3.46%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6629731      0.63%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3853204      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  256446      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021891      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1047134700                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       58                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      104007730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5428356                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150660115                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553325                       # Inst execution rate
system.cpu0.iew.exec_refs                   286103780                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80023247                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150763178                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205555108                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021624                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2378721                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80997468                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          642964398                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206080533                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3661704                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            636956254                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                972069                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2587087                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5367522                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4733767                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11293083                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28511                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8214                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4117426                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25604296                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9068864                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8214                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       846992                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4581364                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269578790                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629511892                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851840                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229638050                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546858                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629575114                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               775460934                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403461260                       # number of integer regfile writes
system.cpu0.ipc                              0.504092                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504092                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038573      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346028769     54.01%     54.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139504      0.65%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018081      0.16%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208119059     32.49%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79273900     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640617959                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     76                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                149                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           71                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1279577                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001997                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 245894     19.22%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                889257     69.50%     88.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               144423     11.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             639858887                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2329727993                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629511821                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        704634622                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 639904929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640617959                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059469                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61662997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77948                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           913                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13295785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1047134700                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820325                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          583911757     55.76%     55.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322330932     30.78%     86.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114119281     10.90%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20147396      1.92%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4430053      0.42%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1556062      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             431283      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             145431      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62505      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1047134700                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556506                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9539567                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1967775                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205555108                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80997468                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1151142430                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11735677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162560158                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370568253                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6773045                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               405833092                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4510443                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11462                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            792323336                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             649863075                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          418035280                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                455122944                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6473050                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5367522                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18057427                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47467022                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               58                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       792323278                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        193557                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2877                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14229870                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2877                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1659049822                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1297182045                       # The number of ROB writes
system.cpu0.timesIdled                       12161849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.882871                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4522471                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6121136                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           828515                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7735417                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            250021                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         407493                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157472                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8725434                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3136                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           490230                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095300                       # Number of branches committed
system.cpu1.commit.bw_lim_events               817853                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4354002                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262048                       # Number of instructions committed
system.cpu1.commit.committedOps              33280150                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191103483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174147                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177315457     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6936222      3.63%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2303198      1.21%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2009936      1.05%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518152      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       187924      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950515      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        64226      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       817853      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191103483                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320776                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046840                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248364                       # Number of loads committed
system.cpu1.commit.membars                    2035978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035978      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082048     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266292     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895694      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280150                       # Class of committed instruction
system.cpu1.commit.refs                      12161998                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262048                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280150                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.958339                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.958339                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170900870                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341598                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4353236                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39656013                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5335039                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13179068                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                490448                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               618244                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2057106                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8725434                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4997375                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185625432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55752                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40482030                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1657472                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045391                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5508327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4772492                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210594                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191962531                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.658820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167213789     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14272869      7.44%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5980085      3.12%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3174266      1.65%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  991438      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  201800      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128105      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191962531                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         265697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              520650                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7715535                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188767                       # Inst execution rate
system.cpu1.iew.exec_refs                    12934775                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943103                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148620248                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10075673                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018646                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           603418                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2974730                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37626421                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9991672                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           592716                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36286321                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                970780                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1369631                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                490448                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3402721                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          153920                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4824                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          336                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       827309                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        61096                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           147                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90736                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        429914                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21139706                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36040228                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.873539                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18466354                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187487                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36049315                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44608282                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24568902                       # number of integer regfile writes
system.cpu1.ipc                              0.167832                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167832                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036098      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21837937     59.22%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11071974     30.02%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932884      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36879037                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1096573                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029734                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198815     18.13%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802811     73.21%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94944      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35939497                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266886343                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36040216                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41972791                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34571702                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36879037                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054719                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4346270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            69192                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           264                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1409707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191962531                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192116                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650794                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169411785     88.25%     88.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14753962      7.69%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4344472      2.26%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1470089      0.77%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1419746      0.74%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             182597      0.10%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             254376      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              96393      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29111      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191962531                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191850                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169291                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531520                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10075673                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2974730                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    116                       # number of misc regfile reads
system.cpu1.numCycles                       192228228                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   970641536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159054778                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412252                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6718367                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6693634                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1299990                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6460                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47783998                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38758910                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26710706                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13554045                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4069795                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                490448                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12152282                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4298454                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47783986                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17344                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12840167                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           645                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227919379                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76129594                       # The number of ROB writes
system.cpu1.timesIdled                           3885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4402085                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  920                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4423970                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                110042                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5827034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11619614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47694                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36242286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2796436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72459897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2844130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4498644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1626261                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4166227                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              397                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1327030                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1327026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4498644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17445284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17445284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    476923584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               476923584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              577                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5827126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5827126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5827126                       # Request fanout histogram
system.membus.respLayer1.occupancy        30118422883                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19604031235                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581438665000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581438665000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    977973583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1093227736.147753                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2841062500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   575570823500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5867841500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98272862                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98272862                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98272862                       # number of overall hits
system.cpu0.icache.overall_hits::total       98272862                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16391115                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16391115                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16391115                       # number of overall misses
system.cpu0.icache.overall_misses::total     16391115                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 226384456992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 226384456992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 226384456992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 226384456992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114663977                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114663977                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114663977                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114663977                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142949                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142949                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142949                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142949                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13811.412890                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13811.412890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13811.412890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13811.412890                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.506667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14853480                       # number of writebacks
system.cpu0.icache.writebacks::total         14853480                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1537601                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1537601                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1537601                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1537601                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14853514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14853514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14853514                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14853514                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 197991905495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 197991905495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 197991905495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 197991905495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129539                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129539                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129539                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13329.634018                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13329.634018                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13329.634018                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13329.634018                       # average overall mshr miss latency
system.cpu0.icache.replacements              14853480                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98272862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98272862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16391115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16391115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 226384456992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 226384456992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114663977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114663977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13811.412890                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13811.412890                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1537601                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1537601                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14853514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14853514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 197991905495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 197991905495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13329.634018                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13329.634018                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113126050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14853480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.616131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244181466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244181466                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233002840                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233002840                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233002840                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233002840                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28329083                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28329083                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28329083                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28329083                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 671685171862                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 671685171862                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 671685171862                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 671685171862                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261331923                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261331923                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261331923                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261331923                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108403                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108403                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108403                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108403                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23710.092270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23710.092270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23710.092270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23710.092270                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3748368                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       105730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            83705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1545                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.780694                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.433657                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20290789                       # number of writebacks
system.cpu0.dcache.writebacks::total         20290789                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8432306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8432306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8432306                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8432306                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19896777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19896777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19896777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19896777                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 351842048243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 351842048243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 351842048243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 351842048243                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076136                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076136                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076136                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076136                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17683.368932                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17683.368932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17683.368932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17683.368932                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20290789                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168207205                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168207205                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22216192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22216192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 439265236500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 439265236500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190423397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190423397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19772.301054                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19772.301054                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4995051                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4995051                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17221141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17221141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 262422975500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262422975500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15238.419771                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15238.419771                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64795635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64795635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6112891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6112891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 232419935362                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 232419935362                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38021.279189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38021.279189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3437255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3437255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2675636                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2675636                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89419072743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89419072743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037734                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037734                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33419.744966                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33419.744966                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60608500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60608500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 76914.340102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 76914.340102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75678.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75678.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081023                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081023                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4259.868421                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4259.868421                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079957                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079957                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3316.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3316.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611502                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611502                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406700                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406700                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30863556500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30863556500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75887.771084                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75887.771084                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406700                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406700                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30456856500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30456856500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74887.771084                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74887.771084                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948989                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253917713                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20303164                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.506312                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948989                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545011036                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545011036                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14684976                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19034368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              225940                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33947903                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14684976                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19034368                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2619                       # number of overall hits
system.l2.overall_hits::.cpu1.data             225940                       # number of overall hits
system.l2.overall_hits::total                33947903                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            168536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1254277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841896                       # number of demand (read+write) misses
system.l2.demand_misses::total                2267006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           168536                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1254277                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2297                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841896                       # number of overall misses
system.l2.overall_misses::total               2267006                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13872219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114770578500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84308844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213156373000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13872219000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114770578500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84308844500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213156373000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14853512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20288645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36214909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14853512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20288645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36214909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.467250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.788413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062599                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.467250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.788413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062599                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82310.123653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91503.374853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89129.734436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100141.638041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94025.500153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82310.123653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91503.374853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89129.734436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100141.638041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94025.500153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 12                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             12                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3398486                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1626261                       # number of writebacks
system.l2.writebacks::total                   1626261                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         145234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60482                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              205850                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        145234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60482                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             205850                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       168450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1109043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2061156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       168450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1109043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3914140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5975296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12182228001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  93834064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    179763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71671115504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 177867171005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12182228001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  93834064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    179763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71671115504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 293457074053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 471324245058                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.457486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.731773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.457486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.731773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72319.548833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84608.139179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79930.191196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91719.774030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86294.861236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72319.548833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84608.139179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79930.191196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91719.774030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74973.576329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78878.811202                       # average overall mshr miss latency
system.l2.replacements                        8470310                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4944184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4944184                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4944184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4944184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31187030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31187030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31187030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31187030                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3914140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3914140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 293457074053                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 293457074053                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74973.576329                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74973.576329                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.871287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   961.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1771000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1829500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.871287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20104.395604                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       282500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20178.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2274896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           102291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2377187                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         793041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1435565                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74276854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64628736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138905590000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3067937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3812752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.258493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.376517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93660.799379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100585.715086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96760.223327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37933                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           120383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       710591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61118990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55468411002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116587401002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.811733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86011.489028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91745.346858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88647.351471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14684976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14687595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       168536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           170833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13872219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14076950000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14853512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14858428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.467250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82310.123653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89129.734436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82401.819321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       168450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12182228001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    179763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12361991001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.457486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72319.548833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79930.191196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72419.820860                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16759472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       123649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16883121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       461236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          660608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40493724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19680108500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60173833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17220708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17543729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.617211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87793.937377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98710.493449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91088.562355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62784                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22549                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       398452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       176823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       575275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32715074500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16202704502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48917779002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.547404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82105.434281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91632.335737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85033.729959                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                67                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1181                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1214                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     28382000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       919500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29301500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1242                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.950886                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.947697                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24032.176122                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27863.636364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24136.326194                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          441                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          457                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          740                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          757                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14699990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       332000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15031990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.595813                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.435897                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.590945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19864.851351                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19529.411765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19857.318362                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999872                       # Cycle average of tags in use
system.l2.tags.total_refs                    75904395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8470824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.960686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.389316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.710924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.218000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.272042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.404491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.365695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 587251088                       # Number of tag accesses
system.l2.tags.data_accesses                587251088                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10780864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71416320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50388096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    240113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          372842880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10780864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       143936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10924800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104080704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104080704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         168451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1115880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         787314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3751776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5825670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1626261                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1626261                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18541705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122826919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           247551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86661069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    412964735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641241979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18541705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       247551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18789256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179005474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179005474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179005474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18541705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122826919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          247551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86661069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    412964735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            820247453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1563563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    168451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1042173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    770219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3737044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004176659250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11296646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1471737                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5825670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1626261                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5825670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1626261                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 105534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            256068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            489468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            553614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            570376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            520984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            434751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            470771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            357255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           318503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           275232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           253179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           247240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           238568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            123574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            139382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            179264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 160940395824                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28600680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268192945824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28135.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46885.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4529603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  997970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5825670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1626261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1281091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1305819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1293591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  654478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  526257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  364240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  115453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   82239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1756102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.448599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.274377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.229566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       447988     25.51%     25.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       762409     43.41%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       171480      9.76%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131921      7.51%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60311      3.43%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31772      1.81%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29960      1.71%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20920      1.19%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99341      5.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1756102                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.588162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    230.764302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95989     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83772     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1392      1.45%     88.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7612      7.93%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2227      2.32%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              718      0.75%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              193      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               58      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95994                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              366088704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6754176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100066688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               372842880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104080704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       629.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581438591500                       # Total gap between requests
system.mem_ctrls.avgGap                      78025.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10780864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66699072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       143936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49294016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    239170816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100066688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18541704.652544908226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114713857.221724331379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 247551.476474307070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84779391.133198902011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 411343156.891707599163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172101881.115869730711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       168451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1115880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       787314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3751776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1626261                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5236459630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48381415184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85574190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39137491626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 175352005194                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13880394479511                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31085.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43357.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38049.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49710.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46738.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8535157.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5804884260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3085365360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17322739560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3714651180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45898242000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108459751050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131937920160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       316223553570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.863992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 341833737587                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19415500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220189427413                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6733705440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3579041730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23519031480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4447038060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45898242000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     184894955550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67571432160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       336643446420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.983591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 173776040341                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19415500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 388247124659                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5705360623.529411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27736546498.665051                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222427472000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96483012000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484955653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4991055                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4991055                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4991055                       # number of overall hits
system.cpu1.icache.overall_hits::total        4991055                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6320                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6320                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6320                       # number of overall misses
system.cpu1.icache.overall_misses::total         6320                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    306340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    306340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    306340000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    306340000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4997375                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4997375                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4997375                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4997375                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001265                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48471.518987                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48471.518987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48471.518987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48471.518987                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4884                       # number of writebacks
system.cpu1.icache.writebacks::total             4884                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1404                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1404                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4916                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4916                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    241476500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    241476500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    241476500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    241476500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000984                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000984                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000984                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000984                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49120.524817                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49120.524817                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49120.524817                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49120.524817                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4884                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4991055                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4991055                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    306340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    306340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4997375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4997375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48471.518987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48471.518987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1404                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4916                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4916                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    241476500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    241476500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000984                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49120.524817                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49120.524817                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.199953                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4742066                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4884                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           970.938984                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        369043500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.199953                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9999666                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9999666                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9389704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9389704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9389704                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9389704                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2294218                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2294218                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2294218                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2294218                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187779114004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187779114004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187779114004                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187779114004                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11683922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11683922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11683922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11683922                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196357                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196357                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196357                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81848.853947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81848.853947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81848.853947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81848.853947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       899374                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44447                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16468                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            501                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.613432                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.716567                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067515                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067515                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1638840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1638840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1638840                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1638840                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655378                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53877799179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53877799179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53877799179                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53877799179                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056092                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82208.739352                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82208.739352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82208.739352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82208.739352                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067515                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8387188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8387188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1401461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1401461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  97294911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  97294911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9788649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9788649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143172                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143172                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69423.916185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69423.916185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1077527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1077527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21766024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21766024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033093                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033093                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67192.773837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67192.773837                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1002516                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1002516                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       892757                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       892757                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90484203004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90484203004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101353.675193                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101353.675193                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       561313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       561313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331444                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331444                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32111775179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32111775179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96884.466694                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96884.466694                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31257.668712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31257.668712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        44500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        44500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       973000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       973000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.327146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.327146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6900.709220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6900.709220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.327146                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.327146                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5907.801418                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5907.801418                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592279                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592279                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425649                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425649                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35487658000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35487658000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83373.056204                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83373.056204                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425649                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425649                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35062009000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35062009000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82373.056204                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82373.056204                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.591485                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11062500                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080894                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.234584                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        369055000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.591485                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26486384                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26486384                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581438665000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32403504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6570445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31272472                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6844049                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5917651                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             404                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            694                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3837760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3837760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14858429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17545076                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1281                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1281                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44560504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60884420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3216579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108676219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1901247424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2597083776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       627200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136662464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4635620864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14414903                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105768320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50631202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47674135     94.16%     94.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2909344      5.75%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47720      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50631202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72446608991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30454637775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22292283421                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1621961515                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7397952                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2665539199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703516                       # Number of bytes of host memory used
host_op_rate                                    62629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39451.64                       # Real time elapsed on the host
host_tick_rate                               52826715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468393901                       # Number of instructions simulated
sim_ops                                    2470826867                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.084101                       # Number of seconds simulated
sim_ticks                                2084100534500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.604888                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164766910                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165420506                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12876383                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186590447                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            312120                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         328517                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16397                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196972091                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9815                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197317                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12860237                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123960653                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33357602                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         599329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      254344356                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           927053421                       # Number of instructions committed
system.cpu0.commit.committedOps             927250915                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4114575583                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.225358                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.145383                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3889978120     94.54%     94.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     77678063      1.89%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20635753      0.50%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9565904      0.23%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8374390      0.20%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5454807      0.13%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     34745385      0.84%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34785559      0.85%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33357602      0.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4114575583                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317093922                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              672102                       # Number of function calls committed.
system.cpu0.commit.int_insts                760580514                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246198518                       # Number of loads committed
system.cpu0.commit.membars                     391388                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392399      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468081517     50.48%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13495      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117621166     12.68%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36472855      3.93%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8339871      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12164435      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140958293     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709295      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105437542     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24914930      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927250915                       # Class of committed instruction
system.cpu0.commit.refs                     272020060                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  927053421                       # Number of Instructions Simulated
system.cpu0.committedOps                    927250915                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.495812                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.495812                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3699149198                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16325                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143801128                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1282464387                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100054680                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                272249735                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13619884                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26599                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69463713                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196972091                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79106867                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4054293963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1611171                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1466772600                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          448                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27272200                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.047260                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86606365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         165079030                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.351925                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4154537210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.353125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.951242                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3310447066     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               605312860     14.57%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43911456      1.06%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131890036      3.17%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5925658      0.14%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  658977      0.02%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43484724      1.05%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12891565      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14868      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4154537210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358566302                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315197781                       # number of floating regfile writes
system.cpu0.idleCycles                       13320644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14968783                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146435978                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.369782                       # Inst execution rate
system.cpu0.iew.exec_refs                   801875845                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27919993                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1642357657                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310743391                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            262531                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17141247                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32893385                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1179855758                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            773955852                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12811654                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1541197825                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              13562013                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1071256712                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13619884                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1099042069                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51361961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389542                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          400                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       923534                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64544873                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7071843                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        923534                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6994954                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7973829                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                828872682                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031522581                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838340                       # average fanout of values written-back
system.cpu0.iew.wb_producers                694876959                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.247495                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1035828251                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1594232405                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546667600                       # number of integer regfile writes
system.cpu0.ipc                              0.222429                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.222429                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395426      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            541090561     34.82%     34.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14139      0.00%     34.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2001      0.00%     34.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124812072      8.03%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1016      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47755139      3.07%     45.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8772742      0.56%     46.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13539862      0.87%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           475433227     30.59%     78.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             721781      0.05%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      302250463     19.45%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27078920      1.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1554009478                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              629278339                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1166159419                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341986626                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         519126334                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  190377795                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122507                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7354863      3.86%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                69806      0.04%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                83157      0.04%      3.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               50059      0.03%      3.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60589718     31.83%     35.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              229166      0.12%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              90086963     47.32%     83.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9973      0.01%     83.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31898074     16.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6016      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1114713508                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6290726070                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689535955                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        914256099                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1179094584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1554009478                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             761174                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      252604846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3951527                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        161845                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    207418458                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4154537210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.374051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.115028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3554171739     85.55%     85.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          230988542      5.56%     91.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111420158      2.68%     93.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           70118452      1.69%     95.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          107087279      2.58%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           49439260      1.19%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14356309      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7501774      0.18%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9453697      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4154537210                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.372856                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17594584                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10884379                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310743391                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32893385                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363874664                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186741450                       # number of misc regfile writes
system.cpu0.numCycles                      4167857854                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      343324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2945655238                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777714072                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             168040741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132505277                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             662189840                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9511312                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1749002439                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1236634594                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1037651412                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                293695096                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1771366                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13619884                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            768490194                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               259937345                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492933084                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1256069355                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        571521                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11853                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                417575567                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11835                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5262764333                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2403200907                       # The number of ROB writes
system.cpu0.timesIdled                         162701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2933                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.702752                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164815300                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           165306671                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12726413                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        186285946                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            282529                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         290747                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8218                       # Number of indirect misses.
system.cpu1.branchPred.lookups              196569806                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4347                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        195245                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12717706                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124164215                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33210016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         596412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      252065547                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928796549                       # Number of instructions committed
system.cpu1.commit.committedOps             928994405                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4111102210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225972                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.147820                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3886976082     94.55%     94.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     77067396      1.87%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20474658      0.50%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9503862      0.23%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8304257      0.20%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5413118      0.13%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34566386      0.84%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     35586435      0.87%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33210016      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4111102210                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317824853                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              609424                       # Number of function calls committed.
system.cpu1.commit.int_insts                762031376                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246845209                       # Number of loads committed
system.cpu1.commit.membars                     391386                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       391386      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469242369     50.51%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118059810     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36383264      3.92%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8286369      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12120112      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141077492     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456657      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105962962     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24870256      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        928994405                       # Class of committed instruction
system.cpu1.commit.refs                     272367367                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928796549                       # Number of Instructions Simulated
system.cpu1.committedOps                    928994405                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.472609                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.472609                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3698697802                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8728                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143959902                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1280963655                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96876447                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                272260400                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13467088                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18743                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69399945                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  196569806                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78487173                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4054141039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1582298                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1463922368                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26951590                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047319                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          83084848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         165097829                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.352400                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4150701682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.352766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.949618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3307134196     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               605261158     14.58%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43712472      1.05%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               132176310      3.18%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5820485      0.14%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  644746      0.02%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43165485      1.04%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12782306      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4524      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4150701682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                359067096                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315848390                       # number of floating regfile writes
system.cpu1.idleCycles                        3442341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14823117                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146486498                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.370166                       # Inst execution rate
system.cpu1.iew.exec_refs                   797697344                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27607232                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1649926058                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310795482                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            259654                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         16925326                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32535697                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1179337582                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            770090112                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12663610                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1537723114                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13749380                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1066988631                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13467088                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1095027131                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     50991778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          378074                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       911516                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63950273                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      7013539                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        911516                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6928299                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7894818                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                830573980                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1032435226                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838788                       # average fanout of values written-back
system.cpu1.iew.wb_producers                696675562                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.248531                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1036713352                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1590966145                       # number of integer regfile reads
system.cpu1.int_regfile_writes              547129873                       # number of integer regfile writes
system.cpu1.ipc                              0.223583                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.223583                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393704      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            541572654     34.93%     34.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125213982      8.08%     43.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47592085      3.07%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8715038      0.56%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13493369      0.87%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           472486951     30.48%     78.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461822      0.03%     78.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      301288859     19.43%     98.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      27024529      1.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1550386724                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              628243198                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1164232826                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342582026                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         518265777                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  189481359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122216                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7417592      3.91%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                70327      0.04%      3.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                84613      0.04%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               52060      0.03%      4.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60617550     31.99%     36.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              229503      0.12%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              89290382     47.12%     83.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  129      0.00%     83.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31713199     16.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            6004      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1111231181                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6280633106                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    689853200                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        912324760                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1178579149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1550386724                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             758433                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      250343177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3909443                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        162021                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    205454822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4150701682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.373524                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3551507743     85.56%     85.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          230785311      5.56%     91.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111295073      2.68%     93.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           70110492      1.69%     95.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          106418648      2.56%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           49131718      1.18%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14362516      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7549935      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9540246      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4150701682                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.373214                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17496397                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10822270                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310795482                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32535697                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              364361690                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186991635                       # number of misc regfile writes
system.cpu1.numCycles                      4154144023                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13948330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2948307828                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779519881                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             167350419                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129238694                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             659278146                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9341950                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1747675439                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1235552574                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1037081041                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                293717852                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1785326                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13467088                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            765604090                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               257561160                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        492257840                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1255417599                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        366130                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11425                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                416868198                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11425                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5258917410                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2401768180                       # The number of ROB writes
system.cpu1.timesIdled                          36398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        224564457                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               580368                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           228945693                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  3                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5493389                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    291025822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     577540303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8430756                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4284853                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139690225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    120578869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279241867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      124863722                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          288967469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4392237                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1614                       # Transaction distribution
system.membus.trans_dist::CleanEvict        282126981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           307525                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5488                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1738987                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1737314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     288967471                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    868245086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              868245086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18886312576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18886312576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           238352                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         291019471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               291019471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           291019471                       # Request fanout histogram
system.membus.respLayer1.occupancy       1484254649540                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        676550815119                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1022                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          511                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    336433.463796                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   275261.083685                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2242000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            511                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2083928617000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    171917500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78939813                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78939813                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78939813                       # number of overall hits
system.cpu0.icache.overall_hits::total       78939813                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       167053                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        167053                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       167053                       # number of overall misses
system.cpu0.icache.overall_misses::total       167053                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10513254496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10513254496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10513254496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10513254496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79106866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79106866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79106866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79106866                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002112                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002112                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002112                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002112                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62933.646783                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62933.646783                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62933.646783                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62933.646783                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6951                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.443478                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152340                       # number of writebacks
system.cpu0.icache.writebacks::total           152340                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14714                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14714                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14714                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14714                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152339                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9592552996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9592552996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9592552996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9592552996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001926                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001926                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62968.465042                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62968.465042                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62968.465042                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62968.465042                       # average overall mshr miss latency
system.cpu0.icache.replacements                152340                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78939813                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78939813                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       167053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       167053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10513254496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10513254496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79106866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79106866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62933.646783                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62933.646783                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14714                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14714                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9592552996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9592552996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62968.465042                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62968.465042                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79092477                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152372                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           519.074876                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158366072                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158366072                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    148471439                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       148471439                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    148471439                       # number of overall hits
system.cpu0.dcache.overall_hits::total      148471439                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    157131131                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     157131131                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    157131131                       # number of overall misses
system.cpu0.dcache.overall_misses::total    157131131                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12832902956122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12832902956122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12832902956122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12832902956122                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305602570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305602570                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305602570                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305602570                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.514168                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.514168                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.514168                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.514168                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81670.022194                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81670.022194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81670.022194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81670.022194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2768107299                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       826677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52527426                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12907                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.698324                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.048733                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69550892                       # number of writebacks
system.cpu0.dcache.writebacks::total         69550892                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     87379179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     87379179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     87379179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     87379179                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69751952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69751952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69751952                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69751952                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6933691105287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6933691105287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6933691105287                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6933691105287                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228244                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228244                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228244                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228244                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99404.975868                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99404.975868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99404.975868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99404.975868                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69550791                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    130361337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      130361337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    149623688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    149623688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12475739399000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12475739399000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279985025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279985025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.534399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.534399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83380.777240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83380.777240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     81252924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     81252924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68370764                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68370764                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6842370712000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6842370712000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244194                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244194                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100077.435320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100077.435320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18110102                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18110102                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7507443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7507443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 357163557122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 357163557122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25617545                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25617545                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.293059                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.293059                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47574.594589                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47574.594589                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6126255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6126255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1381188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1381188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91320393287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91320393287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053916                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053916                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66117.279680                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66117.279680                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     73217000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73217000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.230936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.230936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42867.096019                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42867.096019                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1535                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1535                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          173                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023391                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023391                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12300.578035                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12300.578035                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4195                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4195                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11885500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11885500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6575                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6575                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.361977                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.361977                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4993.907563                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4993.907563                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.361977                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.361977                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3993.907563                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3993.907563                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6575                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6575                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4152589498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4152589498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197317                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197317                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966678                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966678                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21770.713833                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21770.713833                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3961847498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3961847498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966678                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966678                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20770.713833                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20770.713833                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949887                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          218590174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69805788                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.131405                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949887                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998434                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998434                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681433472                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681433472                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               53415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10884094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10936106                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21883833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              53415                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10884094                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10218                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10936106                       # number of overall hits
system.l2.overall_hits::total                21883833                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58670429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58420931                       # number of demand (read+write) misses
system.l2.demand_misses::total              117217854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98920                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58670429                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27574                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58420931                       # number of overall misses
system.l2.overall_misses::total             117217854                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8777950471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6676915300934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2476712489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6651762581633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13339932545527                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8777950471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6676915300934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2476712489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6651762581633                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13339932545527                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69554523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69357037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139101687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69554523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69357037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139101687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.649358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.843517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.729625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.842677                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.649358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.843517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.729625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.842677                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88737.873746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113803.757953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89820.573330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113859.236198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113804.613293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88737.873746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113803.757953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89820.573330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113859.236198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113804.613293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           26556495                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1189864                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.318933                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 184617045                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4392164                       # number of writebacks
system.l2.writebacks::total                   4392164                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7783841                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7739485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            15524554                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7783841                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7739485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           15524554                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        98254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     50886588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     50681446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         101693300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        98254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     50886588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     50681446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    196617021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        298310321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7748491475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5623418943689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2183318992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5600952504471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 11234303258627                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7748491475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5623418943689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2183318992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5600952504471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 18204990116608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 29439293375235                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.644986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.731607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.714754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.730733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731072                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.644986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.731607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.714754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.730733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.144549                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78861.842520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110508.862250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80827.742929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110512.878904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110472.403380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78861.842520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110508.862250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80827.742929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110512.878904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92591.119650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98686.808008                       # average overall mshr miss latency
system.l2.replacements                      403157502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5324670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5324670                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           73                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             73                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5324743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5324743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           73                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           73                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125753233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125753233                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1614                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1614                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125754847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125754847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1614                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1614                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    196617021                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      196617021                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 18204990116608                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 18204990116608                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92591.119650                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92591.119650                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10325                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                20481                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         38953                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         38102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              77055                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    279357500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    287197000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    566554500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        48427                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            97536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.793195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.786792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.790016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7171.655585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7537.583329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7352.598793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2957                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3095                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            6052                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        35996                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        35007                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         71003                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    843053963                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    827865969                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1670919932                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.722882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23420.767946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23648.583683                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23533.089193                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       138000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       557500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       695500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.903614                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.497674                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.610738                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         1840                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5210.280374                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3821.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          174                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1597500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2385000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3982500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.879518                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.469767                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.583893                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21883.561644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23613.861386                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22887.931034                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           446969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           363802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                810771                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         891004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         919483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1810487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84858787970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  86013039968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  170871827938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1337973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1283285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2621258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.665936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.716507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95239.514043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93545.002972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94378.931159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36160                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74360                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       852804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       883323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1736127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73921523973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74816549968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 148738073941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.637385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.688330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.662326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86680.554938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84698.971914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85672.346517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         53415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8777950471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2476712489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11254662960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.649358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.729625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.665313                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88737.873746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89820.573330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88973.887773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          666                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          562                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1228                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        98254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7748491475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2183318992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9931810467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.644986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.714754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78861.842520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80827.742929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79285.763631                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10437125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10572304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21009429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57779425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57501448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       115280873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6592056512964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6565749541665                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13157806054629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68216550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68073752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136290302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.847000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.845848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114090.033138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114184.073098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114136.939739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7745641                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7703325                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     15448966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     50033784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     49798123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     99831907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5549497419716                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5526135954503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 11075633374219                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.733455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.731532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.732495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110915.005344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110970.768005                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110942.820858                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   443692836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 403157566                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.956558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.593631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.687484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    36.753457                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.374321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.024900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.574273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2565440974                       # Number of tag accesses
system.l2.tags.data_accesses               2565440974                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6288192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3268658880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1728768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3255619392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12072810880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18605106112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6288192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1728768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8016960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    281103168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       281103168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          98253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       51072795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       50869053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    188637670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           290704783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4392237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4392237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3017221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1568378697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           829503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1562122046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5792815980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8927163447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3017221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       829503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3846724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134879850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134879850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134879850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3017221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1568378697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          829503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1562122046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5792815980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9062043298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3288509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     98250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  50493975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  50255905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 188116405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004085030750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       205029                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       205029                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           355498264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3104783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   290704785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4393851                       # Number of write requests accepted
system.mem_ctrls.readBursts                 290704785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4393851                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1713238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1105342                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9943348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8646164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           8002052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7453964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6964187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7448391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          44589949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          42197590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          37958274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          28202589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         20622973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         17230787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         13982479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         12720705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10752939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         12275156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            211302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            257488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            256866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           280773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 13766832364315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1444957735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19185423870565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47637.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66387.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                254930986                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3021131                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             290704785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4393851                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3104439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4941933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7428973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9853727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                12370630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14741563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17005443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                19605064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                22171182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                25961179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               40123165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               54410455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               27412558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               11215888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8462412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5730433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3246911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1071012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 114730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 110743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 172087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 199126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     34327924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.918514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   403.242117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.282015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1432295      4.17%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11182891     32.58%     36.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2365917      6.89%     43.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3448531     10.05%     53.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2038926      5.94%     59.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1069045      3.11%     62.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1261775      3.68%     66.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1011716      2.95%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10516828     30.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     34327924                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       205029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1409.514503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    316.456789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4082.330557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       178392     87.01%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        11801      5.76%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3831      1.87%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         2333      1.14%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1242      0.61%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1386      0.68%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1109      0.54%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          760      0.37%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          719      0.35%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          710      0.35%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          390      0.19%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          440      0.21%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          420      0.20%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          400      0.20%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          329      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          192      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          142      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          143      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          103      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           67      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           48      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           49      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           23      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        205029                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       205029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.288273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200636     97.86%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1603      0.78%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2085      1.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              575      0.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              114      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        205029                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18495459008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               109647232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               210463936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18605106240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            281206464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8874.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8927.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2084100604000                       # Total gap between requests
system.mem_ctrls.avgGap                       7062.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6288000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3231614400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1728768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3216377920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  12039449920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    210463936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3017128.922481930349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1550603891.944829702377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 829503.170016100747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1543293073.801569938660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5776808613.932054519653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100985500.706899791956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        98253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     51072795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     50869053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    188637672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4393851                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3670537782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3490717019367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1056095326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3477105794117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 12212874423973                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51958005516655                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37358.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68347.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39097.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68354.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64742.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11825163.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         132294546720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          70316215365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1097745740280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8560304100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     164517000960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     942743745720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6405135360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2422582688505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1162.411625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8454867522                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  69592640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2006053026978                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         112806866340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          59958256215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        965653898160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8605660680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     164517000960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     941900862210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7114932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2260557476565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1084.668153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10223680676                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  69592640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2004284213824                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2128                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1065                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6600051.643192                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7636893.239909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1065    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     58142500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1065                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2077071479500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7029055000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78445860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78445860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78445860                       # number of overall hits
system.cpu1.icache.overall_hits::total       78445860                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41313                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41313                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41313                       # number of overall misses
system.cpu1.icache.overall_misses::total        41313                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2901569000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2901569000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2901569000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2901569000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78487173                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78487173                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78487173                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78487173                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70233.800499                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70233.800499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70233.800499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70233.800499                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37792                       # number of writebacks
system.cpu1.icache.writebacks::total            37792                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3521                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3521                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3521                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3521                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37792                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37792                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2648638000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2648638000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2648638000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2648638000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70084.621084                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70084.621084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70084.621084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70084.621084                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37792                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78445860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78445860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41313                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41313                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2901569000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2901569000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78487173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78487173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70233.800499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70233.800499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3521                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3521                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2648638000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2648638000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70084.621084                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70084.621084                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78737557                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37824                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2081.682450                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        157012138                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       157012138                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147634842                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147634842                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147634842                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147634842                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    157997350                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     157997350                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    157997350                       # number of overall misses
system.cpu1.dcache.overall_misses::total    157997350                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12886362833872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12886362833872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12886362833872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12886362833872                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305632192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305632192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305632192                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305632192                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.516953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.516953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.516953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.516953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81560.626389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81560.626389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81560.626389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81560.626389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2753006735                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       781453                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52162414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12493                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.777595                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.551269                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69343557                       # number of writebacks
system.cpu1.dcache.writebacks::total         69343557                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     88448252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     88448252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     88448252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     88448252                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69549098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69549098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69549098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69549098                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6908393054339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6908393054339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6908393054339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6908393054339                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227558                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99331.166802                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99331.166802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99331.166802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99331.166802                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69343467                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    129690019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      129690019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    150622723                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    150622723                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12529760125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12529760125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    280312742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    280312742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.537338                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.537338                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83186.386994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83186.386994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     82394871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     82394871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68227852                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68227852                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6817122025500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6817122025500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243399                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243399                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99916.996148                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99916.996148                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17944823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17944823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7374627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7374627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 356602708372                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 356602708372                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25319450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25319450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.291263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.291263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48355.355243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48355.355243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6053381                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6053381                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1321246                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1321246                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91271028839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91271028839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69079.511945                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69079.511945                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1527                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1527                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     64658000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     64658000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.189572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.189572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42343.156516                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42343.156516                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          330                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          330                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.040968                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.040968                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9816.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9816.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17396500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17396500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7299                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7299                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5384.246363                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5384.246363                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14171500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14171500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.442526                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.442526                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4387.461300                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4387.461300                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        30000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        30000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3990                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3990                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       191255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       191255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4165720000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4165720000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       195245                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       195245                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979564                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979564                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21780.973046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21780.973046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       191255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       191255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3974465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3974465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20780.973046                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20780.973046                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.930701                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          217551539                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69604624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.125533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.930701                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        681290178                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       681290178                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2084100534500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136789815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9716907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133759419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       398765640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        308674272                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          328908                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5605                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         334513                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2810855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2810855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136599683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209127801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208520872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418219064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19499200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8902739200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4837376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8876830912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17803906688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       712567936                       # Total snoops (count)
system.tol2bus.snoopTraffic                 313046080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        851825028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381872                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              718102011     84.30%     84.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1              129438162     15.20%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4284855      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          851825028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278823941836                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105002067026                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228817384                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104701980054                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56970933                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           289622                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
