{
  "main": {
    "id": "8303b92e5c7ad3df",
    "type": "split",
    "children": [
      {
        "id": "3b6e1fe9b86a411f",
        "type": "tabs",
        "children": [
          {
            "id": "72bb486ef4d995c5",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Science/7. Digital-Electronics/HDLs.md",
                "mode": "source",
                "backlinks": false,
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "d9aeb4280a2c2d08",
    "type": "split",
    "children": [
      {
        "id": "281bb42a4e3e314b",
        "type": "tabs",
        "children": [
          {
            "id": "8a8b7a8df1df37d4",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "b2671256a6aa85df",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "697d3d6b2172979e",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "397342d7f4bdf654",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 200
  },
  "right": {
    "id": "d35ca1f0df1afd36",
    "type": "split",
    "children": [
      {
        "id": "f434834d50971a90",
        "type": "tabs",
        "children": [
          {
            "id": "96b2d9010676ffec",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          },
          {
            "id": "7947bfbe52180808",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Science/7. Digital-Electronics/HDLs.md"
              }
            }
          },
          {
            "id": "5709b67c1ca2b6ee",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Science/7. Digital-Electronics/HDLs.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 264.5,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false,
      "homepage:Open homepage": false
    }
  },
  "active": "72bb486ef4d995c5",
  "lastOpenFiles": [
    "Science/7. Digital-Electronics/VHDL/VHDL basics.md",
    "Science/7. Digital-Electronics/HDLs.md",
    "Science/7. Digital-Electronics/VHDL/VHDL abstraction.md",
    "Science/7. Digital-Electronics/VHDL/VHDL data types.md",
    "Science/7. Digital-Electronics/VHDL/VHDL examples.md",
    "Science/7. Digital-Electronics/VHDL/VHDL explicit processes.md",
    "Science/7. Digital-Electronics/VHDL/VHDL signals and variables.md",
    "Science/7. Digital-Electronics/VHDL/VHDL popular libraries.md",
    "Science/7. Digital-Electronics/VHDL/VHDL synthesis.md",
    "Science/7. Digital-Electronics/VHDL/VHDL examples/Untitled.md",
    "Science/7. Digital-Electronics/VHDL/VHDL examples",
    "Science/7. Digital-Electronics/VHDL/VHDL Architecture.md",
    "Science/3. Physics/Photonics/Lasers.md",
    "Science/3. Physics/Photonics/Light-Matter Interaction.md",
    "Science/3. Physics/Photonics/The Atom.md",
    "Assets/Physics/Photonics",
    "Assets/Physics/Photonics/light_matter_interaction.svg",
    "Assets/hdl_execution_cycle.svg",
    "Assets/vhdl_simple_signal_assignment.svg",
    "Science/7. Digital-Electronics/VHDL",
    "Untitled.md",
    "Science/7. Digital-Electronics/Digital Memory.md",
    "Science/7. Digital-Electronics/Logic Gates.md",
    "Science/7. Digital-Electronics/NAND-Implementation.md",
    "Meta/Todo.md",
    "Science/7. Digital-Electronics/Digital Circuits.md",
    "Science/5. Control-Systems/Basics/Control Theory.md",
    "Science/7. Digital-Electronics/Digital Memory/Digital Latches.md",
    "Science/7. Digital-Electronics/Digital Memory",
    "Assets/universal_shift_register.svg",
    "Science/6. Analog-Electronics/Analog/Filters/Passive/Passive RC-Filters.md",
    "University/DMCES.md",
    "Science/6. Analog-Electronics/Analog/Filters/Passive/Nth-order Passive Filters.md",
    "Assets/open_loop_control.svg",
    "Assets/Control/system_plant.svg",
    "Assets/Control/control_plant.svg",
    "Assets/Control/closed_loop_control.svg",
    "Science/5. Control-Systems/Basics/State-Space.md",
    "Assets/Electronics/light_matter_interactions.svg",
    "Assets/Electronics/Digital/d_flip_flop.svg",
    "Science/3. Physics/Photonics",
    "Assets/Electronics/Cutting-edge",
    "Assets/Electronics/Digital",
    "Untitled.canvas",
    "Business/Startup",
    "Business/Theory",
    "Business Model.canvas",
    "Science/9. Cutting-Edge"
  ]
}