[{"DBLP title": "Using GPUs to Accelerate CAD Algorithms.", "DBLP authors": ["John F. Croix", "Sunil P. Khatri", "Kanupriya Gulati"], "year": 2013, "MAG papers": [{"PaperId": 2037258889, "PaperTitle": "using gpus to accelerate cad algorithms", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "cadence design systems", "texas a m university"]}], "source": "ES"}, {"DBLP title": "To Thread or Not to Thread.", "DBLP authors": ["Steven Hirsch", "Ulrich Finkler"], "year": 2013, "MAG papers": [{"PaperId": 2062823214, "PaperTitle": "to thread or not to thread", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms.", "DBLP authors": ["Wei Wu", "Fang Gong", "Rahul Krishnan", "Lei He", "Hao Yu"], "year": 2013, "MAG papers": [{"PaperId": 2128760815, "PaperTitle": "exploiting parallelism by data dependency elimination a case study of circuit simulation algorithms", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california los angeles", "nanyang technological university", "university of california los angeles", "university of california los angeles", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Multicore Algorithms for Transient-Noise Simulation.", "DBLP authors": ["Scott W. Wedge", "Robert Daniels", "Harald von Sosen"], "year": 2013, "MAG papers": [{"PaperId": 1993907445, "PaperTitle": "multicore algorithms for transient noise simulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Advances in Parallel Discrete Event Simulation for Electronic System-Level Design.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Che-Wei Chang", "Rainer D\u00f6mer"], "year": 2013, "MAG papers": [{"PaperId": 1966946013, "PaperTitle": "advances in parallel discrete event simulation for electronic system level design", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Dispelling the Myths of Parallel Computing.", "DBLP authors": ["Patrick H. Madden"], "year": 2013, "MAG papers": [{"PaperId": 2052619442, "PaperTitle": "dispelling the myths of parallel computing", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["binghamton university"]}], "source": "ES"}, {"DBLP title": "On Deploying Scan Chains for Data Storage in Test Compression Environment.", "DBLP authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2013, "MAG papers": [{"PaperId": 1987257369, "PaperTitle": "on deploying scan chains for data storage in test compression environment", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", "poznan university of technology"]}], "source": "ES"}, {"DBLP title": "Practical, Lightweight Secure Inclusion of Third-Party Intellectual Property.", "DBLP authors": ["Adam Waksman", "Simha Sethumadhavan", "Julianna Eum"], "year": 2013, "MAG papers": [{"PaperId": 2167621131, "PaperTitle": "practical lightweight secure inclusion of third party intellectual property", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["columbia university", "columbia university", "united states military academy"]}], "source": "ES"}, {"DBLP title": "HELP: A Hardware-Embedded Delay PUF.", "DBLP authors": ["Jim Aarestad", "Philip Ortiz", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2013, "MAG papers": [{"PaperId": 2034189882, "PaperTitle": "help a hardware embedded delay puf", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of new mexico", "university of new mexico", "advantest", "university of new mexico"]}], "source": "ES"}, {"DBLP title": "A Clock Sweeping Technique for Detecting Hardware Trojans Impacting Circuits Delay.", "DBLP authors": ["Kan Xiao", "Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2013, "MAG papers": [{"PaperId": 2061007021, "PaperTitle": "a clock sweeping technique for detecting hardware trojans impacting circuits delay", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 59, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Securing Processors Against Insider Attacks: A Circuit-Microarchitecture Co-Design Approach.", "DBLP authors": ["Jeyavijayan Rajendran", "Arun K. Kanuparthi", "Mohamed Zahran", "Sateesh Addepalli", "Gaston Ormazabal", "Ramesh Karri"], "year": 2013, "MAG papers": [{"PaperId": 2065476662, "PaperTitle": "securing processors against insider attacks a circuit microarchitecture co design approach", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["cisco systems inc", "new york university", "new york university", "new york university", "new york university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream.", "DBLP authors": ["Rajat Subhra Chakraborty", "Indrasish Saha", "Ayan Palchaudhuri", "Gowtham Kumar Naik"], "year": 2013, "MAG papers": [{"PaperId": 2107937248, "PaperTitle": "hardware trojan insertion by direct modification of fpga configuration bitstream", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 63, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Eliminating Timing Information Flows in a Mix-Trusted System-on-Chip.", "DBLP authors": ["Jason Oberg", "Timothy Sherwood", "Ryan Kastner"], "year": 2013, "MAG papers": [{"PaperId": 2130371018, "PaperTitle": "eliminating timing information flows in a mix trusted system on chip", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california santa barbara", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Creating Structural Patterns for At-Speed Testing: A Case Study.", "DBLP authors": ["Teresa L. McLaurin"], "year": 2013, "MAG papers": [{"PaperId": 2025157816, "PaperTitle": "creating structural patterns for at speed testing a case study", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Fast-Yet-Accurate Statistical Soft-Error-Rate Analysis Considering Full-Spectrum Charge Collection.", "DBLP authors": ["Hsuan-Ming Huang", "Charles H.-P. Wen"], "year": 2013, "MAG papers": [{"PaperId": 2006751628, "PaperTitle": "fast yet accurate statistical soft error rate analysis considering full spectrum charge collection", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Diverse Double Modular Redundancy: A New Direction for Soft-Error Detection and Correction.", "DBLP authors": ["Pedro Reviriego", "Chris J. Bleakley", "Juan Antonio Maestro"], "year": 2013, "MAG papers": [{"PaperId": 2063207167, "PaperTitle": "diverse double modular redundancy a new direction for soft error detection and correction", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university college dublin", null, null]}], "source": "ES"}, {"DBLP title": "Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution.", "DBLP authors": ["Swarup Bhunia", "Miron Abramovici", "Dakshi Agrawal", "Paul Bradley", "Michael S. Hsiao", "Jim Plusquellic", "Mohammad Tehranipoor"], "year": 2013, "MAG papers": [{"PaperId": 2101528158, "PaperTitle": "protection against hardware trojan attacks towards a comprehensive solution", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 97, "Affiliations": [null, "university of connecticut", "ibm", "university of new mexico", "case western reserve university", "virginia tech", null]}], "source": "ES"}, {"DBLP title": "Exploiting Multiple Mahalanobis Distance Metrics to Screen Outliers From Analog Product Manufacturing Test Responses.", "DBLP authors": ["Shaji Krishnan", "Hans G. Kerkhoff"], "year": 2013, "MAG papers": [{"PaperId": 2159449186, "PaperTitle": "exploiting multiple mahalanobis distance metrics to screen outliers from analog product manufacturing test responses", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "university of twente"]}], "source": "ES"}, {"DBLP title": "Expedited-compact architecture for average scan power reduction.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2013, "MAG papers": [{"PaperId": 1964344721, "PaperTitle": "expedited compact architecture for average scan power reduction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["new york university abu dhabi", "new york university"]}], "source": "ES"}, {"DBLP title": "An Optical BILBO for Online Testing of Embedded Systems.", "DBLP authors": ["Abdelhakim Latoui", "Farid Djahli"], "year": 2013, "MAG papers": [{"PaperId": 2083629810, "PaperTitle": "an optical bilbo for online testing of embedded systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Automatic Calibration of Streaming Applications for Software Mapping Exploration.", "DBLP authors": ["Weihua Sheng", "Stefan Sch\u00fcrmans", "Maximilian Odendahl", "Rainer Leupers", "Gerd Ascheid"], "year": 2013, "MAG papers": [{"PaperId": 2060756964, "PaperTitle": "automatic calibration of streaming applications for software mapping exploration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "XML-Based Hierarchical Description of 3D Systems and SIP.", "DBLP authors": ["Susann Wolf", "Andy Heinig", "Uwe Kn\u00f6chel"], "year": 2013, "MAG papers": [{"PaperId": 1984464298, "PaperTitle": "xml based hierarchical description of 3d systems and sip", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["fraunhofer society", "fraunhofer society", "fraunhofer society"]}], "source": "ES"}, {"DBLP title": "A Designer's Guide to Subresolution Lithography: Enabling the Impossible to Get to the 14-nm Node [Tutorial].", "DBLP authors": ["Lars Liebmann", "J. Andres Torres"], "year": 2013, "MAG papers": [{"PaperId": 2037726504, "PaperTitle": "a designer s guide to subresolution lithography enabling the impossible to get to the 14 nm node tutorial", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics", null]}], "source": "ES"}, {"DBLP title": "Linking the Verification and Validation of Complex Integrated Circuits Through Shared Coverage Metrics.", "DBLP authors": ["Eddie Hung", "Bradley R. Quinton", "Steven J. E. Wilton"], "year": 2013, "MAG papers": [{"PaperId": 2054635469, "PaperTitle": "linking the verification and validation of complex integrated circuits through shared coverage metrics", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tektronix", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs.", "DBLP authors": ["Arie Margulis", "David Akselrod", "Eric Rentschler", "Mike Ricchetti"], "year": 2013, "MAG papers": [{"PaperId": 1966558271, "PaperTitle": "evolution of graphics northbridge test and debug architectures across four generations of amd asics", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Deriving Feature Fail Rate from Silicon Volume Diagnostics Data.", "DBLP authors": ["Shobhit Malik", "Thomas Herrmann", "Sriram Madhavan", "Rao Desineni", "Chris Schuermyer", "Geir Eide"], "year": 2013, "MAG papers": [{"PaperId": 1963667829, "PaperTitle": "deriving feature fail rate from silicon volume diagnostics data", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["globalfoundries", "mentor graphics", "globalfoundries", "mentor graphics", "globalfoundries", "globalfoundries"]}], "source": "ES"}, {"DBLP title": "Dynamic Specification Testing and Diagnosis of High-Precision Sigma-Delta ADCs.", "DBLP authors": ["Sehun Kook", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 1982835363, "PaperTitle": "dynamic specification testing and diagnosis of high precision sigma delta adcs", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits.", "DBLP authors": ["Mohammad Mirzaei", "Mahmoud Tabandeh", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2013, "MAG papers": [{"PaperId": 2154969678, "PaperTitle": "a new approach for automatic test pattern generation in register transfer level circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["sharif university of technology", "university of tehran", "sharif university of technology", "university of tehran"]}], "source": "ES"}, {"DBLP title": "LCTI-SS: Low-Clock-Tree-Impact Scan Segmentation for Avoiding Shift Timing Failures in Scan Testing.", "DBLP authors": ["Yuta Yamato", "Kohei Miyase", "Seiji Kajihara", "Xiaoqing Wen", "Laung-Terng Wang", "Michael A. Kochte"], "year": 2013, "MAG papers": [{"PaperId": 2059166956, "PaperTitle": "lcti ss low clock tree impact scan segmentation for avoiding shift timing failures in scan testing", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of stuttgart", "nara institute of science and technology", "kyushu institute of technology", null, "kyushu institute of technology", "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms.", "DBLP authors": ["Vincenzo Rana", "Alessandro Antonio Nacci", "Ivan Beretta", "Marco D. Santambrogio", "David Atienza", "Donatella Sciuto"], "year": 2013, "MAG papers": [{"PaperId": 2023047220, "PaperTitle": "design methods for parallel hardware implementation of multimedia iterative algorithms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of milan", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "SAT-Based Analysis of Sensitizable Paths.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"], "year": 2013, "MAG papers": [{"PaperId": 1991261530, "PaperTitle": "sat based analysis of sensitizable paths", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of freiburg", "university of passau", "university of freiburg", "university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "FPGA-Based Embedded Tester with a P1687 Command, Control, and Observe-System.", "DBLP authors": ["Alfred L. Crouch", "John C. Potter", "Ajay Khoche", "Jennifer Dworak"], "year": 2013, "MAG papers": [{"PaperId": 2043758669, "PaperTitle": "fpga based embedded tester with a p1687 command control and observe system", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Executing IJTAG: Are Vectors Enough?", "DBLP authors": ["Michele Portolan", "Bradford G. Van Treuren", "Suresh Goyal"], "year": 2013, "MAG papers": [{"PaperId": 2047260165, "PaperTitle": "executing ijtag are vectors enough", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["bell labs", "bell labs", "bell labs"]}], "source": "ES"}, {"DBLP title": "Effective Scalable IEEE 1687 Instrumentation Network for Fault Management.", "DBLP authors": ["Artur Jutman", "Sergei Devadze", "Konstantin Shibin"], "year": 2013, "MAG papers": [{"PaperId": 1984145458, "PaperTitle": "effective scalable ieee 1687 instrumentation network for fault management", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["tallinn university of technology", null, null]}], "source": "ES"}, {"DBLP title": "Thinking About Adopting IEEE P1687?", "DBLP authors": ["Martin Keim"], "year": 2013, "MAG papers": [{"PaperId": 2010350575, "PaperTitle": "thinking about adopting ieee p1687", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics"]}], "source": "ES"}, {"DBLP title": "Identifying Systematic Failures on Semiconductor Wafers Using ADCAS.", "DBLP authors": ["Melanie Po-Leen Ooi", "Hong Kuan Sok", "Ye Chow Kuang", "Huiyuan Cheng", "Eric Kwang Joo Sim", "Serge N. Demidenko", "Chris W. K. Chan"], "year": 2013, "MAG papers": [{"PaperId": 2151059282, "PaperTitle": "identifying systematic failures on semiconductor wafers using adcas", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["monash university", "monash university", "qualcomm", "rmit international university", "freescale semiconductor", "flextronics", "monash university"]}], "source": "ES"}, {"DBLP title": "Off-Chip Memory Encryption and Integrity Protection Based on AES-GCM in Embedded Systems.", "DBLP authors": ["Zhenglin Liu", "Qingchun Zhu", "Dongfang Li", "Xuecheng Zou"], "year": 2013, "MAG papers": [{"PaperId": 2026089199, "PaperTitle": "off chip memory encryption and integrity protection based on aes gcm in embedded systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "A Fault Analysis Perspective for Testing of Secured SoC Cores.", "DBLP authors": ["Sk Subidh Ali", "Bodhisatwa Mazumdar", "Debdeep Mukhopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2015166460, "PaperTitle": "a fault analysis perspective for testing of secured soc cores", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection.", "DBLP authors": ["Azadeh Davoodi", "Min Li", "Mohammad Tehranipoor"], "year": 2013, "MAG papers": [{"PaperId": 1967104769, "PaperTitle": "a sensor assisted self authentication framework for hardware trojan detection", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of connecticut", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Adaptive and Resilient Circuits for Dynamic Variation Tolerance.", "DBLP authors": ["Keith A. Bowman", "Carlos Tokunaga", "James W. Tschanz", "Tanay Karnik", "Vivek K. De"], "year": 2013, "MAG papers": [{"PaperId": 1987474522, "PaperTitle": "adaptive and resilient circuits for dynamic variation tolerance", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology.", "DBLP authors": ["Xingsheng Wang", "Binjie Cheng", "Jente B. Kuang", "Andrew R. Brown", "Campbell Millar", "Asen Asenov"], "year": 2013, "MAG papers": [{"PaperId": 2068361971, "PaperTitle": "statistical variability and reliability and the impact on corresponding 6t sram cell design for a 14 nm node soi finfet technology", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of glasgow", "university of glasgow", null, "university of glasgow", null, "ibm"]}], "source": "ES"}, {"DBLP title": "Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs.", "DBLP authors": ["Sumeet Kumar Gupta", "Kaushik Roy"], "year": 2013, "MAG papers": [{"PaperId": 2160288697, "PaperTitle": "device circuit co optimization for robust design of finfet based srams", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Assessment of Circuit Optimization Techniques Under NBTI.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Huazhong Yang", "Yuan Xie", "Yu Cao"], "year": 2013, "MAG papers": [{"PaperId": 1984833777, "PaperTitle": "assessment of circuit optimization techniques under nbti", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["tsinghua university", "pennsylvania state university", "tsinghua university", "arizona state university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Variation and Reliability in FPGAs.", "DBLP authors": ["Edward A. Stott", "Zhenyu Guan", "Joshua M. Levine", "Justin S. J. Wong", "Peter Y. K. Cheung"], "year": 2013, "MAG papers": [{"PaperId": 2080178269, "PaperTitle": "variation and reliability in fpgas", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Debug Automation for Logic Circuits Under Timing Variations.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2013, "MAG papers": [{"PaperId": 2061805924, "PaperTitle": "debug automation for logic circuits under timing variations", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Reliability Analysis of Small-Delay Defects Due to Via Narrowing in Signal Paths.", "DBLP authors": ["Hector Villacorta", "Charles F. Hawkins", "V\u00edctor H. Champac", "Jaume Segura", "Roberto G\u00f3mez"], "year": 2013, "MAG papers": [{"PaperId": 2023399553, "PaperTitle": "reliability analysis of small delay defects due to via narrowing in signal paths", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["universidad de sonora", "university of florida", null, null, null]}], "source": "ES"}, {"DBLP title": "Reduced-Code Linearity Testing of Pipeline ADCs.", "DBLP authors": ["Asma Laraba", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Herv\u00e9 Naudet", "Gerard Bret"], "year": 2013, "MAG papers": [{"PaperId": 2003534122, "PaperTitle": "reduced code linearity testing of pipeline adcs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Single-Event Coupling Soft Errors in Nanoscale CMOS Circuits.", "DBLP authors": ["Selahattin Sayil", "Sumanth R. Yeddula", "Juyu Wang"], "year": 2013, "MAG papers": [{"PaperId": 2079441611, "PaperTitle": "single event coupling soft errors in nanoscale cmos circuits", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["lamar university", "lamar university", "lamar university"]}], "source": "ES"}]