[file:.\..\beam_forming.v]
Enabled=1
[file:.\..\rising_edge_det.v]
Enabled=1
[file:.\..\fifo_submean.v]
Enabled=1
[file:.\..\submean2.v]
Enabled=1
[file:.\..\squares.v]
Enabled=1
[file:.\..\ste.v]
Enabled=1
[file:.\..\zcr.v]
Enabled=1
[file:.\..\fifo_right.v]
Enabled=1
[file:.\..\char_cntrl.v]
Enabled=1
[file:.\..\fifo_left.v]
Enabled=1
[file:.\..\RD1171\source\Verilog\i2s_rx.v]
Enabled=1
[file:.\..\RD1171\source\Verilog\I2S_Controller.v]
Enabled=1
[file:.\..\clkdiv.v]
Enabled=1
[file:.\..\pll1.v]
Enabled=1
[file:.\..\top.v]
Enabled=1
[file:.\..\my_tb.v]
Enabled=1
[View]
Entity=All-Verilog
Architecture=
TopLevelType=5
