module clock_divider (
    input logic clk,
    input logic reset,
    output logic one_second
);

    parameter CLOCK_CYCLES_PER_SECOND = 50000000;

    // Register to keep track of the clock cycles
    logic [26:0] counter;

    always_ff @(posedge clk or posedge reset) begin
        if (reset) begin
            counter <= 0;
            one_second_pulse <= 0;
        end else begin
            if (counter == CLOCK_CYCLES_PER_SECOND - 1) begin
                counter <= 0;
                one_second_pulse <= 1; // Generate the pulse
            end else begin
                counter <= counter + 1;
                one_second_pulse <= 0; // No pulse
            end
        end
    end
endmodule
