// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ethernet_header_inserter_compute_and_insert_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ip_header_out_dout,
        ip_header_out_empty_n,
        ip_header_out_read,
        ip_header_checksum_din,
        ip_header_checksum_full_n,
        ip_header_checksum_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ip_header_out_dout;
input   ip_header_out_empty_n;
output   ip_header_out_read;
output  [1023:0] ip_header_checksum_din;
input   ip_header_checksum_full_n;
output   ip_header_checksum_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ip_header_out_read;
reg ip_header_checksum_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_340_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_2223;
reg   [0:0] tmp_i_reg_2223_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg    ip_header_out_blk_n;
wire    ap_block_pp0_stage0;
reg    ip_header_checksum_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2223_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2223_pp0_iter2_reg;
reg   [1023:0] ip_header_out_read_reg_2227;
wire   [511:0] currWord_data_V_1_fu_361_p1;
reg   [511:0] currWord_data_V_1_reg_2233;
reg   [511:0] currWord_data_V_1_reg_2233_pp0_iter1_reg;
reg   [511:0] currWord_data_V_1_reg_2233_pp0_iter2_reg;
wire   [15:0] lhs_fu_405_p3;
reg   [15:0] lhs_reg_2238;
wire   [15:0] rhs_fu_447_p3;
reg   [15:0] rhs_reg_2244;
wire   [15:0] lhs_1_fu_499_p3;
reg   [15:0] lhs_1_reg_2250;
wire   [15:0] rhs_1_fu_551_p3;
reg   [15:0] rhs_1_reg_2256;
wire   [0:0] icmp_ln1057_4_fu_559_p2;
reg   [0:0] icmp_ln1057_4_reg_2262;
wire   [15:0] lhs_3_fu_703_p3;
reg   [15:0] lhs_3_reg_2267;
wire   [15:0] rhs_3_fu_745_p3;
reg   [15:0] rhs_3_reg_2273;
wire   [15:0] lhs_4_fu_787_p3;
reg   [15:0] lhs_4_reg_2279;
wire   [15:0] rhs_4_fu_829_p3;
reg   [15:0] rhs_4_reg_2285;
wire   [15:0] lhs_5_fu_871_p3;
reg   [15:0] lhs_5_reg_2291;
wire   [15:0] rhs_5_fu_913_p3;
reg   [15:0] rhs_5_reg_2297;
wire   [15:0] lhs_6_fu_957_p3;
reg   [15:0] lhs_6_reg_2303;
wire   [15:0] rhs_6_fu_993_p3;
reg   [15:0] rhs_6_reg_2309;
wire   [15:0] lhs_7_fu_1035_p3;
reg   [15:0] lhs_7_reg_2315;
wire   [15:0] rhs_7_fu_1077_p3;
reg   [15:0] rhs_7_reg_2321;
wire   [15:0] lhs_8_fu_1119_p3;
reg   [15:0] lhs_8_reg_2327;
wire   [15:0] rhs_8_fu_1161_p3;
reg   [15:0] rhs_8_reg_2333;
wire   [15:0] lhs_9_fu_1203_p3;
reg   [15:0] lhs_9_reg_2339;
wire   [15:0] rhs_9_fu_1245_p3;
reg   [15:0] rhs_9_reg_2345;
wire   [15:0] lhs_10_fu_1287_p3;
reg   [15:0] lhs_10_reg_2351;
wire   [15:0] rhs_10_fu_1329_p3;
reg   [15:0] rhs_10_reg_2357;
wire   [15:0] lhs_11_fu_1371_p3;
reg   [15:0] lhs_11_reg_2363;
wire   [15:0] rhs_11_fu_1413_p3;
reg   [15:0] rhs_11_reg_2369;
wire   [15:0] lhs_12_fu_1455_p3;
reg   [15:0] lhs_12_reg_2375;
wire   [15:0] rhs_12_fu_1497_p3;
reg   [15:0] rhs_12_reg_2381;
wire   [15:0] lhs_13_fu_1539_p3;
reg   [15:0] lhs_13_reg_2387;
wire   [15:0] rhs_13_fu_1575_p3;
reg   [15:0] rhs_13_reg_2393;
wire   [16:0] ret_25_fu_1591_p2;
reg   [16:0] ret_25_reg_2399;
reg   [64:0] tmp_8_reg_2404;
reg   [64:0] tmp_8_reg_2404_pp0_iter1_reg;
reg   [64:0] tmp_8_reg_2404_pp0_iter2_reg;
reg   [64:0] tmp_8_reg_2404_pp0_iter3_reg;
wire   [18:0] ret_44_fu_1993_p2;
reg   [18:0] ret_44_reg_2409;
wire   [18:0] ret_45_fu_2007_p2;
reg   [18:0] ret_45_reg_2414;
wire   [18:0] ret_46_fu_2021_p2;
reg   [18:0] ret_46_reg_2419;
wire   [18:0] ret_47_fu_2035_p2;
reg   [18:0] ret_47_reg_2424;
wire   [15:0] add_ln1525_fu_2077_p2;
reg   [15:0] add_ln1525_reg_2429;
reg   [15:0] add_ln1525_reg_2429_pp0_iter2_reg;
reg   [4:0] p_Result_71_i_reg_2435;
wire   [511:0] p_Result_41_fu_2201_p5;
reg   [511:0] p_Result_41_reg_2441;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] trunc_ln674_fu_365_p1;
wire   [7:0] trunc_ln674_2_fu_387_p1;
wire   [7:0] p_Result_i_fu_377_p4;
wire   [0:0] icmp_ln1057_fu_399_p2;
wire   [15:0] p_Result_s_fu_391_p3;
wire   [7:0] p_Result_15_i_fu_423_p4;
wire   [7:0] p_Result_14_i_fu_413_p4;
wire   [0:0] icmp_ln1057_1_fu_441_p2;
wire   [15:0] p_Result_13_fu_433_p3;
wire   [7:0] p_Result_17_i_fu_465_p4;
wire   [7:0] p_Result_16_i_fu_455_p4;
wire   [2:0] tmp_fu_483_p4;
wire   [0:0] icmp_ln1057_2_fu_493_p2;
wire   [15:0] p_Result_14_fu_475_p3;
wire   [7:0] p_Result_19_i_fu_517_p4;
wire   [7:0] p_Result_18_i_fu_507_p4;
wire   [2:0] tmp_15_fu_535_p4;
wire   [0:0] icmp_ln1057_3_fu_545_p2;
wire   [15:0] p_Result_15_fu_527_p3;
wire   [7:0] p_Result_23_i_fu_575_p4;
wire   [7:0] p_Result_22_i_fu_565_p4;
wire   [1:0] tmp_16_fu_593_p4;
wire   [0:0] icmp_ln1057_5_fu_603_p2;
wire   [15:0] p_Result_17_fu_585_p3;
wire   [7:0] p_Result_25_i_fu_627_p4;
wire   [7:0] p_Result_24_i_fu_617_p4;
wire   [1:0] tmp_17_fu_645_p4;
wire   [0:0] icmp_ln1057_6_fu_655_p2;
wire   [15:0] p_Result_18_fu_637_p3;
wire   [7:0] p_Result_27_i_fu_679_p4;
wire   [7:0] p_Result_26_i_fu_669_p4;
wire   [0:0] icmp_ln1057_7_fu_697_p2;
wire   [15:0] p_Result_19_fu_689_p3;
wire   [7:0] p_Result_29_i_fu_721_p4;
wire   [7:0] p_Result_28_i_fu_711_p4;
wire   [4:0] mul_i_i_i_fu_369_p3;
wire   [0:0] icmp_ln1057_8_fu_739_p2;
wire   [15:0] p_Result_20_fu_731_p3;
wire   [7:0] p_Result_31_i_fu_763_p4;
wire   [7:0] p_Result_30_i_fu_753_p4;
wire   [0:0] icmp_ln1057_9_fu_781_p2;
wire   [15:0] p_Result_21_fu_773_p3;
wire   [7:0] p_Result_33_i_fu_805_p4;
wire   [7:0] p_Result_32_i_fu_795_p4;
wire   [0:0] icmp_ln1057_10_fu_823_p2;
wire   [15:0] p_Result_22_fu_815_p3;
wire   [7:0] p_Result_35_i_fu_847_p4;
wire   [7:0] p_Result_34_i_fu_837_p4;
wire   [0:0] icmp_ln1057_11_fu_865_p2;
wire   [15:0] p_Result_23_fu_857_p3;
wire   [7:0] p_Result_37_i_fu_889_p4;
wire   [7:0] p_Result_36_i_fu_879_p4;
wire   [0:0] icmp_ln1057_12_fu_907_p2;
wire   [15:0] p_Result_24_fu_899_p3;
wire   [7:0] p_Result_39_i_fu_931_p4;
wire   [7:0] p_Result_38_i_fu_921_p4;
wire   [0:0] tmp_18_fu_949_p3;
wire   [15:0] p_Result_25_fu_941_p3;
wire   [7:0] p_Result_41_i_fu_975_p4;
wire   [7:0] p_Result_40_i_fu_965_p4;
wire   [15:0] p_Result_26_fu_985_p3;
wire   [7:0] p_Result_43_i_fu_1011_p4;
wire   [7:0] p_Result_42_i_fu_1001_p4;
wire   [0:0] icmp_ln1057_13_fu_1029_p2;
wire   [15:0] p_Result_27_fu_1021_p3;
wire   [7:0] p_Result_45_i_fu_1053_p4;
wire   [7:0] p_Result_44_i_fu_1043_p4;
wire   [0:0] icmp_ln1057_14_fu_1071_p2;
wire   [15:0] p_Result_28_fu_1063_p3;
wire   [7:0] p_Result_47_i_fu_1095_p4;
wire   [7:0] p_Result_46_i_fu_1085_p4;
wire   [0:0] icmp_ln1057_15_fu_1113_p2;
wire   [15:0] p_Result_29_fu_1105_p3;
wire   [7:0] p_Result_49_i_fu_1137_p4;
wire   [7:0] p_Result_48_i_fu_1127_p4;
wire   [0:0] icmp_ln1057_16_fu_1155_p2;
wire   [15:0] p_Result_30_fu_1147_p3;
wire   [7:0] p_Result_51_i_fu_1179_p4;
wire   [7:0] p_Result_50_i_fu_1169_p4;
wire   [0:0] icmp_ln1057_17_fu_1197_p2;
wire   [15:0] p_Result_31_fu_1189_p3;
wire   [7:0] p_Result_53_i_fu_1221_p4;
wire   [7:0] p_Result_52_i_fu_1211_p4;
wire   [0:0] icmp_ln1057_18_fu_1239_p2;
wire   [15:0] p_Result_32_fu_1231_p3;
wire   [7:0] p_Result_55_i_fu_1263_p4;
wire   [7:0] p_Result_54_i_fu_1253_p4;
wire   [0:0] icmp_ln1057_19_fu_1281_p2;
wire   [15:0] p_Result_33_fu_1273_p3;
wire   [7:0] p_Result_57_i_fu_1305_p4;
wire   [7:0] p_Result_56_i_fu_1295_p4;
wire   [0:0] icmp_ln1057_20_fu_1323_p2;
wire   [15:0] p_Result_34_fu_1315_p3;
wire   [7:0] p_Result_59_i_fu_1347_p4;
wire   [7:0] p_Result_58_i_fu_1337_p4;
wire   [0:0] icmp_ln1057_21_fu_1365_p2;
wire   [15:0] p_Result_35_fu_1357_p3;
wire   [7:0] p_Result_61_i_fu_1389_p4;
wire   [7:0] p_Result_60_i_fu_1379_p4;
wire   [0:0] icmp_ln1057_22_fu_1407_p2;
wire   [15:0] p_Result_36_fu_1399_p3;
wire   [7:0] p_Result_63_i_fu_1431_p4;
wire   [7:0] p_Result_62_i_fu_1421_p4;
wire   [0:0] icmp_ln1057_23_fu_1449_p2;
wire   [15:0] p_Result_37_fu_1441_p3;
wire   [7:0] p_Result_65_i_fu_1473_p4;
wire   [7:0] p_Result_64_i_fu_1463_p4;
wire   [0:0] icmp_ln1057_24_fu_1491_p2;
wire   [15:0] p_Result_38_fu_1483_p3;
wire   [7:0] p_Result_67_i_fu_1515_p4;
wire   [7:0] p_Result_66_i_fu_1505_p4;
wire   [0:0] icmp_ln1057_25_fu_1533_p2;
wire   [15:0] p_Result_39_fu_1525_p3;
wire   [7:0] p_Result_69_i_fu_1557_p4;
wire   [7:0] p_Result_68_i_fu_1547_p4;
wire   [15:0] p_Result_40_fu_1567_p3;
wire   [15:0] lhs_2_fu_609_p3;
wire   [15:0] rhs_2_fu_661_p3;
wire   [16:0] zext_ln225_5_fu_1587_p1;
wire   [16:0] zext_ln225_4_fu_1583_p1;
wire   [7:0] p_Result_21_i_fu_1616_p4;
wire   [7:0] p_Result_20_i_fu_1607_p4;
wire   [15:0] p_Result_16_fu_1625_p3;
wire   [16:0] zext_ln225_1_fu_1643_p1;
wire   [16:0] zext_ln225_fu_1640_p1;
wire   [16:0] zext_ln225_3_fu_1659_p1;
wire   [16:0] zext_ln225_2_fu_1656_p1;
wire   [16:0] zext_ln225_7_fu_1675_p1;
wire   [16:0] zext_ln225_6_fu_1672_p1;
wire   [16:0] zext_ln225_9_fu_1691_p1;
wire   [16:0] zext_ln225_8_fu_1688_p1;
wire   [16:0] zext_ln225_11_fu_1707_p1;
wire   [16:0] zext_ln225_10_fu_1704_p1;
wire   [16:0] zext_ln225_13_fu_1723_p1;
wire   [16:0] zext_ln225_12_fu_1720_p1;
wire   [16:0] zext_ln225_15_fu_1739_p1;
wire   [16:0] zext_ln225_14_fu_1736_p1;
wire   [16:0] zext_ln225_17_fu_1755_p1;
wire   [16:0] zext_ln225_16_fu_1752_p1;
wire   [16:0] zext_ln225_19_fu_1771_p1;
wire   [16:0] zext_ln225_18_fu_1768_p1;
wire   [16:0] zext_ln225_21_fu_1787_p1;
wire   [16:0] zext_ln225_20_fu_1784_p1;
wire   [16:0] zext_ln225_23_fu_1803_p1;
wire   [16:0] zext_ln225_22_fu_1800_p1;
wire   [16:0] zext_ln225_25_fu_1819_p1;
wire   [16:0] zext_ln225_24_fu_1816_p1;
wire   [16:0] zext_ln225_27_fu_1835_p1;
wire   [16:0] zext_ln225_26_fu_1832_p1;
wire   [16:0] ret_24_fu_1666_p2;
wire   [16:0] ret_fu_1650_p2;
wire   [15:0] add_ln1525_3_fu_1662_p2;
wire   [15:0] add_ln1525_1_fu_1646_p2;
wire   [17:0] zext_ln225_28_fu_1848_p1;
wire   [17:0] zext_ln225_29_fu_1852_p1;
wire   [15:0] rhs_15_fu_1633_p3;
wire   [17:0] zext_ln225_30_fu_1868_p1;
wire   [17:0] zext_ln225_31_fu_1871_p1;
wire   [16:0] ret_27_fu_1698_p2;
wire   [16:0] ret_26_fu_1682_p2;
wire   [15:0] add_ln1525_8_fu_1694_p2;
wire   [15:0] add_ln1525_6_fu_1678_p2;
wire   [17:0] zext_ln225_32_fu_1881_p1;
wire   [17:0] zext_ln225_33_fu_1885_p1;
wire   [16:0] ret_29_fu_1730_p2;
wire   [16:0] ret_28_fu_1714_p2;
wire   [15:0] add_ln1525_12_fu_1726_p2;
wire   [15:0] add_ln1525_10_fu_1710_p2;
wire   [17:0] zext_ln225_34_fu_1901_p1;
wire   [17:0] zext_ln225_35_fu_1905_p1;
wire   [16:0] ret_31_fu_1762_p2;
wire   [16:0] ret_30_fu_1746_p2;
wire   [15:0] add_ln1525_18_fu_1758_p2;
wire   [15:0] add_ln1525_15_fu_1742_p2;
wire   [17:0] zext_ln225_36_fu_1921_p1;
wire   [17:0] zext_ln225_37_fu_1925_p1;
wire   [16:0] ret_33_fu_1794_p2;
wire   [16:0] ret_32_fu_1778_p2;
wire   [15:0] add_ln1525_28_fu_1790_p2;
wire   [15:0] add_ln1525_22_fu_1774_p2;
wire   [17:0] zext_ln225_38_fu_1941_p1;
wire   [17:0] zext_ln225_39_fu_1945_p1;
wire   [16:0] ret_35_fu_1826_p2;
wire   [16:0] ret_34_fu_1810_p2;
wire   [15:0] add_ln1525_37_fu_1822_p2;
wire   [15:0] add_ln1525_35_fu_1806_p2;
wire   [17:0] zext_ln225_40_fu_1961_p1;
wire   [17:0] zext_ln225_41_fu_1965_p1;
wire   [17:0] ret_38_fu_1875_p2;
wire   [17:0] ret_37_fu_1862_p2;
wire   [18:0] zext_ln225_42_fu_1981_p1;
wire   [18:0] zext_ln225_43_fu_1985_p1;
wire   [17:0] ret_40_fu_1915_p2;
wire   [17:0] ret_39_fu_1895_p2;
wire   [18:0] zext_ln225_44_fu_1999_p1;
wire   [18:0] zext_ln225_45_fu_2003_p1;
wire   [17:0] ret_42_fu_1955_p2;
wire   [17:0] ret_41_fu_1935_p2;
wire   [18:0] zext_ln225_46_fu_2013_p1;
wire   [18:0] zext_ln225_47_fu_2017_p1;
wire   [16:0] ret_36_fu_1842_p2;
wire   [17:0] ret_43_fu_1975_p2;
wire   [18:0] zext_ln225_49_fu_2031_p1;
wire   [18:0] zext_ln225_48_fu_2027_p1;
wire   [15:0] trunc_ln1525_fu_1989_p1;
wire   [15:0] add_ln1525_16_fu_1856_p2;
wire   [15:0] add_ln1525_21_fu_1909_p2;
wire   [15:0] add_ln1525_19_fu_1889_p2;
wire   [15:0] add_ln1525_25_fu_1949_p2;
wire   [15:0] add_ln1525_23_fu_1929_p2;
wire   [15:0] add_ln1525_31_fu_1969_p2;
wire   [15:0] add_ln1525_14_fu_1838_p2;
wire   [15:0] add_ln1525_30_fu_2059_p2;
wire   [15:0] add_ln1525_29_fu_2053_p2;
wire   [15:0] add_ln1525_26_fu_2041_p2;
wire   [15:0] add_ln1525_27_fu_2047_p2;
wire   [15:0] add_ln1525_33_fu_2071_p2;
wire   [15:0] add_ln1525_32_fu_2065_p2;
wire   [19:0] zext_ln225_50_fu_2083_p1;
wire   [19:0] zext_ln225_51_fu_2086_p1;
wire   [19:0] zext_ln225_52_fu_2095_p1;
wire   [19:0] zext_ln225_53_fu_2098_p1;
wire   [19:0] ret_49_fu_2101_p2;
wire   [19:0] ret_48_fu_2089_p2;
wire   [20:0] zext_ln225_54_fu_2107_p1;
wire   [20:0] zext_ln225_55_fu_2111_p1;
wire   [20:0] ret_50_fu_2115_p2;
wire   [16:0] zext_ln217_fu_2131_p1;
wire   [16:0] zext_ln217_1_fu_2134_p1;
wire   [16:0] p_Val2_30_fu_2140_p2;
wire   [0:0] tmp_19_fu_2146_p3;
wire   [5:0] zext_ln217_2_fu_2137_p1;
wire   [5:0] zext_ln217_3_fu_2154_p1;
wire   [5:0] add_ln217_fu_2158_p2;
wire   [15:0] zext_ln217_4_fu_2164_p1;
wire   [15:0] p_Val2_31_fu_2168_p2;
wire   [15:0] p_Val2_32_fu_2173_p2;
wire   [7:0] trunc_ln674_3_fu_2179_p1;
wire   [7:0] p_Result_74_i_fu_2183_p4;
wire   [15:0] tmp_41_i_fu_2193_p3;
wire   [576:0] tmp_9_fu_2212_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1525_reg_2429 <= add_ln1525_fu_2077_p2;
        ret_44_reg_2409 <= ret_44_fu_1993_p2;
        ret_45_reg_2414 <= ret_45_fu_2007_p2;
        ret_46_reg_2419 <= ret_46_fu_2021_p2;
        ret_47_reg_2424 <= ret_47_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1525_reg_2429_pp0_iter2_reg <= add_ln1525_reg_2429;
        currWord_data_V_1_reg_2233_pp0_iter2_reg <= currWord_data_V_1_reg_2233_pp0_iter1_reg;
        tmp_8_reg_2404_pp0_iter2_reg <= tmp_8_reg_2404_pp0_iter1_reg;
        tmp_8_reg_2404_pp0_iter3_reg <= tmp_8_reg_2404_pp0_iter2_reg;
        tmp_i_reg_2223_pp0_iter2_reg <= tmp_i_reg_2223_pp0_iter1_reg;
        tmp_i_reg_2223_pp0_iter3_reg <= tmp_i_reg_2223_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_data_V_1_reg_2233 <= currWord_data_V_1_fu_361_p1;
        icmp_ln1057_4_reg_2262 <= icmp_ln1057_4_fu_559_p2;
        ip_header_out_read_reg_2227 <= ip_header_out_dout;
        lhs_10_reg_2351 <= lhs_10_fu_1287_p3;
        lhs_11_reg_2363 <= lhs_11_fu_1371_p3;
        lhs_12_reg_2375 <= lhs_12_fu_1455_p3;
        lhs_13_reg_2387 <= lhs_13_fu_1539_p3;
        lhs_1_reg_2250 <= lhs_1_fu_499_p3;
        lhs_3_reg_2267 <= lhs_3_fu_703_p3;
        lhs_4_reg_2279 <= lhs_4_fu_787_p3;
        lhs_5_reg_2291 <= lhs_5_fu_871_p3;
        lhs_6_reg_2303 <= lhs_6_fu_957_p3;
        lhs_7_reg_2315 <= lhs_7_fu_1035_p3;
        lhs_8_reg_2327 <= lhs_8_fu_1119_p3;
        lhs_9_reg_2339 <= lhs_9_fu_1203_p3;
        lhs_reg_2238 <= lhs_fu_405_p3;
        ret_25_reg_2399 <= ret_25_fu_1591_p2;
        rhs_10_reg_2357 <= rhs_10_fu_1329_p3;
        rhs_11_reg_2369 <= rhs_11_fu_1413_p3;
        rhs_12_reg_2381 <= rhs_12_fu_1497_p3;
        rhs_13_reg_2393 <= rhs_13_fu_1575_p3;
        rhs_1_reg_2256 <= rhs_1_fu_551_p3;
        rhs_3_reg_2273 <= rhs_3_fu_745_p3;
        rhs_4_reg_2285 <= rhs_4_fu_829_p3;
        rhs_5_reg_2297 <= rhs_5_fu_913_p3;
        rhs_6_reg_2309 <= rhs_6_fu_993_p3;
        rhs_7_reg_2321 <= rhs_7_fu_1077_p3;
        rhs_8_reg_2333 <= rhs_8_fu_1161_p3;
        rhs_9_reg_2345 <= rhs_9_fu_1245_p3;
        rhs_reg_2244 <= rhs_fu_447_p3;
        tmp_8_reg_2404 <= {{ip_header_out_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_data_V_1_reg_2233_pp0_iter1_reg <= currWord_data_V_1_reg_2233;
        tmp_8_reg_2404_pp0_iter1_reg <= tmp_8_reg_2404;
        tmp_i_reg_2223 <= tmp_i_nbreadreq_fu_340_p3;
        tmp_i_reg_2223_pp0_iter1_reg <= tmp_i_reg_2223;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2223_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_41_reg_2441 <= p_Result_41_fu_2201_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2223_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_71_i_reg_2435 <= {{ret_50_fu_2115_p2[20:16]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ip_header_checksum_blk_n = ip_header_checksum_full_n;
    end else begin
        ip_header_checksum_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ip_header_checksum_write = 1'b1;
    end else begin
        ip_header_checksum_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_blk_n = ip_header_out_empty_n;
    end else begin
        ip_header_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_read = 1'b1;
    end else begin
        ip_header_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1525_10_fu_1710_p2 = (rhs_5_reg_2297 + lhs_5_reg_2291);

assign add_ln1525_12_fu_1726_p2 = (rhs_6_reg_2309 + lhs_6_reg_2303);

assign add_ln1525_14_fu_1838_p2 = (rhs_13_reg_2393 + lhs_13_reg_2387);

assign add_ln1525_15_fu_1742_p2 = (rhs_7_reg_2321 + lhs_7_reg_2315);

assign add_ln1525_16_fu_1856_p2 = (add_ln1525_3_fu_1662_p2 + add_ln1525_1_fu_1646_p2);

assign add_ln1525_18_fu_1758_p2 = (rhs_8_reg_2333 + lhs_8_reg_2327);

assign add_ln1525_19_fu_1889_p2 = (add_ln1525_8_fu_1694_p2 + add_ln1525_6_fu_1678_p2);

assign add_ln1525_1_fu_1646_p2 = (rhs_reg_2244 + lhs_reg_2238);

assign add_ln1525_21_fu_1909_p2 = (add_ln1525_12_fu_1726_p2 + add_ln1525_10_fu_1710_p2);

assign add_ln1525_22_fu_1774_p2 = (rhs_9_reg_2345 + lhs_9_reg_2339);

assign add_ln1525_23_fu_1929_p2 = (add_ln1525_18_fu_1758_p2 + add_ln1525_15_fu_1742_p2);

assign add_ln1525_25_fu_1949_p2 = (add_ln1525_28_fu_1790_p2 + add_ln1525_22_fu_1774_p2);

assign add_ln1525_26_fu_2041_p2 = (trunc_ln1525_fu_1989_p1 + add_ln1525_16_fu_1856_p2);

assign add_ln1525_27_fu_2047_p2 = (add_ln1525_21_fu_1909_p2 + add_ln1525_19_fu_1889_p2);

assign add_ln1525_28_fu_1790_p2 = (rhs_10_reg_2357 + lhs_10_reg_2351);

assign add_ln1525_29_fu_2053_p2 = (add_ln1525_25_fu_1949_p2 + add_ln1525_23_fu_1929_p2);

assign add_ln1525_30_fu_2059_p2 = (add_ln1525_31_fu_1969_p2 + add_ln1525_14_fu_1838_p2);

assign add_ln1525_31_fu_1969_p2 = (add_ln1525_37_fu_1822_p2 + add_ln1525_35_fu_1806_p2);

assign add_ln1525_32_fu_2065_p2 = (add_ln1525_30_fu_2059_p2 + add_ln1525_29_fu_2053_p2);

assign add_ln1525_33_fu_2071_p2 = (add_ln1525_26_fu_2041_p2 + add_ln1525_27_fu_2047_p2);

assign add_ln1525_35_fu_1806_p2 = (rhs_11_reg_2369 + lhs_11_reg_2363);

assign add_ln1525_37_fu_1822_p2 = (rhs_12_reg_2381 + lhs_12_reg_2375);

assign add_ln1525_3_fu_1662_p2 = (rhs_1_reg_2256 + lhs_1_reg_2250);

assign add_ln1525_6_fu_1678_p2 = (rhs_3_reg_2273 + lhs_3_reg_2267);

assign add_ln1525_8_fu_1694_p2 = (rhs_4_reg_2285 + lhs_4_reg_2279);

assign add_ln1525_fu_2077_p2 = (add_ln1525_33_fu_2071_p2 + add_ln1525_32_fu_2065_p2);

assign add_ln217_fu_2158_p2 = (zext_ln217_2_fu_2137_p1 + zext_ln217_3_fu_2154_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_i_reg_2223_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign currWord_data_V_1_fu_361_p1 = ip_header_out_dout[511:0];

assign icmp_ln1057_10_fu_823_p2 = ((mul_i_i_i_fu_369_p3 > 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln1057_11_fu_865_p2 = ((trunc_ln674_fu_365_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln1057_12_fu_907_p2 = ((mul_i_i_i_fu_369_p3 > 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln1057_13_fu_1029_p2 = ((trunc_ln674_fu_365_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1057_14_fu_1071_p2 = ((mul_i_i_i_fu_369_p3 > 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln1057_15_fu_1113_p2 = ((trunc_ln674_fu_365_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln1057_16_fu_1155_p2 = ((mul_i_i_i_fu_369_p3 > 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln1057_17_fu_1197_p2 = ((trunc_ln674_fu_365_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1057_18_fu_1239_p2 = ((mul_i_i_i_fu_369_p3 > 5'd21) ? 1'b1 : 1'b0);

assign icmp_ln1057_19_fu_1281_p2 = ((trunc_ln674_fu_365_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln1057_1_fu_441_p2 = ((trunc_ln674_fu_365_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_20_fu_1323_p2 = ((mul_i_i_i_fu_369_p3 > 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln1057_21_fu_1365_p2 = ((trunc_ln674_fu_365_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1057_22_fu_1407_p2 = ((mul_i_i_i_fu_369_p3 > 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln1057_23_fu_1449_p2 = ((trunc_ln674_fu_365_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1057_24_fu_1491_p2 = ((mul_i_i_i_fu_369_p3 > 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln1057_25_fu_1533_p2 = ((trunc_ln674_fu_365_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1057_2_fu_493_p2 = ((tmp_fu_483_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_3_fu_545_p2 = ((tmp_15_fu_535_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_4_fu_559_p2 = ((trunc_ln674_fu_365_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_603_p2 = ((tmp_16_fu_593_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_6_fu_655_p2 = ((tmp_17_fu_645_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_7_fu_697_p2 = ((trunc_ln674_fu_365_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1057_8_fu_739_p2 = ((mul_i_i_i_fu_369_p3 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln1057_9_fu_781_p2 = ((trunc_ln674_fu_365_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_399_p2 = ((trunc_ln674_fu_365_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ip_header_checksum_din = tmp_9_fu_2212_p3;

assign lhs_10_fu_1287_p3 = ((icmp_ln1057_19_fu_1281_p2[0:0] == 1'b1) ? p_Result_33_fu_1273_p3 : 16'd0);

assign lhs_11_fu_1371_p3 = ((icmp_ln1057_21_fu_1365_p2[0:0] == 1'b1) ? p_Result_35_fu_1357_p3 : 16'd0);

assign lhs_12_fu_1455_p3 = ((icmp_ln1057_23_fu_1449_p2[0:0] == 1'b1) ? p_Result_37_fu_1441_p3 : 16'd0);

assign lhs_13_fu_1539_p3 = ((icmp_ln1057_25_fu_1533_p2[0:0] == 1'b1) ? p_Result_39_fu_1525_p3 : 16'd0);

assign lhs_1_fu_499_p3 = ((icmp_ln1057_2_fu_493_p2[0:0] == 1'b1) ? p_Result_14_fu_475_p3 : 16'd0);

assign lhs_2_fu_609_p3 = ((icmp_ln1057_5_fu_603_p2[0:0] == 1'b1) ? p_Result_17_fu_585_p3 : 16'd0);

assign lhs_3_fu_703_p3 = ((icmp_ln1057_7_fu_697_p2[0:0] == 1'b1) ? p_Result_19_fu_689_p3 : 16'd0);

assign lhs_4_fu_787_p3 = ((icmp_ln1057_9_fu_781_p2[0:0] == 1'b1) ? p_Result_21_fu_773_p3 : 16'd0);

assign lhs_5_fu_871_p3 = ((icmp_ln1057_11_fu_865_p2[0:0] == 1'b1) ? p_Result_23_fu_857_p3 : 16'd0);

assign lhs_6_fu_957_p3 = ((tmp_18_fu_949_p3[0:0] == 1'b1) ? p_Result_25_fu_941_p3 : 16'd0);

assign lhs_7_fu_1035_p3 = ((icmp_ln1057_13_fu_1029_p2[0:0] == 1'b1) ? p_Result_27_fu_1021_p3 : 16'd0);

assign lhs_8_fu_1119_p3 = ((icmp_ln1057_15_fu_1113_p2[0:0] == 1'b1) ? p_Result_29_fu_1105_p3 : 16'd0);

assign lhs_9_fu_1203_p3 = ((icmp_ln1057_17_fu_1197_p2[0:0] == 1'b1) ? p_Result_31_fu_1189_p3 : 16'd0);

assign lhs_fu_405_p3 = ((icmp_ln1057_fu_399_p2[0:0] == 1'b1) ? p_Result_s_fu_391_p3 : 16'd0);

assign mul_i_i_i_fu_369_p3 = {{trunc_ln674_fu_365_p1}, {1'd0}};

assign p_Result_13_fu_433_p3 = {{p_Result_15_i_fu_423_p4}, {p_Result_14_i_fu_413_p4}};

assign p_Result_14_fu_475_p3 = {{p_Result_17_i_fu_465_p4}, {p_Result_16_i_fu_455_p4}};

assign p_Result_14_i_fu_413_p4 = {{ip_header_out_dout[31:24]}};

assign p_Result_15_fu_527_p3 = {{p_Result_19_i_fu_517_p4}, {p_Result_18_i_fu_507_p4}};

assign p_Result_15_i_fu_423_p4 = {{ip_header_out_dout[23:16]}};

assign p_Result_16_fu_1625_p3 = {{p_Result_21_i_fu_1616_p4}, {p_Result_20_i_fu_1607_p4}};

assign p_Result_16_i_fu_455_p4 = {{ip_header_out_dout[47:40]}};

assign p_Result_17_fu_585_p3 = {{p_Result_23_i_fu_575_p4}, {p_Result_22_i_fu_565_p4}};

assign p_Result_17_i_fu_465_p4 = {{ip_header_out_dout[39:32]}};

assign p_Result_18_fu_637_p3 = {{p_Result_25_i_fu_627_p4}, {p_Result_24_i_fu_617_p4}};

assign p_Result_18_i_fu_507_p4 = {{ip_header_out_dout[63:56]}};

assign p_Result_19_fu_689_p3 = {{p_Result_27_i_fu_679_p4}, {p_Result_26_i_fu_669_p4}};

assign p_Result_19_i_fu_517_p4 = {{ip_header_out_dout[55:48]}};

assign p_Result_20_fu_731_p3 = {{p_Result_29_i_fu_721_p4}, {p_Result_28_i_fu_711_p4}};

assign p_Result_20_i_fu_1607_p4 = {{ip_header_out_read_reg_2227[79:72]}};

assign p_Result_21_fu_773_p3 = {{p_Result_31_i_fu_763_p4}, {p_Result_30_i_fu_753_p4}};

assign p_Result_21_i_fu_1616_p4 = {{ip_header_out_read_reg_2227[71:64]}};

assign p_Result_22_fu_815_p3 = {{p_Result_33_i_fu_805_p4}, {p_Result_32_i_fu_795_p4}};

assign p_Result_22_i_fu_565_p4 = {{ip_header_out_dout[111:104]}};

assign p_Result_23_fu_857_p3 = {{p_Result_35_i_fu_847_p4}, {p_Result_34_i_fu_837_p4}};

assign p_Result_23_i_fu_575_p4 = {{ip_header_out_dout[103:96]}};

assign p_Result_24_fu_899_p3 = {{p_Result_37_i_fu_889_p4}, {p_Result_36_i_fu_879_p4}};

assign p_Result_24_i_fu_617_p4 = {{ip_header_out_dout[127:120]}};

assign p_Result_25_fu_941_p3 = {{p_Result_39_i_fu_931_p4}, {p_Result_38_i_fu_921_p4}};

assign p_Result_25_i_fu_627_p4 = {{ip_header_out_dout[119:112]}};

assign p_Result_26_fu_985_p3 = {{p_Result_41_i_fu_975_p4}, {p_Result_40_i_fu_965_p4}};

assign p_Result_26_i_fu_669_p4 = {{ip_header_out_dout[143:136]}};

assign p_Result_27_fu_1021_p3 = {{p_Result_43_i_fu_1011_p4}, {p_Result_42_i_fu_1001_p4}};

assign p_Result_27_i_fu_679_p4 = {{ip_header_out_dout[135:128]}};

assign p_Result_28_fu_1063_p3 = {{p_Result_45_i_fu_1053_p4}, {p_Result_44_i_fu_1043_p4}};

assign p_Result_28_i_fu_711_p4 = {{ip_header_out_dout[159:152]}};

assign p_Result_29_fu_1105_p3 = {{p_Result_47_i_fu_1095_p4}, {p_Result_46_i_fu_1085_p4}};

assign p_Result_29_i_fu_721_p4 = {{ip_header_out_dout[151:144]}};

assign p_Result_30_fu_1147_p3 = {{p_Result_49_i_fu_1137_p4}, {p_Result_48_i_fu_1127_p4}};

assign p_Result_30_i_fu_753_p4 = {{ip_header_out_dout[175:168]}};

assign p_Result_31_fu_1189_p3 = {{p_Result_51_i_fu_1179_p4}, {p_Result_50_i_fu_1169_p4}};

assign p_Result_31_i_fu_763_p4 = {{ip_header_out_dout[167:160]}};

assign p_Result_32_fu_1231_p3 = {{p_Result_53_i_fu_1221_p4}, {p_Result_52_i_fu_1211_p4}};

assign p_Result_32_i_fu_795_p4 = {{ip_header_out_dout[191:184]}};

assign p_Result_33_fu_1273_p3 = {{p_Result_55_i_fu_1263_p4}, {p_Result_54_i_fu_1253_p4}};

assign p_Result_33_i_fu_805_p4 = {{ip_header_out_dout[183:176]}};

assign p_Result_34_fu_1315_p3 = {{p_Result_57_i_fu_1305_p4}, {p_Result_56_i_fu_1295_p4}};

assign p_Result_34_i_fu_837_p4 = {{ip_header_out_dout[207:200]}};

assign p_Result_35_fu_1357_p3 = {{p_Result_59_i_fu_1347_p4}, {p_Result_58_i_fu_1337_p4}};

assign p_Result_35_i_fu_847_p4 = {{ip_header_out_dout[199:192]}};

assign p_Result_36_fu_1399_p3 = {{p_Result_61_i_fu_1389_p4}, {p_Result_60_i_fu_1379_p4}};

assign p_Result_36_i_fu_879_p4 = {{ip_header_out_dout[223:216]}};

assign p_Result_37_fu_1441_p3 = {{p_Result_63_i_fu_1431_p4}, {p_Result_62_i_fu_1421_p4}};

assign p_Result_37_i_fu_889_p4 = {{ip_header_out_dout[215:208]}};

assign p_Result_38_fu_1483_p3 = {{p_Result_65_i_fu_1473_p4}, {p_Result_64_i_fu_1463_p4}};

assign p_Result_38_i_fu_921_p4 = {{ip_header_out_dout[239:232]}};

assign p_Result_39_fu_1525_p3 = {{p_Result_67_i_fu_1515_p4}, {p_Result_66_i_fu_1505_p4}};

assign p_Result_39_i_fu_931_p4 = {{ip_header_out_dout[231:224]}};

assign p_Result_40_fu_1567_p3 = {{p_Result_69_i_fu_1557_p4}, {p_Result_68_i_fu_1547_p4}};

assign p_Result_40_i_fu_965_p4 = {{ip_header_out_dout[255:248]}};

assign p_Result_41_fu_2201_p5 = {{currWord_data_V_1_reg_2233_pp0_iter2_reg[511:96]}, {tmp_41_i_fu_2193_p3}, {currWord_data_V_1_reg_2233_pp0_iter2_reg[79:0]}};

assign p_Result_41_i_fu_975_p4 = {{ip_header_out_dout[247:240]}};

assign p_Result_42_i_fu_1001_p4 = {{ip_header_out_dout[271:264]}};

assign p_Result_43_i_fu_1011_p4 = {{ip_header_out_dout[263:256]}};

assign p_Result_44_i_fu_1043_p4 = {{ip_header_out_dout[287:280]}};

assign p_Result_45_i_fu_1053_p4 = {{ip_header_out_dout[279:272]}};

assign p_Result_46_i_fu_1085_p4 = {{ip_header_out_dout[303:296]}};

assign p_Result_47_i_fu_1095_p4 = {{ip_header_out_dout[295:288]}};

assign p_Result_48_i_fu_1127_p4 = {{ip_header_out_dout[319:312]}};

assign p_Result_49_i_fu_1137_p4 = {{ip_header_out_dout[311:304]}};

assign p_Result_50_i_fu_1169_p4 = {{ip_header_out_dout[335:328]}};

assign p_Result_51_i_fu_1179_p4 = {{ip_header_out_dout[327:320]}};

assign p_Result_52_i_fu_1211_p4 = {{ip_header_out_dout[351:344]}};

assign p_Result_53_i_fu_1221_p4 = {{ip_header_out_dout[343:336]}};

assign p_Result_54_i_fu_1253_p4 = {{ip_header_out_dout[367:360]}};

assign p_Result_55_i_fu_1263_p4 = {{ip_header_out_dout[359:352]}};

assign p_Result_56_i_fu_1295_p4 = {{ip_header_out_dout[383:376]}};

assign p_Result_57_i_fu_1305_p4 = {{ip_header_out_dout[375:368]}};

assign p_Result_58_i_fu_1337_p4 = {{ip_header_out_dout[399:392]}};

assign p_Result_59_i_fu_1347_p4 = {{ip_header_out_dout[391:384]}};

assign p_Result_60_i_fu_1379_p4 = {{ip_header_out_dout[415:408]}};

assign p_Result_61_i_fu_1389_p4 = {{ip_header_out_dout[407:400]}};

assign p_Result_62_i_fu_1421_p4 = {{ip_header_out_dout[431:424]}};

assign p_Result_63_i_fu_1431_p4 = {{ip_header_out_dout[423:416]}};

assign p_Result_64_i_fu_1463_p4 = {{ip_header_out_dout[447:440]}};

assign p_Result_65_i_fu_1473_p4 = {{ip_header_out_dout[439:432]}};

assign p_Result_66_i_fu_1505_p4 = {{ip_header_out_dout[463:456]}};

assign p_Result_67_i_fu_1515_p4 = {{ip_header_out_dout[455:448]}};

assign p_Result_68_i_fu_1547_p4 = {{ip_header_out_dout[479:472]}};

assign p_Result_69_i_fu_1557_p4 = {{ip_header_out_dout[471:464]}};

assign p_Result_74_i_fu_2183_p4 = {{p_Val2_32_fu_2173_p2[15:8]}};

assign p_Result_i_fu_377_p4 = {{ip_header_out_dout[15:8]}};

assign p_Result_s_fu_391_p3 = {{trunc_ln674_2_fu_387_p1}, {p_Result_i_fu_377_p4}};

assign p_Val2_30_fu_2140_p2 = (zext_ln217_fu_2131_p1 + zext_ln217_1_fu_2134_p1);

assign p_Val2_31_fu_2168_p2 = (zext_ln217_4_fu_2164_p1 + add_ln1525_reg_2429_pp0_iter2_reg);

assign p_Val2_32_fu_2173_p2 = (p_Val2_31_fu_2168_p2 ^ 16'd65535);

assign ret_24_fu_1666_p2 = (zext_ln225_3_fu_1659_p1 + zext_ln225_2_fu_1656_p1);

assign ret_25_fu_1591_p2 = (zext_ln225_5_fu_1587_p1 + zext_ln225_4_fu_1583_p1);

assign ret_26_fu_1682_p2 = (zext_ln225_7_fu_1675_p1 + zext_ln225_6_fu_1672_p1);

assign ret_27_fu_1698_p2 = (zext_ln225_9_fu_1691_p1 + zext_ln225_8_fu_1688_p1);

assign ret_28_fu_1714_p2 = (zext_ln225_11_fu_1707_p1 + zext_ln225_10_fu_1704_p1);

assign ret_29_fu_1730_p2 = (zext_ln225_13_fu_1723_p1 + zext_ln225_12_fu_1720_p1);

assign ret_30_fu_1746_p2 = (zext_ln225_15_fu_1739_p1 + zext_ln225_14_fu_1736_p1);

assign ret_31_fu_1762_p2 = (zext_ln225_17_fu_1755_p1 + zext_ln225_16_fu_1752_p1);

assign ret_32_fu_1778_p2 = (zext_ln225_19_fu_1771_p1 + zext_ln225_18_fu_1768_p1);

assign ret_33_fu_1794_p2 = (zext_ln225_21_fu_1787_p1 + zext_ln225_20_fu_1784_p1);

assign ret_34_fu_1810_p2 = (zext_ln225_23_fu_1803_p1 + zext_ln225_22_fu_1800_p1);

assign ret_35_fu_1826_p2 = (zext_ln225_25_fu_1819_p1 + zext_ln225_24_fu_1816_p1);

assign ret_36_fu_1842_p2 = (zext_ln225_27_fu_1835_p1 + zext_ln225_26_fu_1832_p1);

assign ret_37_fu_1862_p2 = (zext_ln225_28_fu_1848_p1 + zext_ln225_29_fu_1852_p1);

assign ret_38_fu_1875_p2 = (zext_ln225_30_fu_1868_p1 + zext_ln225_31_fu_1871_p1);

assign ret_39_fu_1895_p2 = (zext_ln225_32_fu_1881_p1 + zext_ln225_33_fu_1885_p1);

assign ret_40_fu_1915_p2 = (zext_ln225_34_fu_1901_p1 + zext_ln225_35_fu_1905_p1);

assign ret_41_fu_1935_p2 = (zext_ln225_36_fu_1921_p1 + zext_ln225_37_fu_1925_p1);

assign ret_42_fu_1955_p2 = (zext_ln225_38_fu_1941_p1 + zext_ln225_39_fu_1945_p1);

assign ret_43_fu_1975_p2 = (zext_ln225_40_fu_1961_p1 + zext_ln225_41_fu_1965_p1);

assign ret_44_fu_1993_p2 = (zext_ln225_42_fu_1981_p1 + zext_ln225_43_fu_1985_p1);

assign ret_45_fu_2007_p2 = (zext_ln225_44_fu_1999_p1 + zext_ln225_45_fu_2003_p1);

assign ret_46_fu_2021_p2 = (zext_ln225_46_fu_2013_p1 + zext_ln225_47_fu_2017_p1);

assign ret_47_fu_2035_p2 = (zext_ln225_49_fu_2031_p1 + zext_ln225_48_fu_2027_p1);

assign ret_48_fu_2089_p2 = (zext_ln225_50_fu_2083_p1 + zext_ln225_51_fu_2086_p1);

assign ret_49_fu_2101_p2 = (zext_ln225_52_fu_2095_p1 + zext_ln225_53_fu_2098_p1);

assign ret_50_fu_2115_p2 = (zext_ln225_54_fu_2107_p1 + zext_ln225_55_fu_2111_p1);

assign ret_fu_1650_p2 = (zext_ln225_1_fu_1643_p1 + zext_ln225_fu_1640_p1);

assign rhs_10_fu_1329_p3 = ((icmp_ln1057_20_fu_1323_p2[0:0] == 1'b1) ? p_Result_34_fu_1315_p3 : 16'd0);

assign rhs_11_fu_1413_p3 = ((icmp_ln1057_22_fu_1407_p2[0:0] == 1'b1) ? p_Result_36_fu_1399_p3 : 16'd0);

assign rhs_12_fu_1497_p3 = ((icmp_ln1057_24_fu_1491_p2[0:0] == 1'b1) ? p_Result_38_fu_1483_p3 : 16'd0);

assign rhs_13_fu_1575_p3 = ((icmp_ln1057_25_fu_1533_p2[0:0] == 1'b1) ? p_Result_40_fu_1567_p3 : 16'd0);

assign rhs_15_fu_1633_p3 = ((icmp_ln1057_4_reg_2262[0:0] == 1'b1) ? p_Result_16_fu_1625_p3 : 16'd0);

assign rhs_1_fu_551_p3 = ((icmp_ln1057_3_fu_545_p2[0:0] == 1'b1) ? p_Result_15_fu_527_p3 : 16'd0);

assign rhs_2_fu_661_p3 = ((icmp_ln1057_6_fu_655_p2[0:0] == 1'b1) ? p_Result_18_fu_637_p3 : 16'd0);

assign rhs_3_fu_745_p3 = ((icmp_ln1057_8_fu_739_p2[0:0] == 1'b1) ? p_Result_20_fu_731_p3 : 16'd0);

assign rhs_4_fu_829_p3 = ((icmp_ln1057_10_fu_823_p2[0:0] == 1'b1) ? p_Result_22_fu_815_p3 : 16'd0);

assign rhs_5_fu_913_p3 = ((icmp_ln1057_12_fu_907_p2[0:0] == 1'b1) ? p_Result_24_fu_899_p3 : 16'd0);

assign rhs_6_fu_993_p3 = ((tmp_18_fu_949_p3[0:0] == 1'b1) ? p_Result_26_fu_985_p3 : 16'd0);

assign rhs_7_fu_1077_p3 = ((icmp_ln1057_14_fu_1071_p2[0:0] == 1'b1) ? p_Result_28_fu_1063_p3 : 16'd0);

assign rhs_8_fu_1161_p3 = ((icmp_ln1057_16_fu_1155_p2[0:0] == 1'b1) ? p_Result_30_fu_1147_p3 : 16'd0);

assign rhs_9_fu_1245_p3 = ((icmp_ln1057_18_fu_1239_p2[0:0] == 1'b1) ? p_Result_32_fu_1231_p3 : 16'd0);

assign rhs_fu_447_p3 = ((icmp_ln1057_1_fu_441_p2[0:0] == 1'b1) ? p_Result_13_fu_433_p3 : 16'd0);

assign tmp_15_fu_535_p4 = {{ip_header_out_dout[3:1]}};

assign tmp_16_fu_593_p4 = {{ip_header_out_dout[3:2]}};

assign tmp_17_fu_645_p4 = {{ip_header_out_dout[3:2]}};

assign tmp_18_fu_949_p3 = ip_header_out_dout[32'd3];

assign tmp_19_fu_2146_p3 = p_Val2_30_fu_2140_p2[32'd16];

assign tmp_41_i_fu_2193_p3 = {{trunc_ln674_3_fu_2179_p1}, {p_Result_74_i_fu_2183_p4}};

assign tmp_9_fu_2212_p3 = {{tmp_8_reg_2404_pp0_iter3_reg}, {p_Result_41_reg_2441}};

assign tmp_fu_483_p4 = {{ip_header_out_dout[3:1]}};

assign tmp_i_nbreadreq_fu_340_p3 = ip_header_out_empty_n;

assign trunc_ln1525_fu_1989_p1 = ret_38_fu_1875_p2[15:0];

assign trunc_ln674_2_fu_387_p1 = ip_header_out_dout[7:0];

assign trunc_ln674_3_fu_2179_p1 = p_Val2_32_fu_2173_p2[7:0];

assign trunc_ln674_fu_365_p1 = ip_header_out_dout[3:0];

assign zext_ln217_1_fu_2134_p1 = p_Result_71_i_reg_2435;

assign zext_ln217_2_fu_2137_p1 = p_Result_71_i_reg_2435;

assign zext_ln217_3_fu_2154_p1 = tmp_19_fu_2146_p3;

assign zext_ln217_4_fu_2164_p1 = add_ln217_fu_2158_p2;

assign zext_ln217_fu_2131_p1 = add_ln1525_reg_2429_pp0_iter2_reg;

assign zext_ln225_10_fu_1704_p1 = lhs_5_reg_2291;

assign zext_ln225_11_fu_1707_p1 = rhs_5_reg_2297;

assign zext_ln225_12_fu_1720_p1 = lhs_6_reg_2303;

assign zext_ln225_13_fu_1723_p1 = rhs_6_reg_2309;

assign zext_ln225_14_fu_1736_p1 = lhs_7_reg_2315;

assign zext_ln225_15_fu_1739_p1 = rhs_7_reg_2321;

assign zext_ln225_16_fu_1752_p1 = lhs_8_reg_2327;

assign zext_ln225_17_fu_1755_p1 = rhs_8_reg_2333;

assign zext_ln225_18_fu_1768_p1 = lhs_9_reg_2339;

assign zext_ln225_19_fu_1771_p1 = rhs_9_reg_2345;

assign zext_ln225_1_fu_1643_p1 = rhs_reg_2244;

assign zext_ln225_20_fu_1784_p1 = lhs_10_reg_2351;

assign zext_ln225_21_fu_1787_p1 = rhs_10_reg_2357;

assign zext_ln225_22_fu_1800_p1 = lhs_11_reg_2363;

assign zext_ln225_23_fu_1803_p1 = rhs_11_reg_2369;

assign zext_ln225_24_fu_1816_p1 = lhs_12_reg_2375;

assign zext_ln225_25_fu_1819_p1 = rhs_12_reg_2381;

assign zext_ln225_26_fu_1832_p1 = lhs_13_reg_2387;

assign zext_ln225_27_fu_1835_p1 = rhs_13_reg_2393;

assign zext_ln225_28_fu_1848_p1 = ret_24_fu_1666_p2;

assign zext_ln225_29_fu_1852_p1 = ret_fu_1650_p2;

assign zext_ln225_2_fu_1656_p1 = lhs_1_reg_2250;

assign zext_ln225_30_fu_1868_p1 = ret_25_reg_2399;

assign zext_ln225_31_fu_1871_p1 = rhs_15_fu_1633_p3;

assign zext_ln225_32_fu_1881_p1 = ret_27_fu_1698_p2;

assign zext_ln225_33_fu_1885_p1 = ret_26_fu_1682_p2;

assign zext_ln225_34_fu_1901_p1 = ret_29_fu_1730_p2;

assign zext_ln225_35_fu_1905_p1 = ret_28_fu_1714_p2;

assign zext_ln225_36_fu_1921_p1 = ret_31_fu_1762_p2;

assign zext_ln225_37_fu_1925_p1 = ret_30_fu_1746_p2;

assign zext_ln225_38_fu_1941_p1 = ret_33_fu_1794_p2;

assign zext_ln225_39_fu_1945_p1 = ret_32_fu_1778_p2;

assign zext_ln225_3_fu_1659_p1 = rhs_1_reg_2256;

assign zext_ln225_40_fu_1961_p1 = ret_35_fu_1826_p2;

assign zext_ln225_41_fu_1965_p1 = ret_34_fu_1810_p2;

assign zext_ln225_42_fu_1981_p1 = ret_38_fu_1875_p2;

assign zext_ln225_43_fu_1985_p1 = ret_37_fu_1862_p2;

assign zext_ln225_44_fu_1999_p1 = ret_40_fu_1915_p2;

assign zext_ln225_45_fu_2003_p1 = ret_39_fu_1895_p2;

assign zext_ln225_46_fu_2013_p1 = ret_42_fu_1955_p2;

assign zext_ln225_47_fu_2017_p1 = ret_41_fu_1935_p2;

assign zext_ln225_48_fu_2027_p1 = ret_36_fu_1842_p2;

assign zext_ln225_49_fu_2031_p1 = ret_43_fu_1975_p2;

assign zext_ln225_4_fu_1583_p1 = lhs_2_fu_609_p3;

assign zext_ln225_50_fu_2083_p1 = ret_45_reg_2414;

assign zext_ln225_51_fu_2086_p1 = ret_44_reg_2409;

assign zext_ln225_52_fu_2095_p1 = ret_47_reg_2424;

assign zext_ln225_53_fu_2098_p1 = ret_46_reg_2419;

assign zext_ln225_54_fu_2107_p1 = ret_49_fu_2101_p2;

assign zext_ln225_55_fu_2111_p1 = ret_48_fu_2089_p2;

assign zext_ln225_5_fu_1587_p1 = rhs_2_fu_661_p3;

assign zext_ln225_6_fu_1672_p1 = lhs_3_reg_2267;

assign zext_ln225_7_fu_1675_p1 = rhs_3_reg_2273;

assign zext_ln225_8_fu_1688_p1 = lhs_4_reg_2279;

assign zext_ln225_9_fu_1691_p1 = rhs_4_reg_2285;

assign zext_ln225_fu_1640_p1 = lhs_reg_2238;

endmodule //ethernet_header_inserter_compute_and_insert_ip_checksum
