Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 22 11:18:39 2018
| Host         : DPS-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.986        0.000                      0                   34        0.317        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.986        0.000                      0                   34        0.317        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 3.128ns (52.035%)  route 2.883ns (47.965%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    countVar_reg[24]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.170 r  countVar_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.170    countVar_reg[28]_i_1_n_6
    SLICE_X0Y14          FDRE                                         r  countVar_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[29]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[29]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 3.107ns (51.867%)  route 2.883ns (48.133%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    countVar_reg[24]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.149 r  countVar_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.149    countVar_reg[28]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  countVar_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[31]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[31]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 3.033ns (51.265%)  route 2.883ns (48.735%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    countVar_reg[24]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.075 r  countVar_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.075    countVar_reg[28]_i_1_n_5
    SLICE_X0Y14          FDRE                                         r  countVar_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[30]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[30]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.017ns (51.133%)  route 2.883ns (48.867%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    countVar_reg[24]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.059 r  countVar_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.059    countVar_reg[28]_i_1_n_7
    SLICE_X0Y14          FDRE                                         r  countVar_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[28]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[28]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 3.014ns (51.108%)  route 2.883ns (48.892%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.056 r  countVar_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.056    countVar_reg[24]_i_1_n_6
    SLICE_X0Y13          FDRE                                         r  countVar_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.993ns (50.933%)  route 2.883ns (49.067%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.035 r  countVar_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.035    countVar_reg[24]_i_1_n_4
    SLICE_X0Y13          FDRE                                         r  countVar_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.919ns (50.307%)  route 2.883ns (49.692%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.961 r  countVar_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.961    countVar_reg[24]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  countVar_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.903ns (50.170%)  route 2.883ns (49.830%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    countVar_reg[20]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.945 r  countVar_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.945    countVar_reg[24]_i_1_n_7
    SLICE_X0Y13          FDRE                                         r  countVar_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    countVar_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.900ns (50.144%)  route 2.883ns (49.856%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.942 r  countVar_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.942    countVar_reg[20]_i_1_n_6
    SLICE_X0Y12          FDRE                                         r  countVar_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    countVar_reg[21]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.879ns (49.963%)  route 2.883ns (50.037%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  countVar_reg[0]/Q
                         net (fo=5, routed)           0.945     6.559    countVar_reg[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.683 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.683    tempSig_i_24_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.215 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.215    tempSig_reg_i_12_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.329    tempSig_reg_i_7_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    tempSig_reg_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          1.938     9.496    p_0_in
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     9.620 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     9.620    countVar[0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.152    countVar_reg[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    countVar_reg[4]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    countVar_reg[8]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    countVar_reg[12]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    countVar_reg[16]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.921 r  countVar_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.921    countVar_reg[20]_i_1_n_4
    SLICE_X0Y12          FDRE                                         r  countVar_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[23]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    countVar_reg[23]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 countVar_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  countVar_reg[27]/Q
                         net (fo=4, routed)           0.173     1.788    countVar_reg[27]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  countVar[24]_i_2/O
                         net (fo=1, routed)           0.000     1.833    countVar[24]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  countVar_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    countVar_reg[24]_i_1_n_4
    SLICE_X0Y13          FDRE                                         r  countVar_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    countVar_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 countVar_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempSig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.341ns (72.601%)  route 0.129ns (27.399%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  countVar_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  countVar_reg[26]/Q
                         net (fo=4, routed)           0.129     1.744    countVar_reg[26]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  tempSig_i_5/O
                         net (fo=1, routed)           0.000     1.789    tempSig_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.944 r  tempSig_reg_i_1/CO[3]
                         net (fo=35, routed)          0.000     1.944    p_0_in
    SLICE_X3Y12          FDRE                                         r  tempSig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  tempSig_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.130     1.620    tempSig_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 countVar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  countVar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  countVar_reg[11]/Q
                         net (fo=4, routed)           0.185     1.803    countVar_reg[11]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  countVar[8]_i_2/O
                         net (fo=1, routed)           0.000     1.848    countVar[8]_i_2_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  countVar_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    countVar_reg[8]_i_1_n_4
    SLICE_X0Y9           FDRE                                         r  countVar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  countVar_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    countVar_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 countVar_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  countVar_reg[31]/Q
                         net (fo=5, routed)           0.185     1.800    countVar_reg[31]
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  countVar[28]_i_2/O
                         net (fo=1, routed)           0.000     1.845    countVar[28]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.908 r  countVar_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    countVar_reg[28]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  countVar_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  countVar_reg[31]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    countVar_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 countVar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  countVar_reg[3]/Q
                         net (fo=5, routed)           0.185     1.803    countVar_reg[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  countVar[0]_i_3/O
                         net (fo=1, routed)           0.000     1.848    countVar[0]_i_3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  countVar_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.911    countVar_reg[0]_i_2_n_4
    SLICE_X0Y7           FDRE                                         r  countVar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  countVar_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    countVar_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 countVar_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  countVar_reg[23]/Q
                         net (fo=4, routed)           0.185     1.801    countVar_reg[23]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  countVar[20]_i_2/O
                         net (fo=1, routed)           0.000     1.846    countVar[20]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.909 r  countVar_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    countVar_reg[20]_i_1_n_4
    SLICE_X0Y12          FDRE                                         r  countVar_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    countVar_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 countVar_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.788%)  route 0.197ns (44.212%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  countVar_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  countVar_reg[15]/Q
                         net (fo=4, routed)           0.197     1.814    countVar_reg[15]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  countVar[12]_i_2/O
                         net (fo=1, routed)           0.000     1.859    countVar[12]_i_2_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  countVar_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    countVar_reg[12]_i_1_n_4
    SLICE_X0Y10          FDRE                                         r  countVar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  countVar_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    countVar_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 countVar_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  countVar_reg[20]/Q
                         net (fo=4, routed)           0.197     1.813    countVar_reg[20]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  countVar[20]_i_5/O
                         net (fo=1, routed)           0.000     1.858    countVar[20]_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  countVar_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    countVar_reg[20]_i_1_n_7
    SLICE_X0Y12          FDRE                                         r  countVar_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  countVar_reg[20]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    countVar_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 countVar_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  countVar_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  countVar_reg[12]/Q
                         net (fo=4, routed)           0.197     1.814    countVar_reg[12]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  countVar[12]_i_5/O
                         net (fo=1, routed)           0.000     1.859    countVar[12]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  countVar_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    countVar_reg[12]_i_1_n_7
    SLICE_X0Y10          FDRE                                         r  countVar_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  countVar_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    countVar_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 countVar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  countVar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  countVar_reg[16]/Q
                         net (fo=4, routed)           0.197     1.814    countVar_reg[16]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  countVar[16]_i_5/O
                         net (fo=1, routed)           0.000     1.859    countVar[16]_i_5_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  countVar_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    countVar_reg[16]_i_1_n_7
    SLICE_X0Y11          FDRE                                         r  countVar_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  countVar_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    countVar_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     countVar_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     countVar_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     countVar_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    countVar_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    countVar_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    countVar_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    countVar_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    countVar_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    countVar_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     countVar_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    countVar_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    countVar_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    countVar_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    countVar_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    countVar_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    countVar_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    countVar_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    countVar_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     countVar_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     countVar_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     countVar_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     countVar_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     countVar_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    countVar_reg[22]/C



