Analysis & Synthesis report for MIPS32
Tue Sep 02 16:36:39 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition Dependent Files
  8. SignalTap II Logic Analyzer Settings
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 02 16:36:39 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; MIPS32                                    ;
; Top-level Entity Name              ; MIPS32                                    ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MIPS32             ; MIPS32             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  33.3%      ;
;     3-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; MIPS32.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/MIPS32.v               ;         ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd               ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_ela_control.vhd             ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc                ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc                      ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                  ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                   ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd    ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_gr14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/altsyncram_gr14.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altdpram.tdf                    ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/others/maxplus2/memmodes.inc                  ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/a_hdffe.inc                     ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc             ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.inc                  ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf                     ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/muxlut.inc                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/mux_ssc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf                  ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/declut.inc                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc                 ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/decode_dvf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc                    ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc         ;         ;
; db/cntr_vei.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_vei.tdf        ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_i6j.tdf        ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_egi.tdf        ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cmpr_qgc.tdf        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_23j.tdf        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cmpr_ngc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                  ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd                     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Partition Status Summary                                                      ;
+--------------------------------+-------------+--------------------------------+
; Partition Name                 ; Synthesized ; Reason                         ;
+--------------------------------+-------------+--------------------------------+
; Top                            ; no          ; No relevant changes            ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database ;
+--------------------------------+-------------+--------------------------------+


+---------------------------------------------------------------------------+
; Partition Dependent Files                                                 ;
+----------+-------------------+---------+----------------------------------+
; File     ; Location          ; Library ; Checksum                         ;
+----------+-------------------+---------+----------------------------------+
; MIPS32.v ; Project Directory ; work    ; 4799dd31e81970cac294b23f708999fa ;
+----------+-------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:02     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Sep 02 16:36:33 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mips32.v
    Info (12023): Found entity 1: MIPS32
Info (12127): Elaborating entity "MIPS32" for the top level hierarchy
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr14.tdf
    Info (12023): Found entity 1: altsyncram_gr14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Info (281037): Using 8 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Sep 02 16:36:37 2014
Info: Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 MIPS32 -c MIPS32
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 499 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 73 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 392 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 400 megabytes
    Info: Processing ended: Tue Sep 02 16:36:38 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Sep 02 16:36:37 2014
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub MIPS32 -c MIPS32
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 119 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 384 megabytes
    Info: Processing ended: Tue Sep 02 16:36:38 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Tue Sep 02 16:36:39 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


