ARM GAS  /tmp/ccwA8LBZ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SystemClock_Config,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	SystemClock_Config:
  26              	.LFB340:
  27              		.file 1 "./BSP/system.c"
   1:./BSP/system.c **** #include "system.h"
   2:./BSP/system.c **** 
   3:./BSP/system.c **** #define DEVICE_IS_CUT_2_1()      (HAL_GetREVID() & 0x21ff) ? 1 : 0
   4:./BSP/system.c **** #define DEVICE_IS_CUT_2_X()      (HAL_GetREVID() & 0x2fff) ? 1 : 0
   5:./BSP/system.c **** #define DEVICE_IS_CUT_1_2()      (HAL_GetREVID() & 0x12ff) ? 1 : 0
   6:./BSP/system.c **** 
   7:./BSP/system.c **** #ifndef HSEM_ID_0
   8:./BSP/system.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
   9:./BSP/system.c **** #endif
  10:./BSP/system.c **** 
  11:./BSP/system.c **** static ADC_HandleTypeDef    AdcHandle;
  12:./BSP/system.c **** 
  13:./BSP/system.c **** static void SystemClock_Config(void);
  14:./BSP/system.c **** static void MPU_Config(void);
  15:./BSP/system.c **** static void BSP_Init(void);
  16:./BSP/system.c **** static void PeriphCommonClock_Config(void);
  17:./BSP/system.c **** static void CPU_CACHE_Enable(void);
  18:./BSP/system.c **** static void CRC_Init(void);
  19:./BSP/system.c **** static void GPIO_Init(void);
  20:./BSP/system.c **** static uint32_t TEMP_SENSOR_Init(void);
  21:./BSP/system.c **** 
  22:./BSP/system.c **** void Hardware_Init(void)
  23:./BSP/system.c **** {
  24:./BSP/system.c ****   int32_t timeout = 0xFFFF;
  25:./BSP/system.c **** 
  26:./BSP/system.c ****   if(!DEVICE_IS_CUT_2_X())
  27:./BSP/system.c ****   {
  28:./BSP/system.c ****       if(!DEVICE_IS_CUT_1_2())
  29:./BSP/system.c ****       {
  30:./BSP/system.c ****           *((uint32_t*)0x51046108) = 1; /* DMA2D issue with cut 1.1 - fixed in cut 1.2 */
  31:./BSP/system.c ****       }
ARM GAS  /tmp/ccwA8LBZ.s 			page 2


  32:./BSP/system.c ****       *((uint32_t*)0x51008108) = 1; /* AXI SRAM issue with cut1.2 - fixed in cut 2.0 */
  33:./BSP/system.c ****   }
  34:./BSP/system.c **** 
  35:./BSP/system.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  36:./BSP/system.c ****   if ( timeout < 0 )
  37:./BSP/system.c ****   {
  38:./BSP/system.c ****     Error_Handler(__FILE__, __LINE__);
  39:./BSP/system.c ****   }
  40:./BSP/system.c **** 
  41:./BSP/system.c ****   /* Enable RTC back-up registers access */
  42:./BSP/system.c ****   HAL_PWR_EnableBkUpAccess();
  43:./BSP/system.c **** 
  44:./BSP/system.c ****   MPU_Config();
  45:./BSP/system.c ****   HAL_Init();
  46:./BSP/system.c **** 
  47:./BSP/system.c ****   SystemClock_Config();
  48:./BSP/system.c ****   __HAL_RCC_CRC_CLK_ENABLE();
  49:./BSP/system.c **** 
  50:./BSP/system.c ****   PeriphCommonClock_Config();
  51:./BSP/system.c **** 
  52:./BSP/system.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  53:./BSP/system.c **** 
  54:./BSP/system.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
  55:./BSP/system.c **** 
  56:./BSP/system.c ****   HAL_HSEM_Release(HSEM_ID_0,0);
  57:./BSP/system.c **** 
  58:./BSP/system.c ****   timeout = 0xFFFF;
  59:./BSP/system.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
  60:./BSP/system.c ****   if ( timeout < 0 )
  61:./BSP/system.c ****   {
  62:./BSP/system.c ****     Error_Handler(__FILE__, __LINE__);
  63:./BSP/system.c ****   }
  64:./BSP/system.c **** 
  65:./BSP/system.c ****   BSP_Init();
  66:./BSP/system.c **** }
  67:./BSP/system.c **** 
  68:./BSP/system.c **** static void BSP_Init(void)
  69:./BSP/system.c **** {
  70:./BSP/system.c ****   //QSPI init
  71:./BSP/system.c ****   //SDRAM init
  72:./BSP/system.c ****   //MCU internal temperature sensing init
  73:./BSP/system.c ****   TEMP_SENSOR_Init();
  74:./BSP/system.c ****   //RTC init
  75:./BSP/system.c ****   //GPIO init
  76:./BSP/system.c ****   GPIO_Init();
  77:./BSP/system.c ****   //Enable L1 cache
  78:./BSP/system.c ****   CPU_CACHE_Enable();
  79:./BSP/system.c ****   //LCD init
  80:./BSP/system.c ****   //CRC init
  81:./BSP/system.c ****   CRC_Init();
  82:./BSP/system.c **** }
  83:./BSP/system.c **** 
  84:./BSP/system.c **** static void SystemClock_Config(void)
  85:./BSP/system.c **** {
  28              		.loc 1 85 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 312
ARM GAS  /tmp/ccwA8LBZ.s 			page 3


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  86:./BSP/system.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  32              		.loc 1 86 3 view .LVU1
  85:./BSP/system.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  33              		.loc 1 85 1 is_stmt 0 view .LVU2
  34 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 24
  37              		.cfi_offset 4, -24
  38              		.cfi_offset 5, -20
  39              		.cfi_offset 6, -16
  40              		.cfi_offset 7, -12
  41              		.cfi_offset 8, -8
  42              		.cfi_offset 14, -4
  43 0004 CEB0     		sub	sp, sp, #312
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 336
  46              		.loc 1 86 22 view .LVU3
  47 0006 4C22     		movs	r2, #76
  48 0008 0021     		movs	r1, #0
  49 000a 0BA8     		add	r0, sp, #44
  50 000c FFF7FEFF 		bl	memset
  51              	.LVL0:
  87:./BSP/system.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  52              		.loc 1 87 3 is_stmt 1 view .LVU4
  53              		.loc 1 87 22 is_stmt 0 view .LVU5
  54 0010 2022     		movs	r2, #32
  55 0012 0021     		movs	r1, #0
  56 0014 03A8     		add	r0, sp, #12
  57 0016 FFF7FEFF 		bl	memset
  58              	.LVL1:
  88:./BSP/system.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
  59              		.loc 1 88 3 is_stmt 1 view .LVU6
  89:./BSP/system.c ****   /** Supply configuration update enable
  90:./BSP/system.c ****    */
  91:./BSP/system.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
  60              		.loc 1 91 3 view .LVU7
  61 001a 0420     		movs	r0, #4
  62 001c FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
  63              	.LVL2:
  92:./BSP/system.c ****   /** Configure the main internal regulator output voltage
  93:./BSP/system.c ****    */
  94:./BSP/system.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  64              		.loc 1 94 3 view .LVU8
  65              	.LBB62:
  66              		.loc 1 94 3 view .LVU9
  67 0020 3E4A     		ldr	r2, .L11
  68 0022 0021     		movs	r1, #0
  69 0024 3E4B     		ldr	r3, .L11+4
  70 0026 0191     		str	r1, [sp, #4]
  71              		.loc 1 94 3 view .LVU10
  72              		.loc 1 94 3 view .LVU11
  73              	.LBE62:
  95:./BSP/system.c **** 
  96:./BSP/system.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
  74              		.loc 1 96 10 is_stmt 0 view .LVU12
  75 0028 1846     		mov	r0, r3
ARM GAS  /tmp/ccwA8LBZ.s 			page 4


  76              	.LBB63:
  94:./BSP/system.c **** 
  77              		.loc 1 94 3 view .LVU13
  78 002a D16A     		ldr	r1, [r2, #44]
  79 002c 21F00101 		bic	r1, r1, #1
  80 0030 D162     		str	r1, [r2, #44]
  94:./BSP/system.c **** 
  81              		.loc 1 94 3 is_stmt 1 view .LVU14
  82 0032 D26A     		ldr	r2, [r2, #44]
  83 0034 02F00102 		and	r2, r2, #1
  84 0038 0192     		str	r2, [sp, #4]
  94:./BSP/system.c **** 
  85              		.loc 1 94 3 view .LVU15
  86 003a 9A69     		ldr	r2, [r3, #24]
  87 003c 42F44042 		orr	r2, r2, #49152
  88 0040 9A61     		str	r2, [r3, #24]
  94:./BSP/system.c **** 
  89              		.loc 1 94 3 view .LVU16
  90 0042 9B69     		ldr	r3, [r3, #24]
  91 0044 03F44043 		and	r3, r3, #49152
  92 0048 0193     		str	r3, [sp, #4]
  94:./BSP/system.c **** 
  93              		.loc 1 94 3 view .LVU17
  94 004a 019B     		ldr	r3, [sp, #4]
  95              	.LBE63:
  94:./BSP/system.c **** 
  96              		.loc 1 94 3 view .LVU18
  97              		.loc 1 96 3 view .LVU19
  98              	.L2:
  99              		.loc 1 96 48 discriminator 1 view .LVU20
 100              		.loc 1 96 8 discriminator 1 view .LVU21
 101              		.loc 1 96 10 is_stmt 0 discriminator 1 view .LVU22
 102 004c 8369     		ldr	r3, [r0, #24]
 103              		.loc 1 96 8 discriminator 1 view .LVU23
 104 004e 9B04     		lsls	r3, r3, #18
 105 0050 FCD5     		bpl	.L2
  97:./BSP/system.c ****   /** Macro to configure the PLL clock source
  98:./BSP/system.c ****    */
  99:./BSP/system.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 106              		.loc 1 99 3 is_stmt 1 view .LVU24
 107 0052 344D     		ldr	r5, .L11+8
 100:./BSP/system.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 101:./BSP/system.c ****    * in the RCC_OscInitTypeDef structure.
 102:./BSP/system.c ****    */
 103:./BSP/system.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 104:./BSP/system.c ****                               |RCC_OSCILLATORTYPE_HSE;
 105:./BSP/system.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 106:./BSP/system.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 107:./BSP/system.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 108:./BSP/system.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 109:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 108              		.loc 1 109 34 is_stmt 0 view .LVU25
 109 0054 0224     		movs	r4, #2
 103:./BSP/system.c ****                               |RCC_OSCILLATORTYPE_HSE;
 110              		.loc 1 103 36 view .LVU26
 111 0056 0B21     		movs	r1, #11
 110:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  /tmp/ccwA8LBZ.s 			page 5


 111:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 112:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 113:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 114:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 112              		.loc 1 114 30 view .LVU27
 113 0058 0D20     		movs	r0, #13
  99:./BSP/system.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 114              		.loc 1 99 3 view .LVU28
 115 005a AB6A     		ldr	r3, [r5, #40]
 106:./BSP/system.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 116              		.loc 1 106 30 view .LVU29
 117 005c 0122     		movs	r2, #1
 105:./BSP/system.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 118              		.loc 1 105 30 view .LVU30
 119 005e 4FF48037 		mov	r7, #65536
 107:./BSP/system.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 120              		.loc 1 107 41 view .LVU31
 121 0062 4026     		movs	r6, #64
  99:./BSP/system.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122              		.loc 1 99 3 view .LVU32
 123 0064 23F00303 		bic	r3, r3, #3
 124 0068 2343     		orrs	r3, r3, r4
 125 006a AB62     		str	r3, [r5, #40]
 103:./BSP/system.c ****                               |RCC_OSCILLATORTYPE_HSE;
 126              		.loc 1 103 3 is_stmt 1 view .LVU33
 115:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 116:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 117:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 127              		.loc 1 117 35 is_stmt 0 view .LVU34
 128 006c 0023     		movs	r3, #0
 103:./BSP/system.c ****                               |RCC_OSCILLATORTYPE_HSE;
 129              		.loc 1 103 36 view .LVU35
 130 006e 0B91     		str	r1, [sp, #44]
 105:./BSP/system.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 131              		.loc 1 105 3 is_stmt 1 view .LVU36
 116:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 132              		.loc 1 116 32 is_stmt 0 view .LVU37
 133 0070 0C21     		movs	r1, #12
 105:./BSP/system.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 134              		.loc 1 105 30 view .LVU38
 135 0072 0C97     		str	r7, [sp, #48]
 106:./BSP/system.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 136              		.loc 1 106 3 is_stmt 1 view .LVU39
 106:./BSP/system.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 137              		.loc 1 106 30 is_stmt 0 view .LVU40
 138 0074 0E92     		str	r2, [sp, #56]
 107:./BSP/system.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 139              		.loc 1 107 3 is_stmt 1 view .LVU41
 112:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 140              		.loc 1 112 30 is_stmt 0 view .LVU42
 141 0076 1796     		str	r6, [sp, #92]
 111:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 142              		.loc 1 111 30 view .LVU43
 143 0078 1694     		str	r4, [sp, #88]
 113:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 144              		.loc 1 113 30 view .LVU44
 145 007a 1894     		str	r4, [sp, #96]
ARM GAS  /tmp/ccwA8LBZ.s 			page 6


 118:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 146              		.loc 1 118 34 view .LVU45
 147 007c 1D93     		str	r3, [sp, #116]
 114:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 148              		.loc 1 114 30 view .LVU46
 149 007e CDE91904 		strd	r0, r4, [sp, #100]
 119:./BSP/system.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 150              		.loc 1 119 7 view .LVU47
 151 0082 0BA8     		add	r0, sp, #44
 107:./BSP/system.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 152              		.loc 1 107 41 view .LVU48
 153 0084 CDE90F62 		strd	r6, r2, [sp, #60]
 108:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154              		.loc 1 108 3 is_stmt 1 view .LVU49
 109:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 155              		.loc 1 109 3 view .LVU50
 110:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 156              		.loc 1 110 35 is_stmt 0 view .LVU51
 157 0088 CDE91444 		strd	r4, r4, [sp, #80]
 111:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 158              		.loc 1 111 3 is_stmt 1 view .LVU52
 112:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 159              		.loc 1 112 3 view .LVU53
 113:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 160              		.loc 1 113 3 view .LVU54
 114:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 161              		.loc 1 114 3 view .LVU55
 115:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 162              		.loc 1 115 3 view .LVU56
 116:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 163              		.loc 1 116 3 view .LVU57
 117:./BSP/system.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 164              		.loc 1 117 35 is_stmt 0 view .LVU58
 165 008c CDE91B13 		strd	r1, r3, [sp, #108]
 118:./BSP/system.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166              		.loc 1 118 3 is_stmt 1 view .LVU59
 167              		.loc 1 119 3 view .LVU60
 168              		.loc 1 119 7 is_stmt 0 view .LVU61
 169 0090 FFF7FEFF 		bl	HAL_RCC_OscConfig
 170              	.LVL3:
 171              		.loc 1 119 6 view .LVU62
 172 0094 0746     		mov	r7, r0
 173 0096 00B1     		cbz	r0, .L3
 174              	.L4:
 120:./BSP/system.c ****   {
 121:./BSP/system.c ****       Error_Handler(__FILE__, __LINE__);
 122:./BSP/system.c ****   }
 123:./BSP/system.c **** 
 124:./BSP/system.c ****   /* PLL3 for USB Clock */
 125:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3M = 25;
 126:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3N = 336;
 127:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 128:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3R = 2;
 129:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 7;
 130:./BSP/system.c **** 
 131:./BSP/system.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 132:./BSP/system.c ****   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
ARM GAS  /tmp/ccwA8LBZ.s 			page 7


 133:./BSP/system.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 134:./BSP/system.c **** 
 135:./BSP/system.c ****   /** Initializes the CPU, AHB and APB buses clocks
 136:./BSP/system.c ****    */
 137:./BSP/system.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 138:./BSP/system.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 139:./BSP/system.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 140:./BSP/system.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 141:./BSP/system.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 142:./BSP/system.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 143:./BSP/system.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 144:./BSP/system.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 145:./BSP/system.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 146:./BSP/system.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 147:./BSP/system.c **** 
 148:./BSP/system.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 149:./BSP/system.c ****   {
 150:./BSP/system.c ****       Error_Handler(__FILE__, __LINE__);
 151:./BSP/system.c ****   }
 152:./BSP/system.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);\
 153:./BSP/system.c **** 
 154:./BSP/system.c ****   __HAL_RCC_CSI_ENABLE() ;
 155:./BSP/system.c **** 
 156:./BSP/system.c ****   /* Enable SYSCFG clock mondatory for I/O Compensation Cell */
 157:./BSP/system.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 158:./BSP/system.c **** 
 159:./BSP/system.c ****   /* Enables the I/O Compensation Cell */    
 160:./BSP/system.c ****   HAL_EnableCompensationCell();  
 161:./BSP/system.c **** }
 162:./BSP/system.c **** 
 163:./BSP/system.c **** static void MPU_Config(void)
 164:./BSP/system.c **** {
 165:./BSP/system.c ****   MPU_Region_InitTypeDef MPU_InitStruct;
 166:./BSP/system.c **** 
 167:./BSP/system.c ****   HAL_MPU_Disable();
 168:./BSP/system.c **** 
 169:./BSP/system.c ****   /* Configure unused area of QSPI region as strongly ordered.
 170:./BSP/system.c ****   * This is *important* to avoid unintentional fetches from illegal
 171:./BSP/system.c ****   * addresses due to cache/speculation which would halt the MCU.
 172:./BSP/system.c ****   */
 173:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 174:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 175:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 176:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 177:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 178:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 179:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 180:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 181:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 182:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 183:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 184:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 185:./BSP/system.c **** 
 186:./BSP/system.c ****   /* Configure the MPU attributes as WT for QSPI */
 187:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 188:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 189:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_128MB;
ARM GAS  /tmp/ccwA8LBZ.s 			page 8


 190:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 191:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 192:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 193:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 194:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 195:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 196:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 197:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 198:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 199:./BSP/system.c **** 
 200:./BSP/system.c ****   /* Setup SDRAM in Write-through (framebuffer) */
 201:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 202:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0xD0000000;
 203:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 204:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 205:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 206:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 207:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 208:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 209:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 210:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 211:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 212:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 213:./BSP/system.c **** 
 214:./BSP/system.c ****   /* Setup AXI SRAM, SRAM1 and SRAM2 in Write-through */
 215:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 216:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x24000000;
 217:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 218:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 219:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE/*MPU_ACCESS_BUFFERABLE*/;
 220:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 221:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 222:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 223:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 224:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 225:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE/*MPU_INSTRUCTION_ACCESS_DISABLE*/;
 226:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 227:./BSP/system.c **** 
 228:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 229:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10000000;
 230:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 231:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 232:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 233:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 234:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 235:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 236:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 237:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 238:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 239:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 240:./BSP/system.c **** 
 241:./BSP/system.c ****   /* Setup SRAM3 in Write-through */
 242:./BSP/system.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 243:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10040000;
 244:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 245:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 246:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
ARM GAS  /tmp/ccwA8LBZ.s 			page 9


 247:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 248:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 249:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER5;
 250:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 251:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 252:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 253:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 254:./BSP/system.c **** 
 255:./BSP/system.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 256:./BSP/system.c **** }
 257:./BSP/system.c **** 
 258:./BSP/system.c **** static void PeriphCommonClock_Config(void)
 259:./BSP/system.c **** {
 260:./BSP/system.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 261:./BSP/system.c **** 
 262:./BSP/system.c ****   /** Initializes the peripherals clock
 263:./BSP/system.c ****   */
 264:./BSP/system.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 265:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 266:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 267:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 268:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 269:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 270:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 271:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 272:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 273:./BSP/system.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 274:./BSP/system.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 275:./BSP/system.c ****   {
 276:./BSP/system.c ****     Error_Handler(__FILE__, __LINE__);
 277:./BSP/system.c ****   }
 278:./BSP/system.c **** }
 279:./BSP/system.c **** 
 280:./BSP/system.c **** static void CPU_CACHE_Enable(void)
 281:./BSP/system.c **** {
 282:./BSP/system.c ****   /* Enable D-Cache */
 283:./BSP/system.c ****   SCB_EnableDCache();
 284:./BSP/system.c **** 
 285:./BSP/system.c ****   /* Enable I-Cache */
 286:./BSP/system.c ****   SCB_EnableICache();
 287:./BSP/system.c **** }
 288:./BSP/system.c **** 
 289:./BSP/system.c **** static void CRC_Init(void)
 290:./BSP/system.c **** {
 291:./BSP/system.c ****   __HAL_RCC_CRC_CLK_DISABLE();
 292:./BSP/system.c ****   CRC_HandleTypeDef hcrc;
 293:./BSP/system.c ****   hcrc.Instance = CRC;
 294:./BSP/system.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 295:./BSP/system.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 296:./BSP/system.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 297:./BSP/system.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 298:./BSP/system.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 299:./BSP/system.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 300:./BSP/system.c ****   {
 301:./BSP/system.c ****     Error_Handler(__FILE__, __LINE__);
 302:./BSP/system.c ****   }
 303:./BSP/system.c **** }
ARM GAS  /tmp/ccwA8LBZ.s 			page 10


 304:./BSP/system.c **** 
 305:./BSP/system.c **** static void GPIO_Init(void)
 306:./BSP/system.c **** {
 307:./BSP/system.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 308:./BSP/system.c **** 
 309:./BSP/system.c ****   /* GPIO Ports Clock Enable */
 310:./BSP/system.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 311:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 312:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 313:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 314:./BSP/system.c **** 
 315:./BSP/system.c ****   /*Configure GPIO pin : CEC_CK_MCO1_Pin */
 316:./BSP/system.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 317:./BSP/system.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:./BSP/system.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:./BSP/system.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320:./BSP/system.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 321:./BSP/system.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 322:./BSP/system.c **** }
 323:./BSP/system.c **** 
 324:./BSP/system.c **** static uint32_t TEMP_SENSOR_Init(void)
 325:./BSP/system.c **** {
 326:./BSP/system.c ****   uint32_t ret = HAL_OK;
 327:./BSP/system.c **** 
 328:./BSP/system.c ****   ADC_ChannelConfTypeDef sConfig;
 329:./BSP/system.c **** 
 330:./BSP/system.c ****    /* ADCx Periph clock enable */
 331:./BSP/system.c ****    __HAL_RCC_ADC3_CLK_ENABLE();
 332:./BSP/system.c **** 
 333:./BSP/system.c ****   memset(&AdcHandle, 0, sizeof(AdcHandle));
 334:./BSP/system.c ****   memset(&sConfig, 0, sizeof(sConfig));
 335:./BSP/system.c **** 
 336:./BSP/system.c ****   /* Configure the ADC peripheral */
 337:./BSP/system.c ****   AdcHandle.Instance                      = ADC3;
 338:./BSP/system.c **** 
 339:./BSP/system.c ****   /* Clear all control registers */
 340:./BSP/system.c ****   ADC_CLEAR_COMMON_CONTROL_REGISTER(&AdcHandle);
 341:./BSP/system.c **** 
 342:./BSP/system.c ****   AdcHandle.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 343:./BSP/system.c ****   AdcHandle.Init.Resolution               = ADC_RESOLUTION_12B;
 344:./BSP/system.c ****   AdcHandle.Init.ScanConvMode             = ENABLE;
 345:./BSP/system.c ****   AdcHandle.Init.ContinuousConvMode       = ENABLE;
 346:./BSP/system.c ****   AdcHandle.Init.DiscontinuousConvMode    = DISABLE;
 347:./BSP/system.c ****   AdcHandle.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 348:./BSP/system.c ****   AdcHandle.Init.ExternalTrigConv         = ADC_EXTERNALTRIG_T1_CC1;
 349:./BSP/system.c ****   AdcHandle.Init.EOCSelection             = ADC_EOC_SEQ_CONV;
 350:./BSP/system.c ****   AdcHandle.Init.NbrOfConversion          = 1;
 351:./BSP/system.c ****   AdcHandle.Init.NbrOfDiscConversion      = 1;
 352:./BSP/system.c ****   AdcHandle.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 353:./BSP/system.c ****   AdcHandle.Init.LowPowerAutoWait         = DISABLE;
 354:./BSP/system.c ****   AdcHandle.Init.Overrun                  = ADC_OVR_DATA_OVERWRITTEN;
 355:./BSP/system.c **** 
 356:./BSP/system.c ****   *((uint32_t *) (ADC12_COMMON_BASE)) |= 0xC00000; // enable TSEN bit in  ADC CCR in common registe
 357:./BSP/system.c **** 
 358:./BSP/system.c ****   ret = HAL_ADC_Init(&AdcHandle);
 359:./BSP/system.c ****   if (ret == HAL_OK)
 360:./BSP/system.c ****   {
ARM GAS  /tmp/ccwA8LBZ.s 			page 11


 361:./BSP/system.c ****     /* Configure ADC Temperature Sensor Channel */
 362:./BSP/system.c ****     sConfig.Channel      = ADC_CHANNEL_TEMPSENSOR;                /* Sampled channel number */
 363:./BSP/system.c ****     sConfig.Rank         = ADC_REGULAR_RANK_1;          /* Rank of sampled channel number ADCx_CHAN
 364:./BSP/system.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;   /* Sampling time (number of clock cycles un
 365:./BSP/system.c ****     sConfig.Offset       = 0;                           /* Parameter discarded because offset corre
 366:./BSP/system.c ****     sConfig.OffsetNumber = ADC_OFFSET_NONE;             /* No offset subtraction */
 367:./BSP/system.c **** 
 368:./BSP/system.c ****     ret = HAL_ADC_ConfigChannel(&AdcHandle, &sConfig);
 369:./BSP/system.c ****   }
 370:./BSP/system.c **** 
 371:./BSP/system.c ****   return ret;
 372:./BSP/system.c **** }
 373:./BSP/system.c **** 
 374:./BSP/system.c **** uint32_t TEMP_SENSOR_Start(void)
 375:./BSP/system.c **** {
 376:./BSP/system.c ****   return HAL_ADC_Start(&AdcHandle);
 377:./BSP/system.c **** }
 378:./BSP/system.c **** 
 379:./BSP/system.c **** uint32_t TEMP_SENSOR_Stop(void)
 380:./BSP/system.c **** {
 381:./BSP/system.c ****   return HAL_ADC_Stop(&AdcHandle);
 382:./BSP/system.c **** }
 383:./BSP/system.c **** 
 384:./BSP/system.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 385:./BSP/system.c **** {
 386:./BSP/system.c ****   if (htim->Instance == TIM2) {
 387:./BSP/system.c ****     HAL_IncTick();
 388:./BSP/system.c ****   }
 389:./BSP/system.c **** }
 390:./BSP/system.c **** 
 391:./BSP/system.c **** 
 392:./BSP/system.c **** void Error_Handler(char *file, uint32_t line)
 393:./BSP/system.c **** {
 394:./BSP/system.c **** 	if (line == 0)
 395:./BSP/system.c **** 	{
 396:./BSP/system.c **** 		return;
 397:./BSP/system.c **** 	}
 398:./BSP/system.c **** 	
 399:./BSP/system.c **** 	while(1)
 175              		.loc 1 399 2 is_stmt 1 view .LVU63
 400:./BSP/system.c **** 	{
 401:./BSP/system.c **** 	}
 176              		.loc 1 401 2 view .LVU64
 399:./BSP/system.c **** 	{
 177              		.loc 1 399 7 view .LVU65
 399:./BSP/system.c **** 	{
 178              		.loc 1 399 2 view .LVU66
 179              		.loc 1 401 2 view .LVU67
 399:./BSP/system.c **** 	{
 180              		.loc 1 399 7 view .LVU68
 181 0098 FEE7     		b	.L4
 182              	.L3:
 125:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3N = 336;
 183              		.loc 1 125 3 view .LVU69
 126:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 184              		.loc 1 126 34 is_stmt 0 view .LVU70
 185 009a 4FF4A871 		mov	r1, #336
ARM GAS  /tmp/ccwA8LBZ.s 			page 12


 125:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3N = 336;
 186              		.loc 1 125 34 view .LVU71
 187 009e 1920     		movs	r0, #25
 129:./BSP/system.c **** 
 188              		.loc 1 129 34 view .LVU72
 189 00a0 0722     		movs	r2, #7
 132:./BSP/system.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 190              		.loc 1 132 41 view .LVU73
 191 00a2 4FF40013 		mov	r3, #2097152
 131:./BSP/system.c ****   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 192              		.loc 1 131 44 view .LVU74
 193 00a6 4FF48028 		mov	r8, #262144
 127:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3R = 2;
 194              		.loc 1 127 34 view .LVU75
 195 00aa 2994     		str	r4, [sp, #164]
 129:./BSP/system.c **** 
 196              		.loc 1 129 34 view .LVU76
 197 00ac 2A92     		str	r2, [sp, #168]
 132:./BSP/system.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 198              		.loc 1 132 41 view .LVU77
 199 00ae 4093     		str	r3, [sp, #256]
 128:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 7;
 200              		.loc 1 128 34 view .LVU78
 201 00b0 2B94     		str	r4, [sp, #172]
 131:./BSP/system.c ****   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 202              		.loc 1 131 44 view .LVU79
 203 00b2 CDF87880 		str	r8, [sp, #120]
 126:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 204              		.loc 1 126 34 view .LVU80
 205 00b6 CDE92701 		strd	r0, r1, [sp, #156]
 127:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3R = 2;
 206              		.loc 1 127 3 is_stmt 1 view .LVU81
 128:./BSP/system.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 7;
 207              		.loc 1 128 3 view .LVU82
 129:./BSP/system.c **** 
 208              		.loc 1 129 3 view .LVU83
 131:./BSP/system.c ****   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 209              		.loc 1 131 3 view .LVU84
 132:./BSP/system.c ****   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 210              		.loc 1 132 3 view .LVU85
 133:./BSP/system.c **** 
 211              		.loc 1 133 3 view .LVU86
 212 00ba 1EA8     		add	r0, sp, #120
 213 00bc FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 214              	.LVL4:
 137:./BSP/system.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 215              		.loc 1 137 3 view .LVU87
 137:./BSP/system.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 216              		.loc 1 137 31 is_stmt 0 view .LVU88
 217 00c0 4FF03F0E 		mov	lr, #63
 140:./BSP/system.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 218              		.loc 1 140 34 view .LVU89
 219 00c4 4FF0030C 		mov	ip, #3
 142:./BSP/system.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 220              		.loc 1 142 35 view .LVU90
 221 00c8 0822     		movs	r2, #8
 145:./BSP/system.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
ARM GAS  /tmp/ccwA8LBZ.s 			page 13


 222              		.loc 1 145 36 view .LVU91
 223 00ca 4FF48063 		mov	r3, #1024
 148:./BSP/system.c ****   {
 224              		.loc 1 148 7 view .LVU92
 225 00ce 2146     		mov	r1, r4
 226 00d0 03A8     		add	r0, sp, #12
 141:./BSP/system.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 227              		.loc 1 141 35 view .LVU93
 228 00d2 0597     		str	r7, [sp, #20]
 146:./BSP/system.c **** 
 229              		.loc 1 146 36 view .LVU94
 230 00d4 0A96     		str	r6, [sp, #40]
 142:./BSP/system.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 231              		.loc 1 142 35 view .LVU95
 232 00d6 0692     		str	r2, [sp, #24]
 145:./BSP/system.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 233              		.loc 1 145 36 view .LVU96
 234 00d8 0993     		str	r3, [sp, #36]
 144:./BSP/system.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 235              		.loc 1 144 36 view .LVU97
 236 00da CDE90766 		strd	r6, r6, [sp, #28]
 140:./BSP/system.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 237              		.loc 1 140 34 view .LVU98
 238 00de CDE903EC 		strd	lr, ip, [sp, #12]
 141:./BSP/system.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 239              		.loc 1 141 3 is_stmt 1 view .LVU99
 142:./BSP/system.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 240              		.loc 1 142 3 view .LVU100
 143:./BSP/system.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 241              		.loc 1 143 3 view .LVU101
 144:./BSP/system.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 242              		.loc 1 144 3 view .LVU102
 145:./BSP/system.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 243              		.loc 1 145 3 view .LVU103
 146:./BSP/system.c **** 
 244              		.loc 1 146 3 view .LVU104
 148:./BSP/system.c ****   {
 245              		.loc 1 148 3 view .LVU105
 148:./BSP/system.c ****   {
 246              		.loc 1 148 7 is_stmt 0 view .LVU106
 247 00e2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 248              	.LVL5:
 148:./BSP/system.c ****   {
 249              		.loc 1 148 6 view .LVU107
 250 00e6 0146     		mov	r1, r0
 251 00e8 00B1     		cbz	r0, .L5
 252              	.L6:
 399:./BSP/system.c **** 	{
 253              		.loc 1 399 2 is_stmt 1 view .LVU108
 254              		.loc 1 401 2 view .LVU109
 399:./BSP/system.c **** 	{
 255              		.loc 1 399 7 view .LVU110
 399:./BSP/system.c **** 	{
 256              		.loc 1 399 2 view .LVU111
 257              		.loc 1 401 2 view .LVU112
 399:./BSP/system.c **** 	{
 258              		.loc 1 399 7 view .LVU113
ARM GAS  /tmp/ccwA8LBZ.s 			page 14


 259 00ea FEE7     		b	.L6
 260              	.L5:
 152:./BSP/system.c **** 
 261              		.loc 1 152 3 view .LVU114
 262 00ec 4246     		mov	r2, r8
 263 00ee FFF7FEFF 		bl	HAL_RCC_MCOConfig
 264              	.LVL6:
 154:./BSP/system.c **** 
 265              		.loc 1 154 3 view .LVU115
 266 00f2 2B68     		ldr	r3, [r5]
 267 00f4 43F08003 		orr	r3, r3, #128
 268 00f8 2B60     		str	r3, [r5]
 157:./BSP/system.c **** 
 269              		.loc 1 157 3 view .LVU116
 270              	.LBB64:
 157:./BSP/system.c **** 
 271              		.loc 1 157 3 view .LVU117
 157:./BSP/system.c **** 
 272              		.loc 1 157 3 view .LVU118
 273 00fa D5F8F430 		ldr	r3, [r5, #244]
 274 00fe 43F00203 		orr	r3, r3, #2
 275 0102 C5F8F430 		str	r3, [r5, #244]
 157:./BSP/system.c **** 
 276              		.loc 1 157 3 view .LVU119
 277 0106 D5F8F430 		ldr	r3, [r5, #244]
 278 010a 03F00203 		and	r3, r3, #2
 279 010e 0293     		str	r3, [sp, #8]
 157:./BSP/system.c **** 
 280              		.loc 1 157 3 view .LVU120
 281 0110 029B     		ldr	r3, [sp, #8]
 282              	.LBE64:
 157:./BSP/system.c **** 
 283              		.loc 1 157 3 view .LVU121
 160:./BSP/system.c **** }
 284              		.loc 1 160 3 view .LVU122
 285 0112 FFF7FEFF 		bl	HAL_EnableCompensationCell
 286              	.LVL7:
 161:./BSP/system.c **** 
 287              		.loc 1 161 1 is_stmt 0 view .LVU123
 288 0116 4EB0     		add	sp, sp, #312
 289              	.LCFI2:
 290              		.cfi_def_cfa_offset 24
 291              		@ sp needed
 292 0118 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 293              	.L12:
 294              		.align	2
 295              	.L11:
 296 011c 00040058 		.word	1476396032
 297 0120 00480258 		.word	1476544512
 298 0124 00440258 		.word	1476543488
 299              		.cfi_endproc
 300              	.LFE340:
 302              		.section	.text.Hardware_Init,"ax",%progbits
 303              		.align	1
 304              		.p2align 2,,3
 305              		.global	Hardware_Init
 306              		.syntax unified
ARM GAS  /tmp/ccwA8LBZ.s 			page 15


 307              		.thumb
 308              		.thumb_func
 309              		.fpu fpv5-d16
 311              	Hardware_Init:
 312              	.LFB338:
  23:./BSP/system.c ****   int32_t timeout = 0xFFFF;
 313              		.loc 1 23 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 224
 316              		@ frame_needed = 0, uses_anonymous_args = 0
  24:./BSP/system.c **** 
 317              		.loc 1 24 3 view .LVU125
 318              	.LVL8:
  26:./BSP/system.c ****   {
 319              		.loc 1 26 3 view .LVU126
  23:./BSP/system.c ****   int32_t timeout = 0xFFFF;
 320              		.loc 1 23 1 is_stmt 0 view .LVU127
 321 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 322              	.LCFI3:
 323              		.cfi_def_cfa_offset 24
 324              		.cfi_offset 4, -24
 325              		.cfi_offset 5, -20
 326              		.cfi_offset 6, -16
 327              		.cfi_offset 7, -12
 328              		.cfi_offset 8, -8
 329              		.cfi_offset 14, -4
 330 0004 B8B0     		sub	sp, sp, #224
 331              	.LCFI4:
 332              		.cfi_def_cfa_offset 248
  26:./BSP/system.c ****   {
 333              		.loc 1 26 7 view .LVU128
 334 0006 FFF7FEFF 		bl	HAL_GetREVID
 335              	.LVL9:
 336 000a 42F6FF73 		movw	r3, #12287
  26:./BSP/system.c ****   {
 337              		.loc 1 26 5 view .LVU129
 338 000e 1842     		tst	r0, r3
 339 0010 00F08681 		beq	.L36
 340              	.L14:
  23:./BSP/system.c ****   int32_t timeout = 0xFFFF;
 341              		.loc 1 23 1 discriminator 2 view .LVU130
 342 0014 4FF48032 		mov	r2, #65536
  35:./BSP/system.c ****   if ( timeout < 0 )
 343              		.loc 1 35 10 discriminator 2 view .LVU131
 344 0018 C84D     		ldr	r5, .L40
 345 001a 02E0     		b	.L17
 346              	.LVL10:
 347              	.L37:
  35:./BSP/system.c ****   if ( timeout < 0 )
 348              		.loc 1 35 57 discriminator 1 view .LVU132
 349 001c 013A     		subs	r2, r2, #1
 350              	.LVL11:
  35:./BSP/system.c ****   if ( timeout < 0 )
 351              		.loc 1 35 57 discriminator 1 view .LVU133
 352 001e 00F07C81 		beq	.L18
 353              	.LVL12:
 354              	.L17:
ARM GAS  /tmp/ccwA8LBZ.s 			page 16


  35:./BSP/system.c ****   if ( timeout < 0 )
 355              		.loc 1 35 76 is_stmt 1 discriminator 2 view .LVU134
  35:./BSP/system.c ****   if ( timeout < 0 )
 356              		.loc 1 35 8 discriminator 2 view .LVU135
  35:./BSP/system.c ****   if ( timeout < 0 )
 357              		.loc 1 35 10 is_stmt 0 discriminator 2 view .LVU136
 358 0022 2C68     		ldr	r4, [r5]
  35:./BSP/system.c ****   if ( timeout < 0 )
 359              		.loc 1 35 8 discriminator 2 view .LVU137
 360 0024 14F40044 		ands	r4, r4, #32768
 361 0028 F8D1     		bne	.L37
 362              	.LVL13:
  42:./BSP/system.c **** 
 363              		.loc 1 42 3 is_stmt 1 view .LVU138
 364 002a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 365              	.LVL14:
  44:./BSP/system.c ****   HAL_Init();
 366              		.loc 1 44 3 view .LVU139
 367              	.LBB110:
 368              	.LBI110:
 163:./BSP/system.c **** {
 369              		.loc 1 163 13 view .LVU140
 370              	.LBB111:
 165:./BSP/system.c **** 
 371              		.loc 1 165 3 view .LVU141
 167:./BSP/system.c **** 
 372              		.loc 1 167 3 view .LVU142
 174:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 373              		.loc 1 174 30 is_stmt 0 view .LVU143
 374 002e 4FF01048 		mov	r8, #-1879048192
 167:./BSP/system.c **** 
 375              		.loc 1 167 3 view .LVU144
 376 0032 FFF7FEFF 		bl	HAL_MPU_Disable
 377              	.LVL15:
 173:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 378              		.loc 1 173 3 is_stmt 1 view .LVU145
 174:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 379              		.loc 1 174 3 view .LVU146
 175:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 380              		.loc 1 175 3 view .LVU147
 176:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 381              		.loc 1 176 3 view .LVU148
 177:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 382              		.loc 1 177 3 view .LVU149
 178:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 383              		.loc 1 178 3 view .LVU150
 179:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 384              		.loc 1 179 3 view .LVU151
 180:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 385              		.loc 1 180 3 view .LVU152
 173:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 386              		.loc 1 173 25 is_stmt 0 view .LVU153
 387 0036 0123     		movs	r3, #1
 175:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 388              		.loc 1 175 23 view .LVU154
 389 0038 C14A     		ldr	r2, .L40+4
 184:./BSP/system.c **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 17


 390              		.loc 1 184 3 view .LVU155
 391 003a 08A8     		add	r0, sp, #32
 197:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 392              		.loc 1 197 30 view .LVU156
 393 003c 4FF00117 		mov	r7, #65537
 173:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 394              		.loc 1 173 25 view .LVU157
 395 0040 ADF82030 		strh	r3, [sp, #32]	@ movhi
 181:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 396              		.loc 1 181 3 is_stmt 1 view .LVU158
 182:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 397              		.loc 1 182 3 view .LVU159
 183:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 398              		.loc 1 183 3 view .LVU160
 183:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 399              		.loc 1 183 30 is_stmt 0 view .LVU161
 400 0044 0B93     		str	r3, [sp, #44]
 184:./BSP/system.c **** 
 401              		.loc 1 184 3 is_stmt 1 view .LVU162
 225:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 402              		.loc 1 225 30 is_stmt 0 view .LVU163
 403 0046 4FF48036 		mov	r6, #65536
 175:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 404              		.loc 1 175 23 view .LVU164
 405 004a 0A92     		str	r2, [sp, #40]
 174:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 406              		.loc 1 174 30 view .LVU165
 407 004c CDF82480 		str	r8, [sp, #36]
 184:./BSP/system.c **** 
 408              		.loc 1 184 3 view .LVU166
 409 0050 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 410              	.LVL16:
 187:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 411              		.loc 1 187 3 is_stmt 1 view .LVU167
 188:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_128MB;
 412              		.loc 1 188 3 view .LVU168
 189:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 413              		.loc 1 189 3 view .LVU169
 190:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 414              		.loc 1 190 3 view .LVU170
 191:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 415              		.loc 1 191 3 view .LVU171
 192:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 416              		.loc 1 192 3 view .LVU172
 193:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 417              		.loc 1 193 3 view .LVU173
 194:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 418              		.loc 1 194 3 view .LVU174
 187:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 419              		.loc 1 187 25 is_stmt 0 view .LVU175
 420 0054 40F20112 		movw	r2, #257
 189:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 421              		.loc 1 189 23 view .LVU176
 422 0058 BA4B     		ldr	r3, .L40+8
 198:./BSP/system.c **** 
 423              		.loc 1 198 3 view .LVU177
 424 005a 08A8     		add	r0, sp, #32
ARM GAS  /tmp/ccwA8LBZ.s 			page 18


 188:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_128MB;
 425              		.loc 1 188 30 view .LVU178
 426 005c CDF82480 		str	r8, [sp, #36]
 187:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x90000000;
 427              		.loc 1 187 25 view .LVU179
 428 0060 ADF82020 		strh	r2, [sp, #32]	@ movhi
 195:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 429              		.loc 1 195 3 is_stmt 1 view .LVU180
 196:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 430              		.loc 1 196 3 view .LVU181
 197:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 431              		.loc 1 197 3 view .LVU182
 197:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 432              		.loc 1 197 30 is_stmt 0 view .LVU183
 433 0064 CDE90A37 		strd	r3, r7, [sp, #40]
 198:./BSP/system.c **** 
 434              		.loc 1 198 3 is_stmt 1 view .LVU184
 435 0068 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 436              	.LVL17:
 201:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0xD0000000;
 437              		.loc 1 201 3 view .LVU185
 202:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 438              		.loc 1 202 3 view .LVU186
 203:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 439              		.loc 1 203 3 view .LVU187
 204:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 440              		.loc 1 204 3 view .LVU188
 205:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 441              		.loc 1 205 3 view .LVU189
 206:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 442              		.loc 1 206 3 view .LVU190
 207:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 443              		.loc 1 207 3 view .LVU191
 208:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 444              		.loc 1 208 3 view .LVU192
 201:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0xD0000000;
 445              		.loc 1 201 25 is_stmt 0 view .LVU193
 446 006c 40F20121 		movw	r1, #513
 202:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 447              		.loc 1 202 30 view .LVU194
 448 0070 4FF05042 		mov	r2, #-805306368
 203:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 449              		.loc 1 203 23 view .LVU195
 450 0074 B44B     		ldr	r3, .L40+12
 212:./BSP/system.c **** 
 451              		.loc 1 212 3 view .LVU196
 452 0076 08A8     		add	r0, sp, #32
 211:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 453              		.loc 1 211 30 view .LVU197
 454 0078 0B97     		str	r7, [sp, #44]
 201:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0xD0000000;
 455              		.loc 1 201 25 view .LVU198
 456 007a ADF82010 		strh	r1, [sp, #32]	@ movhi
 209:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 457              		.loc 1 209 3 is_stmt 1 view .LVU199
 210:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 458              		.loc 1 210 3 view .LVU200
ARM GAS  /tmp/ccwA8LBZ.s 			page 19


 211:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 459              		.loc 1 211 3 view .LVU201
 212:./BSP/system.c **** 
 460              		.loc 1 212 3 view .LVU202
 203:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 461              		.loc 1 203 23 is_stmt 0 view .LVU203
 462 007e CDE90923 		strd	r2, r3, [sp, #36]
 212:./BSP/system.c **** 
 463              		.loc 1 212 3 view .LVU204
 464 0082 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 465              	.LVL18:
 215:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x24000000;
 466              		.loc 1 215 3 is_stmt 1 view .LVU205
 216:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 467              		.loc 1 216 3 view .LVU206
 217:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 468              		.loc 1 217 3 view .LVU207
 218:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE/*MPU_ACCESS_BUFFERABLE*/;
 469              		.loc 1 218 3 view .LVU208
 219:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 470              		.loc 1 219 3 view .LVU209
 220:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 471              		.loc 1 220 3 view .LVU210
 221:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 472              		.loc 1 221 3 view .LVU211
 222:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 473              		.loc 1 222 3 view .LVU212
 215:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x24000000;
 474              		.loc 1 215 25 is_stmt 0 view .LVU213
 475 0086 40F20131 		movw	r1, #769
 216:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 476              		.loc 1 216 30 view .LVU214
 477 008a 4FF01052 		mov	r2, #603979776
 217:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 478              		.loc 1 217 23 view .LVU215
 479 008e AF4B     		ldr	r3, .L40+16
 226:./BSP/system.c **** 
 480              		.loc 1 226 3 view .LVU216
 481 0090 08A8     		add	r0, sp, #32
 215:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x24000000;
 482              		.loc 1 215 25 view .LVU217
 483 0092 ADF82010 		strh	r1, [sp, #32]	@ movhi
 223:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 484              		.loc 1 223 3 is_stmt 1 view .LVU218
 224:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE/*MPU_INSTRUCTION_ACCESS_DISABLE*/;
 485              		.loc 1 224 3 view .LVU219
 225:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 486              		.loc 1 225 3 view .LVU220
 225:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 487              		.loc 1 225 30 is_stmt 0 view .LVU221
 488 0096 0B96     		str	r6, [sp, #44]
 226:./BSP/system.c **** 
 489              		.loc 1 226 3 is_stmt 1 view .LVU222
 217:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 490              		.loc 1 217 23 is_stmt 0 view .LVU223
 491 0098 CDE90923 		strd	r2, r3, [sp, #36]
 226:./BSP/system.c **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 20


 492              		.loc 1 226 3 view .LVU224
 493 009c FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 494              	.LVL19:
 228:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10000000;
 495              		.loc 1 228 3 is_stmt 1 view .LVU225
 229:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 496              		.loc 1 229 3 view .LVU226
 230:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 497              		.loc 1 230 3 view .LVU227
 231:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 498              		.loc 1 231 3 view .LVU228
 232:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 499              		.loc 1 232 3 view .LVU229
 233:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 500              		.loc 1 233 3 view .LVU230
 234:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 501              		.loc 1 234 3 view .LVU231
 235:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 502              		.loc 1 235 3 view .LVU232
 228:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10000000;
 503              		.loc 1 228 25 is_stmt 0 view .LVU233
 504 00a0 40F20141 		movw	r1, #1025
 229:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 505              		.loc 1 229 30 view .LVU234
 506 00a4 4FF08052 		mov	r2, #268435456
 230:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 507              		.loc 1 230 23 view .LVU235
 508 00a8 A94B     		ldr	r3, .L40+20
 239:./BSP/system.c **** 
 509              		.loc 1 239 3 view .LVU236
 510 00aa 08A8     		add	r0, sp, #32
 238:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 511              		.loc 1 238 30 view .LVU237
 512 00ac 0B97     		str	r7, [sp, #44]
 228:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10000000;
 513              		.loc 1 228 25 view .LVU238
 514 00ae ADF82010 		strh	r1, [sp, #32]	@ movhi
 236:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 515              		.loc 1 236 3 is_stmt 1 view .LVU239
 237:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 516              		.loc 1 237 3 view .LVU240
 238:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 517              		.loc 1 238 3 view .LVU241
 239:./BSP/system.c **** 
 518              		.loc 1 239 3 view .LVU242
 230:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 519              		.loc 1 230 23 is_stmt 0 view .LVU243
 520 00b2 CDE90923 		strd	r2, r3, [sp, #36]
 239:./BSP/system.c **** 
 521              		.loc 1 239 3 view .LVU244
 522 00b6 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 523              	.LVL20:
 242:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10040000;
 524              		.loc 1 242 3 is_stmt 1 view .LVU245
 243:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 525              		.loc 1 243 3 view .LVU246
 244:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
ARM GAS  /tmp/ccwA8LBZ.s 			page 21


 526              		.loc 1 244 3 view .LVU247
 245:./BSP/system.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 527              		.loc 1 245 3 view .LVU248
 246:./BSP/system.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 528              		.loc 1 246 3 view .LVU249
 247:./BSP/system.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 529              		.loc 1 247 3 view .LVU250
 248:./BSP/system.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER5;
 530              		.loc 1 248 3 view .LVU251
 249:./BSP/system.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 531              		.loc 1 249 3 view .LVU252
 242:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10040000;
 532              		.loc 1 242 25 is_stmt 0 view .LVU253
 533 00ba 40F20151 		movw	r1, #1281
 243:./BSP/system.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 534              		.loc 1 243 30 view .LVU254
 535 00be A54A     		ldr	r2, .L40+24
 253:./BSP/system.c **** 
 536              		.loc 1 253 3 view .LVU255
 537 00c0 08A8     		add	r0, sp, #32
 244:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 538              		.loc 1 244 23 view .LVU256
 539 00c2 A54B     		ldr	r3, .L40+28
 242:./BSP/system.c ****   MPU_InitStruct.BaseAddress = 0x10040000;
 540              		.loc 1 242 25 view .LVU257
 541 00c4 ADF82010 		strh	r1, [sp, #32]	@ movhi
 250:./BSP/system.c ****   MPU_InitStruct.SubRegionDisable = 0x00;
 542              		.loc 1 250 3 is_stmt 1 view .LVU258
 251:./BSP/system.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 543              		.loc 1 251 3 view .LVU259
 252:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 544              		.loc 1 252 3 view .LVU260
 253:./BSP/system.c **** 
 545              		.loc 1 253 3 view .LVU261
 252:./BSP/system.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 546              		.loc 1 252 30 is_stmt 0 view .LVU262
 547 00c8 0B97     		str	r7, [sp, #44]
 548              	.LBE111:
 549              	.LBE110:
 550              	.LBB113:
 551              	.LBB114:
 266:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 552              		.loc 1 266 34 view .LVU263
 553 00ca 0C27     		movs	r7, #12
 554              	.LBE114:
 555              	.LBE113:
 556              	.LBB118:
 557              	.LBB112:
 244:./BSP/system.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 558              		.loc 1 244 23 view .LVU264
 559 00cc CDE90923 		strd	r2, r3, [sp, #36]
 253:./BSP/system.c **** 
 560              		.loc 1 253 3 view .LVU265
 561 00d0 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 562              	.LVL21:
 255:./BSP/system.c **** }
 563              		.loc 1 255 3 is_stmt 1 view .LVU266
ARM GAS  /tmp/ccwA8LBZ.s 			page 22


 564 00d4 0420     		movs	r0, #4
 565 00d6 FFF7FEFF 		bl	HAL_MPU_Enable
 566              	.LVL22:
 567              	.LBE112:
 568              	.LBE118:
  45:./BSP/system.c **** 
 569              		.loc 1 45 3 view .LVU267
 570 00da FFF7FEFF 		bl	HAL_Init
 571              	.LVL23:
  47:./BSP/system.c ****   __HAL_RCC_CRC_CLK_ENABLE();
 572              		.loc 1 47 3 view .LVU268
 573 00de FFF7FEFF 		bl	SystemClock_Config
 574              	.LVL24:
  48:./BSP/system.c **** 
 575              		.loc 1 48 3 view .LVU269
 576              	.LBB119:
  48:./BSP/system.c **** 
 577              		.loc 1 48 3 view .LVU270
  48:./BSP/system.c **** 
 578              		.loc 1 48 3 view .LVU271
 579 00e2 D5F8E030 		ldr	r3, [r5, #224]
 580              	.LBE119:
 581              	.LBB120:
 582              	.LBB115:
 260:./BSP/system.c **** 
 583              		.loc 1 260 28 is_stmt 0 view .LVU272
 584 00e6 2146     		mov	r1, r4
 585 00e8 9C22     		movs	r2, #156
 586              	.LBE115:
 587              	.LBE120:
 588              	.LBB121:
  48:./BSP/system.c **** 
 589              		.loc 1 48 3 view .LVU273
 590 00ea 43F40023 		orr	r3, r3, #524288
 591              	.LBE121:
 592              	.LBB122:
 593              	.LBB116:
 260:./BSP/system.c **** 
 594              		.loc 1 260 28 view .LVU274
 595 00ee 11A8     		add	r0, sp, #68
 596              	.LBE116:
 597              	.LBE122:
 598              	.LBB123:
  48:./BSP/system.c **** 
 599              		.loc 1 48 3 view .LVU275
 600 00f0 C5F8E030 		str	r3, [r5, #224]
  48:./BSP/system.c **** 
 601              		.loc 1 48 3 is_stmt 1 view .LVU276
 602 00f4 D5F8E030 		ldr	r3, [r5, #224]
 603 00f8 03F40023 		and	r3, r3, #524288
 604 00fc 0193     		str	r3, [sp, #4]
  48:./BSP/system.c **** 
 605              		.loc 1 48 3 view .LVU277
 606 00fe 019B     		ldr	r3, [sp, #4]
 607              	.LBE123:
  48:./BSP/system.c **** 
 608              		.loc 1 48 3 view .LVU278
ARM GAS  /tmp/ccwA8LBZ.s 			page 23


  50:./BSP/system.c **** 
 609              		.loc 1 50 3 view .LVU279
 610              	.LBB124:
 611              	.LBI113:
 258:./BSP/system.c **** {
 612              		.loc 1 258 13 view .LVU280
 613              	.LBB117:
 260:./BSP/system.c **** 
 614              		.loc 1 260 3 view .LVU281
 260:./BSP/system.c **** 
 615              		.loc 1 260 28 is_stmt 0 view .LVU282
 616 0100 FFF7FEFF 		bl	memset
 617              	.LVL25:
 264:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 618              		.loc 1 264 3 is_stmt 1 view .LVU283
 271:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 619              		.loc 1 271 39 is_stmt 0 view .LVU284
 620 0104 2022     		movs	r2, #32
 265:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 621              		.loc 1 265 34 view .LVU285
 622 0106 0223     		movs	r3, #2
 264:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 623              		.loc 1 264 44 view .LVU286
 624 0108 4FF4002C 		mov	ip, #524288
 270:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 625              		.loc 1 270 36 view .LVU287
 626 010c C021     		movs	r1, #192
 274:./BSP/system.c ****   {
 627              		.loc 1 274 7 view .LVU288
 628 010e 0DEB0200 		add	r0, sp, r2
 272:./BSP/system.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 629              		.loc 1 272 38 view .LVU289
 630 0112 1094     		str	r4, [sp, #64]
 273:./BSP/system.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 631              		.loc 1 273 41 view .LVU290
 632 0114 3194     		str	r4, [sp, #196]
 269:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 633              		.loc 1 269 34 view .LVU291
 634 0116 0D93     		str	r3, [sp, #52]
 266:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 635              		.loc 1 266 34 view .LVU292
 636 0118 0A97     		str	r7, [sp, #40]
 265:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 637              		.loc 1 265 34 view .LVU293
 638 011a CDE908C3 		strd	ip, r3, [sp, #32]
 266:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 639              		.loc 1 266 3 is_stmt 1 view .LVU294
 267:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 640              		.loc 1 267 3 view .LVU295
 268:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 641              		.loc 1 268 3 view .LVU296
 269:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 642              		.loc 1 269 3 view .LVU297
 270:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 643              		.loc 1 270 3 view .LVU298
 268:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 644              		.loc 1 268 34 is_stmt 0 view .LVU299
ARM GAS  /tmp/ccwA8LBZ.s 			page 24


 645 011e CDE90B33 		strd	r3, r3, [sp, #44]
 271:./BSP/system.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 646              		.loc 1 271 39 view .LVU300
 647 0122 CDE90E12 		strd	r1, r2, [sp, #56]
 272:./BSP/system.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 648              		.loc 1 272 3 is_stmt 1 view .LVU301
 273:./BSP/system.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 649              		.loc 1 273 3 view .LVU302
 274:./BSP/system.c ****   {
 650              		.loc 1 274 3 view .LVU303
 274:./BSP/system.c ****   {
 651              		.loc 1 274 7 is_stmt 0 view .LVU304
 652 0126 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 653              	.LVL26:
 274:./BSP/system.c ****   {
 654              		.loc 1 274 6 view .LVU305
 655 012a 0446     		mov	r4, r0
 656 012c 0028     		cmp	r0, #0
 657 012e 40F0F580 		bne	.L20
 658              	.LBE117:
 659              	.LBE124:
  52:./BSP/system.c **** 
 660              		.loc 1 52 3 is_stmt 1 view .LVU306
 661              	.LBB125:
  52:./BSP/system.c **** 
 662              		.loc 1 52 3 view .LVU307
  52:./BSP/system.c **** 
 663              		.loc 1 52 3 view .LVU308
 664 0132 D5F8E030 		ldr	r3, [r5, #224]
 665 0136 43F00073 		orr	r3, r3, #33554432
 666 013a C5F8E030 		str	r3, [r5, #224]
  52:./BSP/system.c **** 
 667              		.loc 1 52 3 view .LVU309
 668 013e D5F8E030 		ldr	r3, [r5, #224]
 669              	.LBE125:
  59:./BSP/system.c ****   if ( timeout < 0 )
 670              		.loc 1 59 10 is_stmt 0 view .LVU310
 671 0142 7E4D     		ldr	r5, .L40
 672              	.LBB126:
  52:./BSP/system.c **** 
 673              		.loc 1 52 3 view .LVU311
 674 0144 03F00073 		and	r3, r3, #33554432
 675 0148 0293     		str	r3, [sp, #8]
  52:./BSP/system.c **** 
 676              		.loc 1 52 3 is_stmt 1 view .LVU312
 677 014a 029B     		ldr	r3, [sp, #8]
 678              	.LBE126:
  52:./BSP/system.c **** 
 679              		.loc 1 52 3 view .LVU313
  54:./BSP/system.c **** 
 680              		.loc 1 54 3 view .LVU314
 681 014c FFF7FEFF 		bl	HAL_HSEM_FastTake
 682              	.LVL27:
  56:./BSP/system.c **** 
 683              		.loc 1 56 3 view .LVU315
 684 0150 2146     		mov	r1, r4
 685 0152 2046     		mov	r0, r4
ARM GAS  /tmp/ccwA8LBZ.s 			page 25


 686 0154 FFF7FEFF 		bl	HAL_HSEM_Release
 687              	.LVL28:
  58:./BSP/system.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 688              		.loc 1 58 3 view .LVU316
  59:./BSP/system.c ****   if ( timeout < 0 )
 689              		.loc 1 59 3 view .LVU317
  59:./BSP/system.c ****   if ( timeout < 0 )
 690              		.loc 1 59 8 is_stmt 0 view .LVU318
 691 0158 3346     		mov	r3, r6
 692 015a 02E0     		b	.L22
 693              	.LVL29:
 694              	.L38:
  59:./BSP/system.c ****   if ( timeout < 0 )
 695              		.loc 1 59 57 discriminator 1 view .LVU319
 696 015c 013B     		subs	r3, r3, #1
 697              	.LVL30:
  59:./BSP/system.c ****   if ( timeout < 0 )
 698              		.loc 1 59 57 discriminator 1 view .LVU320
 699 015e 00F0DE80 		beq	.L23
 700              	.LVL31:
 701              	.L22:
  59:./BSP/system.c ****   if ( timeout < 0 )
 702              		.loc 1 59 76 is_stmt 1 discriminator 2 view .LVU321
  59:./BSP/system.c ****   if ( timeout < 0 )
 703              		.loc 1 59 8 discriminator 2 view .LVU322
  59:./BSP/system.c ****   if ( timeout < 0 )
 704              		.loc 1 59 10 is_stmt 0 discriminator 2 view .LVU323
 705 0162 2A68     		ldr	r2, [r5]
  59:./BSP/system.c ****   if ( timeout < 0 )
 706              		.loc 1 59 8 discriminator 2 view .LVU324
 707 0164 1704     		lsls	r7, r2, #16
 708 0166 F9D5     		bpl	.L38
 709              	.LVL32:
  65:./BSP/system.c **** }
 710              		.loc 1 65 3 is_stmt 1 view .LVU325
 711              	.LBB127:
 712              	.LBI127:
  68:./BSP/system.c **** {
 713              		.loc 1 68 13 view .LVU326
 714              	.LBE127:
  73:./BSP/system.c ****   //RTC init
 715              		.loc 1 73 3 view .LVU327
 716              	.LBB175:
 717              	.LBB128:
 718              	.LBI128:
 324:./BSP/system.c **** {
 719              		.loc 1 324 17 view .LVU328
 720              	.LBB129:
 326:./BSP/system.c **** 
 721              		.loc 1 326 3 view .LVU329
 328:./BSP/system.c **** 
 722              		.loc 1 328 3 view .LVU330
 331:./BSP/system.c **** 
 723              		.loc 1 331 4 view .LVU331
 724              	.LBB130:
 331:./BSP/system.c **** 
 725              		.loc 1 331 4 view .LVU332
ARM GAS  /tmp/ccwA8LBZ.s 			page 26


 331:./BSP/system.c **** 
 726              		.loc 1 331 4 view .LVU333
 727 0168 D5F8E030 		ldr	r3, [r5, #224]
 728              	.LBE130:
 333:./BSP/system.c ****   memset(&sConfig, 0, sizeof(sConfig));
 729              		.loc 1 333 3 is_stmt 0 view .LVU334
 730 016c 6022     		movs	r2, #96
 731 016e 7B4C     		ldr	r4, .L40+32
 732 0170 0021     		movs	r1, #0
 733              	.LBB131:
 331:./BSP/system.c **** 
 734              		.loc 1 331 4 view .LVU335
 735 0172 43F08073 		orr	r3, r3, #16777216
 736              	.LBE131:
 340:./BSP/system.c **** 
 737              		.loc 1 340 3 view .LVU336
 738 0176 7A4E     		ldr	r6, .L40+36
 333:./BSP/system.c ****   memset(&sConfig, 0, sizeof(sConfig));
 739              		.loc 1 333 3 view .LVU337
 740 0178 201D     		adds	r0, r4, #4
 342:./BSP/system.c ****   AdcHandle.Init.Resolution               = ADC_RESOLUTION_12B;
 741              		.loc 1 342 43 view .LVU338
 742 017a 4FF44037 		mov	r7, #196608
 743              	.LBB132:
 331:./BSP/system.c **** 
 744              		.loc 1 331 4 view .LVU339
 745 017e C5F8E030 		str	r3, [r5, #224]
 331:./BSP/system.c **** 
 746              		.loc 1 331 4 is_stmt 1 view .LVU340
 747 0182 D5F8E030 		ldr	r3, [r5, #224]
 748              	.LBE132:
 356:./BSP/system.c **** 
 749              		.loc 1 356 39 is_stmt 0 view .LVU341
 750 0186 774D     		ldr	r5, .L40+40
 751              	.LBB133:
 331:./BSP/system.c **** 
 752              		.loc 1 331 4 view .LVU342
 753 0188 03F08073 		and	r3, r3, #16777216
 754 018c 0793     		str	r3, [sp, #28]
 331:./BSP/system.c **** 
 755              		.loc 1 331 4 is_stmt 1 view .LVU343
 756 018e 079B     		ldr	r3, [sp, #28]
 757              	.LBE133:
 331:./BSP/system.c **** 
 758              		.loc 1 331 4 view .LVU344
 333:./BSP/system.c ****   memset(&sConfig, 0, sizeof(sConfig));
 759              		.loc 1 333 3 view .LVU345
 760 0190 FFF7FEFF 		bl	memset
 761              	.LVL33:
 334:./BSP/system.c **** 
 762              		.loc 1 334 3 view .LVU346
 763 0194 0023     		movs	r3, #0
 337:./BSP/system.c **** 
 764              		.loc 1 337 43 is_stmt 0 view .LVU347
 765 0196 744A     		ldr	r2, .L40+44
 348:./BSP/system.c ****   AdcHandle.Init.EOCSelection             = ADC_EOC_SEQ_CONV;
 766              		.loc 1 348 43 view .LVU348
ARM GAS  /tmp/ccwA8LBZ.s 			page 27


 767 0198 4FF48060 		mov	r0, #1024
 353:./BSP/system.c ****   AdcHandle.Init.Overrun                  = ADC_OVR_DATA_OVERWRITTEN;
 768              		.loc 1 353 43 view .LVU349
 769 019c 4FF48071 		mov	r1, #256
 334:./BSP/system.c **** 
 770              		.loc 1 334 3 view .LVU350
 771 01a0 0E93     		str	r3, [sp, #56]
 337:./BSP/system.c **** 
 772              		.loc 1 337 3 is_stmt 1 view .LVU351
 340:./BSP/system.c **** 
 773              		.loc 1 340 3 view .LVU352
 337:./BSP/system.c **** 
 774              		.loc 1 337 43 is_stmt 0 view .LVU353
 775 01a2 2260     		str	r2, [r4]
 334:./BSP/system.c **** 
 776              		.loc 1 334 3 view .LVU354
 777 01a4 CDE90833 		strd	r3, r3, [sp, #32]
 778 01a8 CDE90A33 		strd	r3, r3, [sp, #40]
 779 01ac CDE90C33 		strd	r3, r3, [sp, #48]
 340:./BSP/system.c **** 
 780              		.loc 1 340 3 view .LVU355
 781 01b0 B268     		ldr	r2, [r6, #8]
 348:./BSP/system.c ****   AdcHandle.Init.EOCSelection             = ADC_EOC_SEQ_CONV;
 782              		.loc 1 348 43 view .LVU356
 783 01b2 6062     		str	r0, [r4, #36]
 340:./BSP/system.c **** 
 784              		.loc 1 340 3 view .LVU357
 785 01b4 6D48     		ldr	r0, .L40+48
 342:./BSP/system.c ****   AdcHandle.Init.Resolution               = ADC_RESOLUTION_12B;
 786              		.loc 1 342 43 view .LVU358
 787 01b6 6760     		str	r7, [r4, #4]
 354:./BSP/system.c **** 
 788              		.loc 1 354 43 view .LVU359
 789 01b8 4FF48057 		mov	r7, #4096
 340:./BSP/system.c **** 
 790              		.loc 1 340 3 view .LVU360
 791 01bc 1040     		ands	r0, r0, r2
 356:./BSP/system.c **** 
 792              		.loc 1 356 39 view .LVU361
 793 01be 2A68     		ldr	r2, [r5]
 353:./BSP/system.c ****   AdcHandle.Init.Overrun                  = ADC_OVR_DATA_OVERWRITTEN;
 794              		.loc 1 353 43 view .LVU362
 795 01c0 A182     		strh	r1, [r4, #20]	@ movhi
 356:./BSP/system.c **** 
 796              		.loc 1 356 39 view .LVU363
 797 01c2 42F44001 		orr	r1, r2, #12582912
 340:./BSP/system.c **** 
 798              		.loc 1 340 3 view .LVU364
 799 01c6 B060     		str	r0, [r6, #8]
 342:./BSP/system.c ****   AdcHandle.Init.Resolution               = ADC_RESOLUTION_12B;
 800              		.loc 1 342 3 is_stmt 1 view .LVU365
 343:./BSP/system.c ****   AdcHandle.Init.ScanConvMode             = ENABLE;
 801              		.loc 1 343 3 view .LVU366
 344:./BSP/system.c ****   AdcHandle.Init.ContinuousConvMode       = ENABLE;
 802              		.loc 1 344 3 view .LVU367
 345:./BSP/system.c ****   AdcHandle.Init.DiscontinuousConvMode    = DISABLE;
 803              		.loc 1 345 3 view .LVU368
ARM GAS  /tmp/ccwA8LBZ.s 			page 28


 346:./BSP/system.c ****   AdcHandle.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 804              		.loc 1 346 3 view .LVU369
 350:./BSP/system.c ****   AdcHandle.Init.NbrOfDiscConversion      = 1;
 805              		.loc 1 350 43 is_stmt 0 view .LVU370
 806 01c8 0122     		movs	r2, #1
 354:./BSP/system.c **** 
 807              		.loc 1 354 43 view .LVU371
 808 01ca 2763     		str	r7, [r4, #48]
 356:./BSP/system.c **** 
 809              		.loc 1 356 39 view .LVU372
 810 01cc 2960     		str	r1, [r5]
 343:./BSP/system.c ****   AdcHandle.Init.ScanConvMode             = ENABLE;
 811              		.loc 1 343 43 view .LVU373
 812 01ce 0821     		movs	r1, #8
 358:./BSP/system.c ****   if (ret == HAL_OK)
 813              		.loc 1 358 9 view .LVU374
 814 01d0 2046     		mov	r0, r4
 346:./BSP/system.c ****   AdcHandle.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 815              		.loc 1 346 43 view .LVU375
 816 01d2 2377     		strb	r3, [r4, #28]
 347:./BSP/system.c ****   AdcHandle.Init.ExternalTrigConv         = ADC_EXTERNALTRIG_T1_CC1;
 817              		.loc 1 347 3 is_stmt 1 view .LVU376
 350:./BSP/system.c ****   AdcHandle.Init.NbrOfDiscConversion      = 1;
 818              		.loc 1 350 43 is_stmt 0 view .LVU377
 819 01d4 A261     		str	r2, [r4, #24]
 351:./BSP/system.c ****   AdcHandle.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 820              		.loc 1 351 3 is_stmt 1 view .LVU378
 351:./BSP/system.c ****   AdcHandle.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 821              		.loc 1 351 43 is_stmt 0 view .LVU379
 822 01d6 2262     		str	r2, [r4, #32]
 352:./BSP/system.c ****   AdcHandle.Init.LowPowerAutoWait         = DISABLE;
 823              		.loc 1 352 3 is_stmt 1 view .LVU380
 353:./BSP/system.c ****   AdcHandle.Init.Overrun                  = ADC_OVR_DATA_OVERWRITTEN;
 824              		.loc 1 353 3 view .LVU381
 354:./BSP/system.c **** 
 825              		.loc 1 354 3 view .LVU382
 356:./BSP/system.c **** 
 826              		.loc 1 356 3 view .LVU383
 358:./BSP/system.c ****   if (ret == HAL_OK)
 827              		.loc 1 358 3 view .LVU384
 349:./BSP/system.c ****   AdcHandle.Init.NbrOfConversion          = 1;
 828              		.loc 1 349 43 is_stmt 0 view .LVU385
 829 01d8 2161     		str	r1, [r4, #16]
 352:./BSP/system.c ****   AdcHandle.Init.LowPowerAutoWait         = DISABLE;
 830              		.loc 1 352 43 view .LVU386
 831 01da C4E90A33 		strd	r3, r3, [r4, #40]
 343:./BSP/system.c ****   AdcHandle.Init.ScanConvMode             = ENABLE;
 832              		.loc 1 343 43 view .LVU387
 833 01de C4E90212 		strd	r1, r2, [r4, #8]
 358:./BSP/system.c ****   if (ret == HAL_OK)
 834              		.loc 1 358 9 view .LVU388
 835 01e2 FFF7FEFF 		bl	HAL_ADC_Init
 836              	.LVL34:
 359:./BSP/system.c ****   {
 837              		.loc 1 359 3 is_stmt 1 view .LVU389
 359:./BSP/system.c ****   {
 838              		.loc 1 359 6 is_stmt 0 view .LVU390
ARM GAS  /tmp/ccwA8LBZ.s 			page 29


 839 01e6 0346     		mov	r3, r0
 840 01e8 0028     		cmp	r0, #0
 841 01ea 00F0CB80 		beq	.L39
 842              	.LVL35:
 843              	.L24:
 371:./BSP/system.c **** }
 844              		.loc 1 371 3 is_stmt 1 view .LVU391
 845              	.LBE129:
 846              	.LBE128:
 847              	.LBE175:
  76:./BSP/system.c ****   //Enable L1 cache
 848              		.loc 1 76 3 view .LVU392
 849              	.LBB176:
 850              	.LBB135:
 851              	.LBI135:
 305:./BSP/system.c **** {
 852              		.loc 1 305 13 view .LVU393
 853              	.LBB136:
 307:./BSP/system.c **** 
 854              		.loc 1 307 3 view .LVU394
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 855              		.loc 1 310 3 view .LVU395
 856              	.LBB137:
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 857              		.loc 1 310 3 view .LVU396
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 858              		.loc 1 310 3 view .LVU397
 859 01ee 534B     		ldr	r3, .L40
 860              	.LBE137:
 318:./BSP/system.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 861              		.loc 1 318 24 is_stmt 0 view .LVU398
 862 01f0 0022     		movs	r2, #0
 316:./BSP/system.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 863              		.loc 1 316 23 view .LVU399
 864 01f2 4FF48075 		mov	r5, #256
 317:./BSP/system.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 865              		.loc 1 317 24 view .LVU400
 866 01f6 0224     		movs	r4, #2
 867              	.LBB138:
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 868              		.loc 1 310 3 view .LVU401
 869 01f8 D3F8E000 		ldr	r0, [r3, #224]
 870              	.LBE138:
 321:./BSP/system.c **** }
 871              		.loc 1 321 3 view .LVU402
 872 01fc 08A9     		add	r1, sp, #32
 873              	.LBB139:
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 874              		.loc 1 310 3 view .LVU403
 875 01fe 40F00100 		orr	r0, r0, #1
 876 0202 C3F8E000 		str	r0, [r3, #224]
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 877              		.loc 1 310 3 is_stmt 1 view .LVU404
 878 0206 D3F8E000 		ldr	r0, [r3, #224]
 879 020a 00F00100 		and	r0, r0, #1
 880 020e 0390     		str	r0, [sp, #12]
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccwA8LBZ.s 			page 30


 881              		.loc 1 310 3 view .LVU405
 882 0210 0398     		ldr	r0, [sp, #12]
 883              	.LBE139:
 310:./BSP/system.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 884              		.loc 1 310 3 view .LVU406
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 885              		.loc 1 311 3 view .LVU407
 886              	.LBB140:
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 887              		.loc 1 311 3 view .LVU408
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 888              		.loc 1 311 3 view .LVU409
 889 0212 D3F8E000 		ldr	r0, [r3, #224]
 890 0216 40F00400 		orr	r0, r0, #4
 891 021a C3F8E000 		str	r0, [r3, #224]
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 892              		.loc 1 311 3 view .LVU410
 893 021e D3F8E000 		ldr	r0, [r3, #224]
 894 0222 00F00400 		and	r0, r0, #4
 895 0226 0490     		str	r0, [sp, #16]
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 896              		.loc 1 311 3 view .LVU411
 897 0228 0498     		ldr	r0, [sp, #16]
 898              	.LBE140:
 311:./BSP/system.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 899              		.loc 1 311 3 view .LVU412
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 900              		.loc 1 312 3 view .LVU413
 901              	.LBB141:
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 902              		.loc 1 312 3 view .LVU414
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 903              		.loc 1 312 3 view .LVU415
 904 022a D3F8E000 		ldr	r0, [r3, #224]
 905 022e 40F08000 		orr	r0, r0, #128
 906 0232 C3F8E000 		str	r0, [r3, #224]
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 907              		.loc 1 312 3 view .LVU416
 908 0236 D3F8E000 		ldr	r0, [r3, #224]
 909 023a 00F08000 		and	r0, r0, #128
 910 023e 0590     		str	r0, [sp, #20]
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 911              		.loc 1 312 3 view .LVU417
 912 0240 0598     		ldr	r0, [sp, #20]
 913              	.LBE141:
 312:./BSP/system.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 914              		.loc 1 312 3 view .LVU418
 313:./BSP/system.c **** 
 915              		.loc 1 313 3 view .LVU419
 916              	.LBB142:
 313:./BSP/system.c **** 
 917              		.loc 1 313 3 view .LVU420
 313:./BSP/system.c **** 
 918              		.loc 1 313 3 view .LVU421
 919 0242 D3F8E000 		ldr	r0, [r3, #224]
 920 0246 40F00800 		orr	r0, r0, #8
 921 024a C3F8E000 		str	r0, [r3, #224]
ARM GAS  /tmp/ccwA8LBZ.s 			page 31


 313:./BSP/system.c **** 
 922              		.loc 1 313 3 view .LVU422
 923 024e D3F8E030 		ldr	r3, [r3, #224]
 924              	.LBE142:
 321:./BSP/system.c **** }
 925              		.loc 1 321 3 is_stmt 0 view .LVU423
 926 0252 4748     		ldr	r0, .L40+52
 927              	.LBB143:
 313:./BSP/system.c **** 
 928              		.loc 1 313 3 view .LVU424
 929 0254 03F00803 		and	r3, r3, #8
 930              	.LBE143:
 320:./BSP/system.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 931              		.loc 1 320 29 view .LVU425
 932 0258 0C92     		str	r2, [sp, #48]
 316:./BSP/system.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 933              		.loc 1 316 23 view .LVU426
 934 025a 0895     		str	r5, [sp, #32]
 935              	.LBB144:
 313:./BSP/system.c **** 
 936              		.loc 1 313 3 view .LVU427
 937 025c 0693     		str	r3, [sp, #24]
 313:./BSP/system.c **** 
 938              		.loc 1 313 3 is_stmt 1 view .LVU428
 939 025e 069B     		ldr	r3, [sp, #24]
 940              	.LBE144:
 313:./BSP/system.c **** 
 941              		.loc 1 313 3 view .LVU429
 316:./BSP/system.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 942              		.loc 1 316 3 view .LVU430
 317:./BSP/system.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 317 3 view .LVU431
 318:./BSP/system.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 944              		.loc 1 318 3 view .LVU432
 317:./BSP/system.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 945              		.loc 1 317 24 is_stmt 0 view .LVU433
 946 0260 0994     		str	r4, [sp, #36]
 319:./BSP/system.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 947              		.loc 1 319 25 view .LVU434
 948 0262 CDE90A22 		strd	r2, r2, [sp, #40]
 320:./BSP/system.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 949              		.loc 1 320 3 is_stmt 1 view .LVU435
 321:./BSP/system.c **** }
 950              		.loc 1 321 3 view .LVU436
 951 0266 FFF7FEFF 		bl	HAL_GPIO_Init
 952              	.LVL36:
 953              	.LBE136:
 954              	.LBE135:
 955              	.LBE176:
  78:./BSP/system.c ****   //LCD init
 956              		.loc 1 78 3 view .LVU437
 957              	.LBB177:
 958              	.LBB145:
 959              	.LBI145:
 280:./BSP/system.c **** {
 960              		.loc 1 280 13 view .LVU438
 961              	.LBE145:
ARM GAS  /tmp/ccwA8LBZ.s 			page 32


 962              	.LBE177:
 283:./BSP/system.c **** 
 963              		.loc 1 283 3 view .LVU439
 964              	.LBB178:
 965              	.LBB170:
 966              	.LBB146:
 967              	.LBI146:
 968              		.file 2 "./Libraries/CMSIS/Core/Include/core_cm7.h"
   1:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @file     core_cm7.h
   3:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @version  V5.1.1
   5:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @date     28. March 2019
   6:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*
   8:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  10:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  12:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  16:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  18:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  24:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  25:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined (__clang__)
  28:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
  30:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  31:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  34:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include <stdint.h>
  35:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  36:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
  37:./Libraries/CMSIS/Core/Include/core_cm7.h ****  extern "C" {
  38:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
  39:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  40:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
  41:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./Libraries/CMSIS/Core/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  44:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  47:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 33


  50:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  53:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  54:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  55:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
  56:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                 CMSIS definitions
  57:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
  58:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
  59:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
  61:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  62:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  63:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include "cmsis_version.h"
  64:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  65:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:./Libraries/CMSIS/Core/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  71:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  73:./Libraries/CMSIS/Core/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./Libraries/CMSIS/Core/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
  76:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
  81:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
  84:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
  85:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
  87:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  88:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __ARM_FP
  90:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
  93:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
  96:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
  97:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
  99:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 100:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 105:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccwA8LBZ.s 			page 34


 107:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 108:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 109:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 111:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 112:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 117:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 120:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 121:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 123:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 124:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 129:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 132:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 133:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 135:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 136:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 141:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 144:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 145:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 147:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 148:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 153:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 156:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 157:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 159:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 160:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 161:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 162:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 35


 164:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 165:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 166:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
 167:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 168:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 169:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 171:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 173:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 176:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 177:./Libraries/CMSIS/Core/Include/core_cm7.h ****  extern "C" {
 178:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 179:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 180:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* check device defines and use defaults */
 181:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 186:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 187:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 191:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 192:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 196:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 197:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 201:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 202:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 206:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 207:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 211:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 212:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 216:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 217:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
ARM GAS  /tmp/ccwA8LBZ.s 			page 36


 221:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 222:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 223:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 225:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 227:./Libraries/CMSIS/Core/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
 231:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 232:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
 234:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 236:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 239:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 244:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 246:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 247:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 248:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
 249:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                 Register Abstraction
 250:./Libraries/CMSIS/Core/Include/core_cm7.h ****   Core Register contain:
 251:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Register
 252:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core NVIC Register
 253:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SCB Register
 254:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SysTick Register
 255:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Debug Register
 256:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core MPU Register
 257:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core FPU Register
 258:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
 259:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 260:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
 263:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 264:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 265:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 269:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 270:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 271:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 272:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 274:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 275:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 276:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 277:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
ARM GAS  /tmp/ccwA8LBZ.s 			page 37


 278:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:./Libraries/CMSIS/Core/Include/core_cm7.h **** } APSR_Type;
 289:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 290:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* APSR Register Definitions */
 291:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 294:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 297:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 300:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 303:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 306:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 309:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 310:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 311:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 313:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 314:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 315:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 316:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 317:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:./Libraries/CMSIS/Core/Include/core_cm7.h **** } IPSR_Type;
 322:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 323:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 327:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 328:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 329:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 331:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 332:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 333:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 334:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
ARM GAS  /tmp/ccwA8LBZ.s 			page 38


 335:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:./Libraries/CMSIS/Core/Include/core_cm7.h **** } xPSR_Type;
 350:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 351:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 355:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 358:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 361:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 364:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 367:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 370:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 373:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 376:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 379:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 382:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 383:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 384:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 386:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 387:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 388:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 389:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 390:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
ARM GAS  /tmp/ccwA8LBZ.s 			page 39


 392:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:./Libraries/CMSIS/Core/Include/core_cm7.h **** } CONTROL_Type;
 397:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 398:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 402:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 405:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 408:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 410:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 411:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 412:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 416:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 417:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 418:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 419:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 421:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 422:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 423:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[24U];
 427:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:./Libraries/CMSIS/Core/Include/core_cm7.h **** }  NVIC_Type;
 437:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 438:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 442:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 444:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 445:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 446:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
ARM GAS  /tmp/ccwA8LBZ.s 			page 40


 449:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 450:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 451:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 452:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 453:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 455:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 456:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 457:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
ARM GAS  /tmp/ccwA8LBZ.s 			page 41


 506:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SCB_Type;
 508:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 509:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 513:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 516:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 519:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 522:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 525:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 529:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 532:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 535:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 538:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 541:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 544:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 547:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 550:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 553:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 556:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 560:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
ARM GAS  /tmp/ccwA8LBZ.s 			page 42


 563:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 564:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 567:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 570:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 573:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 576:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 579:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 582:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 586:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 589:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 592:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 596:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 599:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 602:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 605:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 608:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 611:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 614:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 617:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 43


 620:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 624:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 627:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 630:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 633:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 636:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 639:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 642:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 645:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 648:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 651:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 654:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 657:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 660:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 663:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 667:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 670:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 673:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 44


 677:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 680:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 683:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 686:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 689:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 692:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 696:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 699:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 702:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 705:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 708:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 711:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 714:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 718:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 721:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 724:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 727:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 730:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 733:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
ARM GAS  /tmp/ccwA8LBZ.s 			page 45


 734:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 737:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 740:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 743:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 747:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 750:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 753:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 756:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 759:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 763:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 766:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 770:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 773:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 776:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 779:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 782:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 786:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 789:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
ARM GAS  /tmp/ccwA8LBZ.s 			page 46


 791:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 792:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 795:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 798:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 801:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 804:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 808:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 811:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 815:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 819:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 822:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 826:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 829:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 833:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 836:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 840:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 843:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 846:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
ARM GAS  /tmp/ccwA8LBZ.s 			page 47


 848:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 849:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 853:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 856:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 859:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 862:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 866:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 869:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 873:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 876:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 879:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 883:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 886:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 889:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 893:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 896:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 899:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 902:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 48


 905:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 908:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 910:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 911:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 912:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 916:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 917:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 918:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 919:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 921:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 922:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 923:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SCnSCB_Type;
 927:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 928:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 932:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
 934:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
 935:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 936:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
 937:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
 938:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 939:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
 940:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
 941:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 942:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
 943:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
 944:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 945:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
 946:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
 947:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 948:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
 949:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
 950:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 951:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 952:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 953:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 954:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 955:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 956:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 957:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 958:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 959:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 960:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 961:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
ARM GAS  /tmp/ccwA8LBZ.s 			page 49


 962:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 963:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 964:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 965:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 966:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 967:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 968:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 969:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 970:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 971:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 972:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 973:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 974:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 975:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 976:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 977:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 978:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 979:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 980:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 981:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 982:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 983:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 984:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 985:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SysTick_Type;
 986:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 987:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 988:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 989:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 990:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 991:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 992:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 993:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 994:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 995:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 996:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 997:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 998:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 999:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1000:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
1001:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1002:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1003:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1004:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Current Register Definitions */
1005:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1006:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1007:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1008:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
1009:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1010:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1011:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1012:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1013:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1014:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1015:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1016:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1017:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1018:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  /tmp/ccwA8LBZ.s 			page 50


1019:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1020:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1021:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1022:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1023:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1024:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1025:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1026:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1027:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1028:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1029:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1030:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1031:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1032:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1033:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  union
1034:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1035:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1036:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1037:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1038:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1039:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1041:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1042:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1043:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1044:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1045:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[32U];
1046:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1047:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1048:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1049:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1050:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1051:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1052:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1053:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1054:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1055:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1056:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1057:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1058:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1059:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1060:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1061:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1062:./Libraries/CMSIS/Core/Include/core_cm7.h **** } ITM_Type;
1063:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1064:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1065:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1066:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1067:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1068:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1069:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1070:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1071:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1072:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1073:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1074:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1075:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
ARM GAS  /tmp/ccwA8LBZ.s 			page 51


1076:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1077:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1078:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1079:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1080:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1081:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1082:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1083:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1084:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1085:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1086:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1087:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1088:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1089:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1090:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1091:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1092:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1093:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1094:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1095:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1096:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1097:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1098:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1099:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1100:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1101:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1102:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1103:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1104:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1105:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1106:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1107:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1108:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1109:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1110:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1111:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1112:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1113:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1114:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1115:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1116:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1117:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1118:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1119:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1120:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1121:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1122:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1123:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1124:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1125:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1126:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1127:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1128:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1129:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1130:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1131:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1132:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
ARM GAS  /tmp/ccwA8LBZ.s 			page 52


1133:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1134:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1135:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1136:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1137:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1138:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1139:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1140:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1141:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1142:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1143:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1144:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1145:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1146:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1147:./Libraries/CMSIS/Core/Include/core_cm7.h **** } DWT_Type;
1148:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1149:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Control Register Definitions */
1150:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1151:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1152:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1153:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1154:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1155:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1156:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1157:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1158:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1159:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1160:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1161:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1162:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1163:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1164:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1165:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1166:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1167:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1168:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1169:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1170:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1171:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1172:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1173:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1174:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1175:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1176:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1177:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1178:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1179:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1180:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1181:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1182:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1183:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1184:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1185:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1186:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1187:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1188:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1189:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
ARM GAS  /tmp/ccwA8LBZ.s 			page 53


1190:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1191:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1192:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1193:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1194:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1195:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1196:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1197:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1198:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1199:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1200:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1201:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1202:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1203:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1204:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1205:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1206:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1207:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1208:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1209:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1210:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1211:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1212:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1213:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1214:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1215:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1216:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1217:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1218:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1219:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1220:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1221:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1222:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1223:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1224:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1225:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1226:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1227:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1228:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1229:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1230:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1231:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1232:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1233:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1234:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1235:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1236:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1237:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1238:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1239:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1240:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1241:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1242:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1243:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1244:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1245:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1246:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 54


1247:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1248:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1249:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1250:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1251:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1252:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1253:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1254:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1255:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1256:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1257:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1258:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1259:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1260:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1261:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1262:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1263:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1264:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1265:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1266:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1267:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1268:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1269:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1270:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1271:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1272:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1273:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1274:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1275:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1276:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1277:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1278:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1279:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1280:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1281:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1282:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1283:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1284:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1285:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1286:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1287:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1288:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1289:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1290:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1291:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1292:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1293:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1294:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1295:./Libraries/CMSIS/Core/Include/core_cm7.h **** } TPI_Type;
1296:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1297:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1298:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1299:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1300:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1301:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1302:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1303:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
ARM GAS  /tmp/ccwA8LBZ.s 			page 55


1304:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1305:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1306:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1307:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1308:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1309:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1310:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1311:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1312:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1313:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1314:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1315:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1316:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1317:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1318:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1319:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1320:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1321:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1322:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1323:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1324:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1325:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1326:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1327:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1328:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1329:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1330:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1331:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1332:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1333:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1334:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1335:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1336:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1337:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1338:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1339:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1340:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1341:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1342:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1343:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1344:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1345:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1346:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1347:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1348:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1349:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1350:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1351:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1352:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1353:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1354:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1355:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1356:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1357:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1358:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1359:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1360:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccwA8LBZ.s 			page 56


1361:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1362:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1363:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1364:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1365:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1366:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1367:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1368:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1369:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1370:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1371:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1372:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1373:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1374:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1375:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1376:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1377:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1378:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1379:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1380:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1381:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1382:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1383:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1384:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1385:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1386:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1387:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1388:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1389:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1390:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1391:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1392:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1393:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1394:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1395:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1396:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1397:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1398:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1399:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1400:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1401:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1402:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1403:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1404:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1405:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1406:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1407:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1408:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1409:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1410:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1411:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1412:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1413:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1414:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1415:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1416:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1417:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
ARM GAS  /tmp/ccwA8LBZ.s 			page 57


1418:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1419:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1420:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1421:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1422:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1423:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1424:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1425:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1426:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1427:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1428:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1429:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1430:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1431:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1432:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1433:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1434:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1435:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1436:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1437:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1438:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1439:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1440:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1441:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1442:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1443:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1444:./Libraries/CMSIS/Core/Include/core_cm7.h **** } MPU_Type;
1445:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1446:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1447:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1448:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Type Register Definitions */
1449:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1450:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1451:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1452:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1453:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1454:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1455:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1456:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1457:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1458:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Control Register Definitions */
1459:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1460:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1461:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1462:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1463:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1464:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1465:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1466:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1467:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1468:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1469:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1470:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1471:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1472:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1473:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1474:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
ARM GAS  /tmp/ccwA8LBZ.s 			page 58


1475:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1476:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1477:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1478:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1479:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1480:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1481:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1482:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1483:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1484:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1485:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1486:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1487:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1488:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1489:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1490:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1491:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1492:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1493:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1494:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1495:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1496:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1497:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1498:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1499:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1500:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1501:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1502:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1503:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1504:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1505:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1506:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1507:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1508:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1509:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1510:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1511:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1512:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1513:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1514:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1515:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1516:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1517:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1518:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1519:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1520:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1521:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1522:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1523:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1524:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1525:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1526:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1527:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1528:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1529:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1530:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1531:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
ARM GAS  /tmp/ccwA8LBZ.s 			page 59


1532:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1533:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1534:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1535:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1536:./Libraries/CMSIS/Core/Include/core_cm7.h **** } FPU_Type;
1537:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1538:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1539:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1540:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1541:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1542:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1543:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1544:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1545:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1546:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1547:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1548:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1549:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1550:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1551:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1552:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1553:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1554:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1555:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1556:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1557:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1558:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1559:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1560:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1561:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1562:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1563:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1564:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1565:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1566:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1567:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1568:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1569:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1570:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1571:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1572:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1573:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1574:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1575:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1576:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1577:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1578:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1579:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1580:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1581:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1582:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1583:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1584:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1585:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1586:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1587:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1588:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
ARM GAS  /tmp/ccwA8LBZ.s 			page 60


1589:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1590:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1591:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1592:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1593:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1594:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1595:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1596:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1597:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1598:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1599:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1600:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1601:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1602:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1603:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1604:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1605:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1606:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1607:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1608:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1609:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1610:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1611:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1612:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1613:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1614:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1615:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1616:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1617:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1618:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1619:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1620:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1621:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1622:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1623:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1624:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1625:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1626:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1627:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1628:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1629:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1630:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1631:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1632:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1633:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1634:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1635:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1636:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1637:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1638:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1639:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1640:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1641:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1642:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1643:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1644:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1645:./Libraries/CMSIS/Core/Include/core_cm7.h **** } CoreDebug_Type;
ARM GAS  /tmp/ccwA8LBZ.s 			page 61


1646:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1647:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1648:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1649:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1650:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1651:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1652:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1653:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1654:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1655:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1656:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1657:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1658:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1659:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1660:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1661:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1662:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1663:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1664:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1665:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1666:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1667:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1668:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1669:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1670:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1671:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1672:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1673:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1674:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1675:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1676:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1677:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1678:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1679:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1680:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1681:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1682:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1683:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1684:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1685:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1686:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1687:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1688:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1689:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1690:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1691:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1692:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1693:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1694:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1695:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1696:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1697:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1698:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1699:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1700:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1701:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1702:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
ARM GAS  /tmp/ccwA8LBZ.s 			page 62


1703:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1704:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1705:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1706:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1707:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1708:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1709:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1710:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1711:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1712:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1713:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1714:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1715:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1716:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1717:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1718:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1719:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1720:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1721:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1722:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1723:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1724:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1725:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1726:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1727:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1728:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1729:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1730:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1731:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1732:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1733:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1734:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1735:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1736:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1737:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1738:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1739:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1740:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1741:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1742:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1743:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1744:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1745:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return           Masked and shifted value.
1746:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1747:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1748:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1749:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1750:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1751:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1752:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1753:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1754:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1755:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1756:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1757:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1758:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1759:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 63


1760:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1761:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1762:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1763:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1764:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1765:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1766:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1767:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1768:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1769:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1770:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1771:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1772:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1773:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1774:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1775:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1776:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1777:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1778:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1779:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1780:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1781:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1782:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1783:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1784:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1785:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1786:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1787:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1788:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1789:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
1790:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1791:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1792:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1793:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1794:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} */
1795:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1796:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1797:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1798:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
1799:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1800:./Libraries/CMSIS/Core/Include/core_cm7.h ****   Core Function Interface contains:
1801:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core NVIC Functions
1802:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SysTick Functions
1803:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Debug Functions
1804:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Register Access Functions
1805:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
1806:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1807:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1808:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1809:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1810:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1811:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1812:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1813:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1814:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1815:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1816:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
ARM GAS  /tmp/ccwA8LBZ.s 			page 64


1817:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1818:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1819:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1820:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1821:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1822:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1823:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
1824:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1825:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
1826:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1827:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1828:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1829:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1830:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1831:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1832:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1833:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1834:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1835:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1836:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1837:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1838:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1839:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1840:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1841:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1842:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1843:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
1844:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1845:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
1846:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1847:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1848:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1849:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1850:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1851:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1852:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1853:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1854:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1855:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1856:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1857:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1858:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1859:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1860:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1861:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1862:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1863:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Priority Grouping
1864:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1865:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1866:./Libraries/CMSIS/Core/Include/core_cm7.h ****            Only values from 0..7 are used.
1867:./Libraries/CMSIS/Core/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1868:./Libraries/CMSIS/Core/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1869:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1870:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1871:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1872:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1873:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t reg_value;
ARM GAS  /tmp/ccwA8LBZ.s 			page 65


1874:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1875:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1876:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1877:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1878:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1879:./Libraries/CMSIS/Core/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1880:./Libraries/CMSIS/Core/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1881:./Libraries/CMSIS/Core/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1882:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1883:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1884:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1885:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1886:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Priority Grouping
1887:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1888:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1889:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1890:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1891:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1892:./Libraries/CMSIS/Core/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1893:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1894:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1895:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1896:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1897:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Enable Interrupt
1898:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1899:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1900:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1901:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1902:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1903:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1904:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1905:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1906:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __COMPILER_BARRIER();
1907:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1908:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __COMPILER_BARRIER();
1909:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1910:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1911:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1912:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1913:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1914:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1915:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1916:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1917:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1918:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1919:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1920:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1921:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1922:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1923:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1924:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1925:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1926:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1927:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
1928:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1929:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
1930:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
ARM GAS  /tmp/ccwA8LBZ.s 			page 66


1931:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1932:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1933:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1934:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1935:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Disable Interrupt
1936:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1937:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1938:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1939:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1940:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1941:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1942:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1943:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1944:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1945:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
1946:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
1947:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1948:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1949:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1950:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1951:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1952:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1953:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1954:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1955:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1956:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1957:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1958:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1959:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1960:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1961:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1962:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1963:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1964:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1965:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
1966:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1967:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
1968:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1969:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1970:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1971:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1972:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1973:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1974:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1975:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1976:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1977:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1978:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1979:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1980:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1981:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1982:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1983:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1984:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1985:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1986:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1987:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
ARM GAS  /tmp/ccwA8LBZ.s 			page 67


1988:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1989:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1990:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1991:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1992:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1993:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1994:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1995:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1996:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1997:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1998:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1999:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2000:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2001:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2002:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2003:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Active Interrupt
2004:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2005:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2006:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
2007:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2008:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
2009:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2010:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2011:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2012:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2013:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2014:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2015:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2016:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2017:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2018:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
2019:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2020:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2021:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2022:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2023:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2024:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2025:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2026:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2027:./Libraries/CMSIS/Core/Include/core_cm7.h ****            or negative to specify a processor exception.
2028:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2029:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2030:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2031:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2032:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2033:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2034:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2035:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2036:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2037:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2038:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2039:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2041:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2042:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2043:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2044:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 68


2045:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2046:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2047:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2048:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2049:./Libraries/CMSIS/Core/Include/core_cm7.h ****            or negative to specify a processor exception.
2050:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2051:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             Interrupt Priority.
2052:./Libraries/CMSIS/Core/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2053:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2054:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2055:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2056:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2057:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2058:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2059:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2060:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2061:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2062:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2063:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2064:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2065:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2066:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2067:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2068:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2069:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Encode Priority
2070:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2071:./Libraries/CMSIS/Core/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2072:./Libraries/CMSIS/Core/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2073:./Libraries/CMSIS/Core/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2074:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2075:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2076:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2077:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2078:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2079:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2080:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2081:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2082:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2083:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2084:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2085:./Libraries/CMSIS/Core/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2086:./Libraries/CMSIS/Core/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2087:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2088:./Libraries/CMSIS/Core/Include/core_cm7.h ****   return (
2089:./Libraries/CMSIS/Core/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2090:./Libraries/CMSIS/Core/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2091:./Libraries/CMSIS/Core/Include/core_cm7.h ****          );
2092:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2093:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2094:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2095:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2096:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Decode Priority
2097:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2098:./Libraries/CMSIS/Core/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2099:./Libraries/CMSIS/Core/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2100:./Libraries/CMSIS/Core/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2101:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
ARM GAS  /tmp/ccwA8LBZ.s 			page 69


2102:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2103:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2104:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2105:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2106:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2107:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2108:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2109:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2110:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2111:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2112:./Libraries/CMSIS/Core/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2113:./Libraries/CMSIS/Core/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2114:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2115:./Libraries/CMSIS/Core/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2116:./Libraries/CMSIS/Core/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2117:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2118:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2119:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2120:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2121:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2122:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2123:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2124:./Libraries/CMSIS/Core/Include/core_cm7.h ****            or negative to specify a processor exception.
2125:./Libraries/CMSIS/Core/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2126:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2127:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2128:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2129:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2130:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2131:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2132:./Libraries/CMSIS/Core/Include/core_cm7.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
2133:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __DSB();
2134:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2135:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2136:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2137:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2138:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2139:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2140:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2141:./Libraries/CMSIS/Core/Include/core_cm7.h ****            or negative to specify a processor exception.
2142:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2143:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2144:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2145:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2146:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2147:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2148:./Libraries/CMSIS/Core/Include/core_cm7.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
2149:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2150:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2151:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2152:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2153:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   System Reset
2154:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2155:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2156:./Libraries/CMSIS/Core/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2157:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2158:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
ARM GAS  /tmp/ccwA8LBZ.s 			page 70


2159:./Libraries/CMSIS/Core/Include/core_cm7.h ****                                                                        buffered write are completed
2160:./Libraries/CMSIS/Core/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2161:./Libraries/CMSIS/Core/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2162:./Libraries/CMSIS/Core/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2163:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2164:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2165:./Libraries/CMSIS/Core/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2166:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2167:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __NOP();
2168:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2169:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2170:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2171:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2172:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2173:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2174:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2175:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2176:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2177:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2178:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include "mpu_armv7.h"
2179:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2180:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
2181:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2182:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2183:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2184:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2185:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2186:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2187:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2188:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
2189:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2190:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2191:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2192:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   get FPU type
2193:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details returns the FPU type
2194:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \returns
2195:./Libraries/CMSIS/Core/Include/core_cm7.h ****    - \b  0: No FPU
2196:./Libraries/CMSIS/Core/Include/core_cm7.h ****    - \b  1: Single precision FPU
2197:./Libraries/CMSIS/Core/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2198:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2199:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2200:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2201:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t mvfr0;
2202:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2203:./Libraries/CMSIS/Core/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2204:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2205:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2206:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2207:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2208:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2209:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2210:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2211:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2212:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2213:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2214:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return 0U;           /* No FPU */
2215:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
ARM GAS  /tmp/ccwA8LBZ.s 			page 71


2216:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2217:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2218:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2219:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2220:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2221:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2222:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2223:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2224:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2225:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2226:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2227:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
2228:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2229:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2230:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2231:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2232:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2233:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2234:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2235:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2236:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2237:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2238:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Enable I-Cache
2239:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Turns on I-Cache
2240:./Libraries/CMSIS/Core/Include/core_cm7.h ****   */
2241:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
2242:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2243:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2244:./Libraries/CMSIS/Core/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
2245:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2246:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2247:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2248:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2249:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2250:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2251:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2252:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2253:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2254:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
2255:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2256:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2257:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2258:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2259:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Disable I-Cache
2260:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Turns off I-Cache
2261:./Libraries/CMSIS/Core/Include/core_cm7.h ****   */
2262:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
2263:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2264:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2265:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2266:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2267:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2268:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2269:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2270:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2271:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
2272:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
ARM GAS  /tmp/ccwA8LBZ.s 			page 72


2273:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2274:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2275:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2276:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2277:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Invalidates I-Cache
2278:./Libraries/CMSIS/Core/Include/core_cm7.h ****   */
2279:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
2280:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2281:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2282:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2283:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2284:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2285:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
2286:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
2287:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
2288:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2289:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2290:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2291:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2292:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   I-Cache Invalidate by address
2293:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Invalidates I-Cache for the given address.
2294:./Libraries/CMSIS/Core/Include/core_cm7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
2295:./Libraries/CMSIS/Core/Include/core_cm7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
2296:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in]   addr    address
2297:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in]   isize   size of memory block (in number of bytes)
2298:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
2299:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
2300:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2301:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2302:./Libraries/CMSIS/Core/Include/core_cm7.h ****     if ( isize > 0 ) {
2303:./Libraries/CMSIS/Core/Include/core_cm7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
2304:./Libraries/CMSIS/Core/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
2305:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2306:./Libraries/CMSIS/Core/Include/core_cm7.h ****       __DSB();
2307:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2308:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
2309:./Libraries/CMSIS/Core/Include/core_cm7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
2310:./Libraries/CMSIS/Core/Include/core_cm7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
2311:./Libraries/CMSIS/Core/Include/core_cm7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
2312:./Libraries/CMSIS/Core/Include/core_cm7.h ****       } while ( op_size > 0 );
2313:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2314:./Libraries/CMSIS/Core/Include/core_cm7.h ****       __DSB();
2315:./Libraries/CMSIS/Core/Include/core_cm7.h ****       __ISB();
2316:./Libraries/CMSIS/Core/Include/core_cm7.h ****     }
2317:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
2318:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2319:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2320:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2321:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2322:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Enable D-Cache
2323:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Turns on D-Cache
2324:./Libraries/CMSIS/Core/Include/core_cm7.h ****   */
2325:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 969              		.loc 2 2325 27 view .LVU440
 970              	.LBB147:
2326:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2327:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
ARM GAS  /tmp/ccwA8LBZ.s 			page 73


2328:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ccsidr;
 971              		.loc 2 2328 5 view .LVU441
2329:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t sets;
 972              		.loc 2 2329 5 view .LVU442
2330:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ways;
 973              		.loc 2 2330 5 view .LVU443
2331:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2332:./Libraries/CMSIS/Core/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 974              		.loc 2 2332 5 view .LVU444
 975              		.loc 2 2332 12 is_stmt 0 view .LVU445
 976 026a 424B     		ldr	r3, .L40+56
 977 026c 5A69     		ldr	r2, [r3, #20]
 978              		.loc 2 2332 8 view .LVU446
 979 026e 12F48032 		ands	r2, r2, #65536
 980 0272 24D1     		bne	.L25
2333:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2334:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 981              		.loc 2 2334 5 is_stmt 1 view .LVU447
 982              		.loc 2 2334 17 is_stmt 0 view .LVU448
 983 0274 C3F88420 		str	r2, [r3, #132]
2335:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 984              		.loc 2 2335 5 is_stmt 1 view .LVU449
 985              	.LBB148:
 986              	.LBI148:
 987              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccwA8LBZ.s 			page 74


  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccwA8LBZ.s 			page 75


  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
ARM GAS  /tmp/ccwA8LBZ.s 			page 76


 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /tmp/ccwA8LBZ.s 			page 77


 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
ARM GAS  /tmp/ccwA8LBZ.s 			page 78


 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 79


 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccwA8LBZ.s 			page 80


 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 81


 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
ARM GAS  /tmp/ccwA8LBZ.s 			page 82


 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccwA8LBZ.s 			page 83


 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwA8LBZ.s 			page 84


 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
ARM GAS  /tmp/ccwA8LBZ.s 			page 85


 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  /tmp/ccwA8LBZ.s 			page 86


 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /tmp/ccwA8LBZ.s 			page 87


 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
ARM GAS  /tmp/ccwA8LBZ.s 			page 88


 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
ARM GAS  /tmp/ccwA8LBZ.s 			page 89


 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
ARM GAS  /tmp/ccwA8LBZ.s 			page 90


 988              		.loc 3 944 27 view .LVU450
 989              	.LBB149:
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 990              		.loc 3 946 3 view .LVU451
 991              		.syntax unified
 992              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 993 0278 BFF34F8F 		dsb 0xF
 994              	@ 0 "" 2
 995              		.thumb
 996              		.syntax unified
 997              	.LBE149:
 998              	.LBE148:
2336:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2337:./Libraries/CMSIS/Core/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
 999              		.loc 2 2337 5 view .LVU452
 1000              		.loc 2 2337 12 is_stmt 0 view .LVU453
 1001 027c D3F88010 		ldr	r1, [r3, #128]
 1002              	.LVL37:
2338:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2339:./Libraries/CMSIS/Core/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2340:./Libraries/CMSIS/Core/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 1003              		.loc 2 2340 5 is_stmt 1 view .LVU454
2341:./Libraries/CMSIS/Core/Include/core_cm7.h ****     do {
2342:./Libraries/CMSIS/Core/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2343:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
2344:./Libraries/CMSIS/Core/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1004              		.loc 2 2344 52 is_stmt 0 view .LVU455
 1005 0280 43F6E074 		movw	r4, #16352
2340:./Libraries/CMSIS/Core/Include/core_cm7.h ****     do {
 1006              		.loc 2 2340 10 view .LVU456
 1007 0284 C1F34E32 		ubfx	r2, r1, #13, #15
2342:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
 1008              		.loc 2 2342 12 view .LVU457
 1009 0288 C1F3C901 		ubfx	r1, r1, #3, #10
 1010              	.LVL38:
2342:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
 1011              		.loc 2 2342 12 view .LVU458
 1012 028c 5201     		lsls	r2, r2, #5
 1013              	.L27:
2341:./Libraries/CMSIS/Core/Include/core_cm7.h ****     do {
 1014              		.loc 2 2341 5 is_stmt 1 view .LVU459
2342:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
 1015              		.loc 2 2342 7 view .LVU460
 1016              	.LVL39:
 1017              		.loc 2 2344 52 is_stmt 0 view .LVU461
 1018 028e 02EA0405 		and	r5, r2, r4
2342:./Libraries/CMSIS/Core/Include/core_cm7.h ****       do {
 1019              		.loc 2 2342 12 view .LVU462
 1020 0292 0846     		mov	r0, r1
 1021              	.L26:
 1022              	.LVL40:
2343:./Libraries/CMSIS/Core/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1023              		.loc 2 2343 7 is_stmt 1 view .LVU463
 1024              		.loc 2 2344 9 view .LVU464
 1025              		.loc 2 2344 73 is_stmt 0 view .LVU465
 1026 0294 45EA8076 		orr	r6, r5, r0, lsl #30
ARM GAS  /tmp/ccwA8LBZ.s 			page 91


2345:./Libraries/CMSIS/Core/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2346:./Libraries/CMSIS/Core/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2347:./Libraries/CMSIS/Core/Include/core_cm7.h ****           __schedule_barrier();
2348:./Libraries/CMSIS/Core/Include/core_cm7.h ****         #endif
2349:./Libraries/CMSIS/Core/Include/core_cm7.h ****       } while (ways-- != 0U);
 1027              		.loc 2 2349 20 view .LVU466
 1028 0298 0138     		subs	r0, r0, #1
 1029              	.LVL41:
2344:./Libraries/CMSIS/Core/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1030              		.loc 2 2344 20 view .LVU467
 1031 029a C3F86062 		str	r6, [r3, #608]
 1032              		.loc 2 2349 15 is_stmt 1 view .LVU468
 1033              	.LVL42:
 1034              		.loc 2 2349 7 is_stmt 0 view .LVU469
 1035 029e 461C     		adds	r6, r0, #1
 1036 02a0 F8D1     		bne	.L26
2350:./Libraries/CMSIS/Core/Include/core_cm7.h ****     } while(sets-- != 0U);
 1037              		.loc 2 2350 12 is_stmt 1 view .LVU470
 1038 02a2 203A     		subs	r2, r2, #32
 1039              		.loc 2 2350 5 is_stmt 0 view .LVU471
 1040 02a4 12F1200F 		cmn	r2, #32
 1041 02a8 F1D1     		bne	.L27
2351:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1042              		.loc 2 2351 5 is_stmt 1 view .LVU472
 1043              	.LBB150:
 1044              	.LBI150:
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1045              		.loc 3 944 27 view .LVU473
 1046              	.LBB151:
 1047              		.loc 3 946 3 view .LVU474
 1048              		.syntax unified
 1049              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1050 02aa BFF34F8F 		dsb 0xF
 1051              	@ 0 "" 2
 1052              		.thumb
 1053              		.syntax unified
 1054              	.LBE151:
 1055              	.LBE150:
2352:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2353:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 1056              		.loc 2 2353 5 view .LVU475
 1057              		.loc 2 2353 14 is_stmt 0 view .LVU476
 1058 02ae 5A69     		ldr	r2, [r3, #20]
 1059 02b0 42F48032 		orr	r2, r2, #65536
 1060 02b4 5A61     		str	r2, [r3, #20]
2354:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2355:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1061              		.loc 2 2355 5 is_stmt 1 view .LVU477
 1062              	.LBB152:
 1063              	.LBI152:
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1064              		.loc 3 944 27 view .LVU478
 1065              	.LBB153:
 1066              		.loc 3 946 3 view .LVU479
 1067              		.syntax unified
 1068              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1069 02b6 BFF34F8F 		dsb 0xF
ARM GAS  /tmp/ccwA8LBZ.s 			page 92


 1070              	@ 0 "" 2
 1071              		.thumb
 1072              		.syntax unified
 1073              	.LBE153:
 1074              	.LBE152:
2356:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
 1075              		.loc 2 2356 5 view .LVU480
 1076              	.LBB154:
 1077              	.LBI154:
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1078              		.loc 3 933 27 view .LVU481
 1079              	.LBB155:
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1080              		.loc 3 935 3 view .LVU482
 1081              		.syntax unified
 1082              	@ 935 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1083 02ba BFF36F8F 		isb 0xF
 1084              	@ 0 "" 2
 1085              	.LVL43:
 1086              		.thumb
 1087              		.syntax unified
 1088              	.L25:
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1089              		.loc 3 935 3 is_stmt 0 view .LVU483
 1090              	.LBE155:
 1091              	.LBE154:
 1092              	.LBE147:
 1093              	.LBE146:
 1094              	.LBE170:
 1095              	.LBE178:
 286:./BSP/system.c **** }
 1096              		.loc 1 286 3 is_stmt 1 view .LVU484
 1097              	.LBB179:
 1098              	.LBB171:
 1099              	.LBB156:
 1100              	.LBI156:
2241:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 1101              		.loc 2 2241 27 view .LVU485
 1102              	.LBB157:
2244:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 1103              		.loc 2 2244 5 view .LVU486
2244:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 1104              		.loc 2 2244 12 is_stmt 0 view .LVU487
 1105 02be 2D4B     		ldr	r3, .L40+56
 1106 02c0 5A69     		ldr	r2, [r3, #20]
2244:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 1107              		.loc 2 2244 8 view .LVU488
 1108 02c2 12F40032 		ands	r2, r2, #131072
 1109 02c6 11D1     		bne	.L28
2246:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
 1110              		.loc 2 2246 5 is_stmt 1 view .LVU489
 1111              	.LBB158:
 1112              	.LBI158:
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1113              		.loc 3 944 27 view .LVU490
 1114              	.LBB159:
 1115              		.loc 3 946 3 view .LVU491
ARM GAS  /tmp/ccwA8LBZ.s 			page 93


 1116              		.syntax unified
 1117              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1118 02c8 BFF34F8F 		dsb 0xF
 1119              	@ 0 "" 2
 1120              		.thumb
 1121              		.syntax unified
 1122              	.LBE159:
 1123              	.LBE158:
2247:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1124              		.loc 2 2247 5 view .LVU492
 1125              	.LBB160:
 1126              	.LBI160:
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1127              		.loc 3 933 27 view .LVU493
 1128              	.LBB161:
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1129              		.loc 3 935 3 view .LVU494
 1130              		.syntax unified
 1131              	@ 935 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1132 02cc BFF36F8F 		isb 0xF
 1133              	@ 0 "" 2
 1134              		.thumb
 1135              		.syntax unified
 1136              	.LBE161:
 1137              	.LBE160:
2248:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1138              		.loc 2 2248 5 view .LVU495
2248:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1139              		.loc 2 2248 18 is_stmt 0 view .LVU496
 1140 02d0 C3F85022 		str	r2, [r3, #592]
2249:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
 1141              		.loc 2 2249 5 is_stmt 1 view .LVU497
 1142              	.LBB162:
 1143              	.LBI162:
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1144              		.loc 3 944 27 view .LVU498
 1145              	.LBB163:
 1146              		.loc 3 946 3 view .LVU499
 1147              		.syntax unified
 1148              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1149 02d4 BFF34F8F 		dsb 0xF
 1150              	@ 0 "" 2
 1151              		.thumb
 1152              		.syntax unified
 1153              	.LBE163:
 1154              	.LBE162:
2250:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 1155              		.loc 2 2250 5 view .LVU500
 1156              	.LBB164:
 1157              	.LBI164:
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1158              		.loc 3 933 27 view .LVU501
 1159              	.LBB165:
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1160              		.loc 3 935 3 view .LVU502
 1161              		.syntax unified
 1162              	@ 935 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccwA8LBZ.s 			page 94


 1163 02d8 BFF36F8F 		isb 0xF
 1164              	@ 0 "" 2
 1165              		.thumb
 1166              		.syntax unified
 1167              	.LBE165:
 1168              	.LBE164:
2251:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1169              		.loc 2 2251 5 view .LVU503
2251:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
 1170              		.loc 2 2251 14 is_stmt 0 view .LVU504
 1171 02dc 5A69     		ldr	r2, [r3, #20]
 1172 02de 42F40032 		orr	r2, r2, #131072
 1173 02e2 5A61     		str	r2, [r3, #20]
2252:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
 1174              		.loc 2 2252 5 is_stmt 1 view .LVU505
 1175              	.LBB166:
 1176              	.LBI166:
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1177              		.loc 3 944 27 view .LVU506
 1178              	.LBB167:
 1179              		.loc 3 946 3 view .LVU507
 1180              		.syntax unified
 1181              	@ 946 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1182 02e4 BFF34F8F 		dsb 0xF
 1183              	@ 0 "" 2
 1184              		.thumb
 1185              		.syntax unified
 1186              	.LBE167:
 1187              	.LBE166:
2253:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 1188              		.loc 2 2253 5 view .LVU508
 1189              	.LBB168:
 1190              	.LBI168:
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1191              		.loc 3 933 27 view .LVU509
 1192              	.LBB169:
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1193              		.loc 3 935 3 view .LVU510
 1194              		.syntax unified
 1195              	@ 935 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1196 02e8 BFF36F8F 		isb 0xF
 1197              	@ 0 "" 2
 1198              		.thumb
 1199              		.syntax unified
 1200              	.L28:
 1201              	.LBE169:
 1202              	.LBE168:
 1203              	.LBE157:
 1204              	.LBE156:
 1205              	.LBE171:
 1206              	.LBE179:
  81:./BSP/system.c **** }
 1207              		.loc 1 81 3 view .LVU511
 1208              	.LBB180:
 1209              	.LBB172:
 1210              	.LBI172:
 289:./BSP/system.c **** {
ARM GAS  /tmp/ccwA8LBZ.s 			page 95


 1211              		.loc 1 289 13 view .LVU512
 1212              	.LBB173:
 291:./BSP/system.c ****   CRC_HandleTypeDef hcrc;
 1213              		.loc 1 291 3 view .LVU513
 1214 02ec 1349     		ldr	r1, .L40
 294:./BSP/system.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1215              		.loc 1 294 34 is_stmt 0 view .LVU514
 1216 02ee 0023     		movs	r3, #0
 293:./BSP/system.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1217              		.loc 1 293 17 view .LVU515
 1218 02f0 214D     		ldr	r5, .L40+60
 298:./BSP/system.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1219              		.loc 1 298 24 view .LVU516
 1220 02f2 0124     		movs	r4, #1
 291:./BSP/system.c ****   CRC_HandleTypeDef hcrc;
 1221              		.loc 1 291 3 view .LVU517
 1222 02f4 D1F8E020 		ldr	r2, [r1, #224]
 299:./BSP/system.c ****   {
 1223              		.loc 1 299 7 view .LVU518
 1224 02f8 08A8     		add	r0, sp, #32
 291:./BSP/system.c ****   CRC_HandleTypeDef hcrc;
 1225              		.loc 1 291 3 view .LVU519
 1226 02fa 22F40022 		bic	r2, r2, #524288
 1227 02fe C1F8E020 		str	r2, [r1, #224]
 292:./BSP/system.c ****   hcrc.Instance = CRC;
 1228              		.loc 1 292 3 is_stmt 1 view .LVU520
 293:./BSP/system.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1229              		.loc 1 293 3 view .LVU521
 294:./BSP/system.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1230              		.loc 1 294 3 view .LVU522
 295:./BSP/system.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1231              		.loc 1 295 3 view .LVU523
 293:./BSP/system.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1232              		.loc 1 293 17 is_stmt 0 view .LVU524
 1233 0302 0895     		str	r5, [sp, #32]
 294:./BSP/system.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1234              		.loc 1 294 34 view .LVU525
 1235 0304 ADF82430 		strh	r3, [sp, #36]	@ movhi
 296:./BSP/system.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1236              		.loc 1 296 3 is_stmt 1 view .LVU526
 298:./BSP/system.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1237              		.loc 1 298 24 is_stmt 0 view .LVU527
 1238 0308 1094     		str	r4, [sp, #64]
 297:./BSP/system.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1239              		.loc 1 297 37 view .LVU528
 1240 030a CDE90D33 		strd	r3, r3, [sp, #52]
 298:./BSP/system.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1241              		.loc 1 298 3 is_stmt 1 view .LVU529
 299:./BSP/system.c ****   {
 1242              		.loc 1 299 3 view .LVU530
 299:./BSP/system.c ****   {
 1243              		.loc 1 299 7 is_stmt 0 view .LVU531
 1244 030e FFF7FEFF 		bl	HAL_CRC_Init
 1245              	.LVL44:
 299:./BSP/system.c ****   {
 1246              		.loc 1 299 6 view .LVU532
 1247 0312 90B9     		cbnz	r0, .L30
ARM GAS  /tmp/ccwA8LBZ.s 			page 96


 1248              	.LBE173:
 1249              	.LBE172:
 1250              	.LBE180:
  66:./BSP/system.c **** 
 1251              		.loc 1 66 1 view .LVU533
 1252 0314 38B0     		add	sp, sp, #224
 1253              	.LCFI5:
 1254              		.cfi_remember_state
 1255              		.cfi_def_cfa_offset 24
 1256              		@ sp needed
 1257 0316 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1258              	.L18:
 1259              	.LCFI6:
 1260              		.cfi_restore_state
 399:./BSP/system.c **** 	{
 1261              		.loc 1 399 2 is_stmt 1 view .LVU534
 1262              		.loc 1 401 2 view .LVU535
 399:./BSP/system.c **** 	{
 1263              		.loc 1 399 7 view .LVU536
 399:./BSP/system.c **** 	{
 1264              		.loc 1 399 2 view .LVU537
 1265              		.loc 1 401 2 view .LVU538
 399:./BSP/system.c **** 	{
 1266              		.loc 1 399 7 view .LVU539
 1267 031a FEE7     		b	.L18
 1268              	.L20:
 399:./BSP/system.c **** 	{
 1269              		.loc 1 399 2 view .LVU540
 1270              		.loc 1 401 2 view .LVU541
 399:./BSP/system.c **** 	{
 1271              		.loc 1 399 7 view .LVU542
 399:./BSP/system.c **** 	{
 1272              		.loc 1 399 2 view .LVU543
 1273              		.loc 1 401 2 view .LVU544
 399:./BSP/system.c **** 	{
 1274              		.loc 1 399 7 view .LVU545
 1275 031c FEE7     		b	.L20
 1276              	.L23:
 399:./BSP/system.c **** 	{
 1277              		.loc 1 399 2 view .LVU546
 1278              		.loc 1 401 2 view .LVU547
 399:./BSP/system.c **** 	{
 1279              		.loc 1 399 7 view .LVU548
 399:./BSP/system.c **** 	{
 1280              		.loc 1 399 2 view .LVU549
 1281              		.loc 1 401 2 view .LVU550
 399:./BSP/system.c **** 	{
 1282              		.loc 1 399 7 view .LVU551
 1283 031e FEE7     		b	.L23
 1284              	.LVL45:
 1285              	.L36:
  28:./BSP/system.c ****       {
 1286              		.loc 1 28 7 view .LVU552
  28:./BSP/system.c ****       {
 1287              		.loc 1 28 11 is_stmt 0 view .LVU553
 1288 0320 FFF7FEFF 		bl	HAL_GetREVID
 1289              	.LVL46:
ARM GAS  /tmp/ccwA8LBZ.s 			page 97


 1290 0324 41F2FF23 		movw	r3, #4863
  28:./BSP/system.c ****       {
 1291              		.loc 1 28 9 view .LVU554
 1292 0328 1842     		tst	r0, r3
 1293 032a 02D1     		bne	.L15
  30:./BSP/system.c ****       }
 1294              		.loc 1 30 11 is_stmt 1 view .LVU555
  30:./BSP/system.c ****       }
 1295              		.loc 1 30 36 is_stmt 0 view .LVU556
 1296 032c 134B     		ldr	r3, .L40+64
 1297 032e 0122     		movs	r2, #1
 1298 0330 1A60     		str	r2, [r3]
 1299              	.L15:
  32:./BSP/system.c ****   }
 1300              		.loc 1 32 7 is_stmt 1 view .LVU557
  32:./BSP/system.c ****   }
 1301              		.loc 1 32 32 is_stmt 0 view .LVU558
 1302 0332 134B     		ldr	r3, .L40+68
 1303 0334 0122     		movs	r2, #1
 1304 0336 1A60     		str	r2, [r3]
 1305 0338 6CE6     		b	.L14
 1306              	.LVL47:
 1307              	.L30:
 399:./BSP/system.c **** 	{
 1308              		.loc 1 399 2 is_stmt 1 view .LVU559
 1309              		.loc 1 401 2 view .LVU560
 399:./BSP/system.c **** 	{
 1310              		.loc 1 399 7 view .LVU561
 399:./BSP/system.c **** 	{
 1311              		.loc 1 399 2 view .LVU562
 1312              		.loc 1 401 2 view .LVU563
 399:./BSP/system.c **** 	{
 1313              		.loc 1 399 7 view .LVU564
 1314 033a FEE7     		b	.L30
 1315              	.L41:
 1316              		.align	2
 1317              	.L40:
 1318 033c 00440258 		.word	1476543488
 1319 0340 1B000003 		.word	50331675
 1320 0344 1A000003 		.word	50331674
 1321 0348 18000003 		.word	50331672
 1322 034c 12000003 		.word	50331666
 1323 0350 11000003 		.word	50331665
 1324 0354 00000410 		.word	268697600
 1325 0358 0E000003 		.word	50331662
 1326 035c 00000000 		.word	.LANCHOR0
 1327 0360 00630258 		.word	1476551424
 1328 0364 00230240 		.word	1073881856
 1329 0368 00600258 		.word	1476550656
 1330 036c E03000FE 		.word	-33541920
 1331 0370 00000258 		.word	1476526080
 1332 0374 00ED00E0 		.word	-536810240
 1333 0378 004C0258 		.word	1476545536
 1334 037c 08610451 		.word	1359241480
 1335 0380 08810051 		.word	1358987528
 1336              	.LVL48:
 1337              	.L39:
ARM GAS  /tmp/ccwA8LBZ.s 			page 98


 1338              	.LBB181:
 1339              	.LBB174:
 1340              	.LBB134:
 362:./BSP/system.c ****     sConfig.Rank         = ADC_REGULAR_RANK_1;          /* Rank of sampled channel number ADCx_CHAN
 1341              		.loc 1 362 5 view .LVU565
 362:./BSP/system.c ****     sConfig.Rank         = ADC_REGULAR_RANK_1;          /* Rank of sampled channel number ADCx_CHAN
 1342              		.loc 1 362 26 is_stmt 0 view .LVU566
 1343 0384 0649     		ldr	r1, .L42
 363:./BSP/system.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;   /* Sampling time (number of clock cycles un
 1344              		.loc 1 363 26 view .LVU567
 1345 0386 0625     		movs	r5, #6
 364:./BSP/system.c ****     sConfig.Offset       = 0;                           /* Parameter discarded because offset corre
 1346              		.loc 1 364 26 view .LVU568
 1347 0388 0522     		movs	r2, #5
 365:./BSP/system.c ****     sConfig.OffsetNumber = ADC_OFFSET_NONE;             /* No offset subtraction */
 1348              		.loc 1 365 26 view .LVU569
 1349 038a 0D93     		str	r3, [sp, #52]
 366:./BSP/system.c **** 
 1350              		.loc 1 366 26 view .LVU570
 1351 038c 0423     		movs	r3, #4
 362:./BSP/system.c ****     sConfig.Rank         = ADC_REGULAR_RANK_1;          /* Rank of sampled channel number ADCx_CHAN
 1352              		.loc 1 362 26 view .LVU571
 1353 038e 0891     		str	r1, [sp, #32]
 363:./BSP/system.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;   /* Sampling time (number of clock cycles un
 1354              		.loc 1 363 5 is_stmt 1 view .LVU572
 368:./BSP/system.c ****   }
 1355              		.loc 1 368 11 is_stmt 0 view .LVU573
 1356 0390 2046     		mov	r0, r4
 1357              	.LVL49:
 368:./BSP/system.c ****   }
 1358              		.loc 1 368 11 view .LVU574
 1359 0392 08A9     		add	r1, sp, #32
 366:./BSP/system.c **** 
 1360              		.loc 1 366 26 view .LVU575
 1361 0394 0C93     		str	r3, [sp, #48]
 364:./BSP/system.c ****     sConfig.Offset       = 0;                           /* Parameter discarded because offset corre
 1362              		.loc 1 364 26 view .LVU576
 1363 0396 CDE90952 		strd	r5, r2, [sp, #36]
 365:./BSP/system.c ****     sConfig.OffsetNumber = ADC_OFFSET_NONE;             /* No offset subtraction */
 1364              		.loc 1 365 5 is_stmt 1 view .LVU577
 366:./BSP/system.c **** 
 1365              		.loc 1 366 5 view .LVU578
 368:./BSP/system.c ****   }
 1366              		.loc 1 368 5 view .LVU579
 368:./BSP/system.c ****   }
 1367              		.loc 1 368 11 is_stmt 0 view .LVU580
 1368 039a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1369              	.LVL50:
 368:./BSP/system.c ****   }
 1370              		.loc 1 368 11 view .LVU581
 1371 039e 26E7     		b	.L24
 1372              	.L43:
 1373              		.align	2
 1374              	.L42:
 1375 03a0 000084CB 		.word	-880541696
 1376              	.LBE134:
 1377              	.LBE174:
ARM GAS  /tmp/ccwA8LBZ.s 			page 99


 1378              	.LBE181:
 1379              		.cfi_endproc
 1380              	.LFE338:
 1382              		.section	.text.TEMP_SENSOR_Start,"ax",%progbits
 1383              		.align	1
 1384              		.p2align 2,,3
 1385              		.global	TEMP_SENSOR_Start
 1386              		.syntax unified
 1387              		.thumb
 1388              		.thumb_func
 1389              		.fpu fpv5-d16
 1391              	TEMP_SENSOR_Start:
 1392              	.LFB347:
 375:./BSP/system.c ****   return HAL_ADC_Start(&AdcHandle);
 1393              		.loc 1 375 1 is_stmt 1 view -0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 376:./BSP/system.c **** }
 1397              		.loc 1 376 3 view .LVU583
 375:./BSP/system.c ****   return HAL_ADC_Start(&AdcHandle);
 1398              		.loc 1 375 1 is_stmt 0 view .LVU584
 1399 0000 08B5     		push	{r3, lr}
 1400              	.LCFI7:
 1401              		.cfi_def_cfa_offset 8
 1402              		.cfi_offset 3, -8
 1403              		.cfi_offset 14, -4
 376:./BSP/system.c **** }
 1404              		.loc 1 376 10 view .LVU585
 1405 0002 0248     		ldr	r0, .L46
 1406 0004 FFF7FEFF 		bl	HAL_ADC_Start
 1407              	.LVL51:
 377:./BSP/system.c **** 
 1408              		.loc 1 377 1 view .LVU586
 1409 0008 08BD     		pop	{r3, pc}
 1410              	.L47:
 1411 000a 00BF     		.align	2
 1412              	.L46:
 1413 000c 00000000 		.word	.LANCHOR0
 1414              		.cfi_endproc
 1415              	.LFE347:
 1417              		.section	.text.TEMP_SENSOR_Stop,"ax",%progbits
 1418              		.align	1
 1419              		.p2align 2,,3
 1420              		.global	TEMP_SENSOR_Stop
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu fpv5-d16
 1426              	TEMP_SENSOR_Stop:
 1427              	.LFB348:
 380:./BSP/system.c ****   return HAL_ADC_Stop(&AdcHandle);
 1428              		.loc 1 380 1 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 381:./BSP/system.c **** }
ARM GAS  /tmp/ccwA8LBZ.s 			page 100


 1432              		.loc 1 381 3 view .LVU588
 380:./BSP/system.c ****   return HAL_ADC_Stop(&AdcHandle);
 1433              		.loc 1 380 1 is_stmt 0 view .LVU589
 1434 0000 08B5     		push	{r3, lr}
 1435              	.LCFI8:
 1436              		.cfi_def_cfa_offset 8
 1437              		.cfi_offset 3, -8
 1438              		.cfi_offset 14, -4
 381:./BSP/system.c **** }
 1439              		.loc 1 381 10 view .LVU590
 1440 0002 0248     		ldr	r0, .L50
 1441 0004 FFF7FEFF 		bl	HAL_ADC_Stop
 1442              	.LVL52:
 382:./BSP/system.c **** 
 1443              		.loc 1 382 1 view .LVU591
 1444 0008 08BD     		pop	{r3, pc}
 1445              	.L51:
 1446 000a 00BF     		.align	2
 1447              	.L50:
 1448 000c 00000000 		.word	.LANCHOR0
 1449              		.cfi_endproc
 1450              	.LFE348:
 1452              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1453              		.align	1
 1454              		.p2align 2,,3
 1455              		.global	HAL_TIM_PeriodElapsedCallback
 1456              		.syntax unified
 1457              		.thumb
 1458              		.thumb_func
 1459              		.fpu fpv5-d16
 1461              	HAL_TIM_PeriodElapsedCallback:
 1462              	.LVL53:
 1463              	.LFB349:
 385:./BSP/system.c ****   if (htim->Instance == TIM2) {
 1464              		.loc 1 385 1 is_stmt 1 view -0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 386:./BSP/system.c ****     HAL_IncTick();
 1469              		.loc 1 386 3 view .LVU593
 386:./BSP/system.c ****     HAL_IncTick();
 1470              		.loc 1 386 6 is_stmt 0 view .LVU594
 1471 0000 0368     		ldr	r3, [r0]
 1472 0002 B3F1804F 		cmp	r3, #1073741824
 1473 0006 00D0     		beq	.L54
 389:./BSP/system.c **** 
 1474              		.loc 1 389 1 view .LVU595
 1475 0008 7047     		bx	lr
 1476              	.L54:
 387:./BSP/system.c ****   }
 1477              		.loc 1 387 5 is_stmt 1 view .LVU596
 1478 000a FFF7FEBF 		b	HAL_IncTick
 1479              	.LVL54:
 387:./BSP/system.c ****   }
 1480              		.loc 1 387 5 is_stmt 0 view .LVU597
 1481              		.cfi_endproc
ARM GAS  /tmp/ccwA8LBZ.s 			page 101


 1482              	.LFE349:
 1484 000e 00BF     		.section	.text.Error_Handler,"ax",%progbits
 1485              		.align	1
 1486              		.p2align 2,,3
 1487              		.global	Error_Handler
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu fpv5-d16
 1493              	Error_Handler:
 1494              	.LVL55:
 1495              	.LFB350:
 393:./BSP/system.c **** 	if (line == 0)
 1496              		.loc 1 393 1 is_stmt 1 view -0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500              		@ link register save eliminated.
 394:./BSP/system.c **** 	{
 1501              		.loc 1 394 2 view .LVU599
 394:./BSP/system.c **** 	{
 1502              		.loc 1 394 5 is_stmt 0 view .LVU600
 1503 0000 01B1     		cbz	r1, .L58
 1504              	.L56:
 399:./BSP/system.c **** 	{
 1505              		.loc 1 399 2 is_stmt 1 discriminator 1 view .LVU601
 1506              		.loc 1 401 2 discriminator 1 view .LVU602
 399:./BSP/system.c **** 	{
 1507              		.loc 1 399 7 discriminator 1 view .LVU603
 399:./BSP/system.c **** 	{
 1508              		.loc 1 399 2 discriminator 1 view .LVU604
 1509              		.loc 1 401 2 discriminator 1 view .LVU605
 399:./BSP/system.c **** 	{
 1510              		.loc 1 399 7 discriminator 1 view .LVU606
 1511 0002 FEE7     		b	.L56
 1512              	.L58:
 402:./BSP/system.c **** }
 1513              		.loc 1 402 1 is_stmt 0 view .LVU607
 1514 0004 7047     		bx	lr
 1515              		.cfi_endproc
 1516              	.LFE350:
 1518 0006 00BF     		.section	.bss.AdcHandle,"aw",%nobits
 1519              		.align	2
 1520              		.set	.LANCHOR0,. + 0
 1523              	AdcHandle:
 1524 0000 00000000 		.space	100
 1524      00000000 
 1524      00000000 
 1524      00000000 
 1524      00000000 
 1525              		.text
 1526              	.Letext0:
 1527              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1528              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1529              		.file 6 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 1530              		.file 7 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1531              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
ARM GAS  /tmp/ccwA8LBZ.s 			page 102


 1532              		.file 9 "/usr/include/newlib/sys/_types.h"
 1533              		.file 10 "/usr/include/newlib/sys/reent.h"
 1534              		.file 11 "/usr/include/newlib/sys/lock.h"
 1535              		.file 12 "/usr/include/newlib/math.h"
 1536              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1537              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1538              		.file 15 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1539              		.file 16 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1540              		.file 17 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1541              		.file 18 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1542              		.file 19 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 1543              		.file 20 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h"
 1544              		.file 21 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1545              		.file 22 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1546              		.file 23 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1547              		.file 24 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1548              		.file 25 "/usr/include/newlib/stdlib.h"
 1549              		.file 26 "./BSP/Components/Inc/lcd.h"
 1550              		.file 27 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1551              		.file 28 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h"
 1552              		.file 29 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1553              		.file 30 "<built-in>"
ARM GAS  /tmp/ccwA8LBZ.s 			page 103


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system.c
     /tmp/ccwA8LBZ.s:17     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccwA8LBZ.s:25     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccwA8LBZ.s:296    .text.SystemClock_Config:000000000000011c $d
     /tmp/ccwA8LBZ.s:303    .text.Hardware_Init:0000000000000000 $t
     /tmp/ccwA8LBZ.s:311    .text.Hardware_Init:0000000000000000 Hardware_Init
     /tmp/ccwA8LBZ.s:1318   .text.Hardware_Init:000000000000033c $d
     /tmp/ccwA8LBZ.s:1343   .text.Hardware_Init:0000000000000384 $t
     /tmp/ccwA8LBZ.s:1375   .text.Hardware_Init:00000000000003a0 $d
     /tmp/ccwA8LBZ.s:1383   .text.TEMP_SENSOR_Start:0000000000000000 $t
     /tmp/ccwA8LBZ.s:1391   .text.TEMP_SENSOR_Start:0000000000000000 TEMP_SENSOR_Start
     /tmp/ccwA8LBZ.s:1413   .text.TEMP_SENSOR_Start:000000000000000c $d
     /tmp/ccwA8LBZ.s:1418   .text.TEMP_SENSOR_Stop:0000000000000000 $t
     /tmp/ccwA8LBZ.s:1426   .text.TEMP_SENSOR_Stop:0000000000000000 TEMP_SENSOR_Stop
     /tmp/ccwA8LBZ.s:1448   .text.TEMP_SENSOR_Stop:000000000000000c $d
     /tmp/ccwA8LBZ.s:1453   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccwA8LBZ.s:1461   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccwA8LBZ.s:1485   .text.Error_Handler:0000000000000000 $t
     /tmp/ccwA8LBZ.s:1493   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccwA8LBZ.s:1519   .bss.AdcHandle:0000000000000000 $d
     /tmp/ccwA8LBZ.s:1523   .bss.AdcHandle:0000000000000000 AdcHandle

UNDEFINED SYMBOLS
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_EnableCompensationCell
HAL_GetREVID
HAL_PWR_EnableBkUpAccess
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
HAL_ADC_Init
HAL_GPIO_Init
HAL_CRC_Init
HAL_ADC_ConfigChannel
HAL_ADC_Start
HAL_ADC_Stop
HAL_IncTick
