BUILD> read netlist c7552_synth.v
 Begin reading netlist ( c7552_synth.v )... 
 End parsing Verilog file c7552_synth.v with 0 errors. 
 End reading netlist: #modules=72, top=c7552, #lines=1077, CPU_time=0.02 sec, Memory=0MB 
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=459, top=NOR4M2D4, #lines=29130, CPU_time=0.27 sec, Memory=11MB 
BUILD> run build_model c7552
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c7552 ... 
 ------------------------------------------------------------------------------ 
 There were 103 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=1633, CPU_time=0.03 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.04 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
TEST> add faults -all
 6892 faults were added to fault list. 
TEST> set pattern external c7552_est_set.v
 Error: Unable to open read file "c7552_est_set.v". (M5) 
 Error: Unrecognized external pattern file contents (M426) 
TEST> set pattern external c7552_test_set.v
 End reading 148 patterns, CPU_time = 0.08 sec, Memory = 0MB 
TEST> run fault_sim
 Simulation performed for 6892 faults on circuit size of 1633 gates. 
 -------------------------------------------- 
 #patterns     #faults     test      process 
 simulated  detect/active  coverage  CPU time 
 ---------  -------------  --------  -------- 
 32           5571   1321    80.83%      0.00 
 64            353    968    85.95%      0.00 
 96            292    676    90.19%      0.00 
 128           147    529    92.32%      0.00 
 148            61    468    93.21%      0.00 
 Fault simulation completed: #patterns=148, CPU time=0.00 
TEST> write faults c7552_undetected_faults.dat -class ND
 Write faults completed: 468 faults were written into file "c7552_undetected_faults.dat"

############## Undetected Faults ################

BUILD> read netlist c7552_synth.v
 Begin reading netlist ( c7552_synth.v )... 
 End parsing Verilog file c7552_synth.v with 0 errors. 
 End reading netlist: #modules=72, top=c7552, #lines=1077, CPU_time=0.02 sec, Memory=0MB 
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=459, top=NOR4M2D4, #lines=29130, CPU_time=0.27 sec, Memory=11MB 
BUILD> run build_model c7552
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c7552 ... 
 ------------------------------------------------------------------------------ 
 There were 103 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=1633, CPU_time=0.03 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.04 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
TEST> read faults c7552_undetected_faults.dat
 468 faults were read in and 468 new faults were added to fault list. 
TEST> set patterns internal
TEST> run atpg
 ATPG performed for stuck fault model using internal pattern source. 
 ---------------------------------------------------------- 
 #patterns     #faults     #ATPG faults  test      process 
 stored     detect/active  red/au/abort  coverage  CPU time 
 ---------  -------------  ------------  --------  -------- 
 Begin deterministic ATPG: #uncollapsed_faults=468, abort_limit=10... 
 29            267    201         0/0/0    57.05%      0.01 
 59             99    102         0/0/0    78.21%      0.02 
 88             77     25         0/0/0    94.66%      0.03 
 110            25      0         0/0/0   100.00%      0.04 
  
     Uncollapsed Stuck Fault Summary Report 
 ----------------------------------------------- 
 fault class                     code   #faults 
 ------------------------------  ----  --------- 
 Detected                         DT        468 
 Possibly detected                PT          0 
 Undetectable                     UD          0 
 ATPG untestable                  AU          0 
 Not detected                     ND          0 
 ----------------------------------------------- 
 total faults                               468 
 test coverage                           100.00% 
 ----------------------------------------------- 
            Pattern Summary Report 
 ----------------------------------------------- 
 #internal patterns                         110 
     #basic_scan patterns                   110 
 ----------------------------------------------- 
TEST> write patterns c7552_deterministic_vectors.Î½
 End writing file 'c7552_deterministic_vectors.?' with 110 patterns, File_size = 19808, CPU_time = 0.0 sec.