Analysis & Synthesis report for de10_lite
Mon Oct  5 08:55:41 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated
 14. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: seven_segment_cntrl:disp7seg
 17. Parameter Settings for User Entity Instance: seven_segment_cntrl:disp7seg2
 18. altpll Parameter Settings by Entity Instance
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "digital_filter:digital_filter|sram2p:sram"
 21. Port Connectivity Checks: "digital_filter:digital_filter"
 22. Port Connectivity Checks: "pll:pll"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct  5 08:55:41 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; de10_lite                                   ;
; Top-level Entity Name              ; de10_lite                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 88                                          ;
;     Total combinational functions  ; 87                                          ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 149                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 288                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de10_lite          ; de10_lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; seven_segment_cntrl.vhd          ; yes             ; User VHDL File               ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/seven_segment_cntrl.vhd          ;         ;
; digital_filter.vhd               ; yes             ; User VHDL File               ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd               ;         ;
; sram2p.vhd                       ; yes             ; User Wizard-Generated File   ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd                       ;         ;
; de10_lite.vhd                    ; yes             ; User VHDL File               ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd                    ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/pll_altpll.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_h6n3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 88          ;
;                                             ;             ;
; Total combinational functions               ; 87          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 25          ;
;     -- 3 input functions                    ; 19          ;
;     -- <=2 input functions                  ; 43          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 56          ;
;     -- arithmetic mode                      ; 31          ;
;                                             ;             ;
; Total registers                             ; 32          ;
;     -- Dedicated logic registers            ; 32          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 149         ;
; Total memory bits                           ; 288         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 33          ;
; Total fan-out                               ; 606         ;
; Average fan-out                             ; 1.31        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |de10_lite                                   ; 87 (48)             ; 32 (17)                   ; 288         ; 0          ; 0            ; 0       ; 0         ; 149  ; 0            ; 0          ; |de10_lite                                                                                                          ; de10_lite           ; work         ;
;    |digital_filter:digital_filter|           ; 25 (25)             ; 15 (15)                   ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|digital_filter:digital_filter                                                                            ; digital_filter      ; work         ;
;       |sram2p:sram|                          ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|digital_filter:digital_filter|sram2p:sram                                                                ; sram2p              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_h6n3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated ; altsyncram_h6n3     ; work         ;
;    |pll:pll|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pll:pll                                                                                                  ; pll                 ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pll:pll|altpll:altpll_component                                                                          ; altpll              ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                ; pll_altpll          ; work         ;
;    |seven_segment_cntrl:disp7seg2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|seven_segment_cntrl:disp7seg2                                                                            ; seven_segment_cntrl ; work         ;
;    |seven_segment_cntrl:disp7seg|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|seven_segment_cntrl:disp7seg                                                                             ; seven_segment_cntrl ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |de10_lite|digital_filter:digital_filter|sram2p:sram ; sram2p.vhd      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |de10_lite|pll:pll                                   ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                                      ;
+-----------------------------------------------------+-------------------------------------------------------------------------+
; digital_filter:digital_filter|mem_raddress[4]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[4] ;
; digital_filter:digital_filter|mem_waddress[4]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[4] ;
; digital_filter:digital_filter|mem_raddress[3]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[3] ;
; digital_filter:digital_filter|mem_waddress[3]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[3] ;
; digital_filter:digital_filter|mem_raddress[2]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[2] ;
; digital_filter:digital_filter|mem_waddress[2]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[2] ;
; digital_filter:digital_filter|mem_raddress[1]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[1] ;
; digital_filter:digital_filter|mem_waddress[1]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[1] ;
; digital_filter:digital_filter|mem_waddress[0]       ; Merged with digital_filter:digital_filter|\write_to_ram:waddress_buf[0] ;
; digital_filter:digital_filter|acumulator_buf[9..31] ; Lost fanout                                                             ;
; Total Number of Removed Registers = 32              ;                                                                         ;
+-----------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; digital_filter:digital_filter|mem_raddress[0] ; 1       ;
; Total number of inverted registers = 1        ;         ;
+-----------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 100000                ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1000                  ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h6n3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_cntrl:disp7seg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; segtype        ; 1     ; Signed Integer                                   ;
; dot            ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_cntrl:disp7seg2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; segtype        ; 1     ; Signed Integer                                    ;
; dot            ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 16                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "digital_filter:digital_filter|sram2p:sram" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_filter:digital_filter"                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_input[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; filt_out[15..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 32                          ;
;     CLR               ; 31                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 100                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 69                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 25                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Oct  5 08:55:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file seven_segment_cntrl.vhd
    Info (12022): Found design unit 1: seven_segment_cntrl-control File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/seven_segment_cntrl.vhd Line: 23
    Info (12023): Found entity 1: seven_segment_cntrl File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/seven_segment_cntrl.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file digital_filter.vhd
    Info (12022): Found design unit 1: digital_filter-RTL File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd Line: 16
    Info (12023): Found entity 1: digital_filter File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sram2p.vhd
    Info (12022): Found design unit 1: sram2p-SYN File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd Line: 56
    Info (12023): Found entity 1: sram2p File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite.vhd
    Info (12022): Found design unit 1: de10_lite-rtl File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 70
    Info (12023): Found entity 1: de10_lite File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd Line: 43
Info (12127): Elaborating entity "de10_lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(20): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(21): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(22): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(23): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(24): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(25): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(27): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(28): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(29): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(30): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(35): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(36): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(37): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(38): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(50): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(51): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 51
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(52): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(53): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(54): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(57): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at de10_lite.vhd(59): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at de10_lite.vhd(76): object "lock" assigned a value but never read File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 76
Warning (10542): VHDL Variable Declaration warning at de10_lite.vhd(98): used initial value expression for variable "n" because variable was never assigned a value File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 98
Warning (10542): VHDL Variable Declaration warning at de10_lite.vhd(99): used initial value expression for variable "n2" because variable was never assigned a value File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 99
Warning (10492): VHDL Process Statement warning at de10_lite.vhd(101): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "LEDR[9..1]" at de10_lite.vhd(44) File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 121
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd Line: 141
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/pll.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "digital_filter" for hierarchy "digital_filter:digital_filter" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 129
Warning (10492): VHDL Process Statement warning at digital_filter.vhd(43): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd Line: 43
Info (12128): Elaborating entity "sram2p" for hierarchy "digital_filter:digital_filter|sram2p:sram" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd Line: 63
Info (12133): Instantiated megafunction "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component" with the following parameter: File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/sram2p.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6n3.tdf
    Info (12023): Found entity 1: altsyncram_h6n3 File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h6n3" for hierarchy "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated" File: /home/tarcis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "seven_segment_cntrl" for hierarchy "seven_segment_cntrl:disp7seg" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 139
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[15]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 503
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[14]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 472
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[13]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 441
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[12]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 410
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[11]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 379
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[10]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 348
        Warning (14320): Synthesized away node "digital_filter:digital_filter|sram2p:sram|altsyncram:altsyncram_component|altsyncram_h6n3:auto_generated|q_b[9]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/db/altsyncram_h6n3.tdf Line: 317
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 26
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 60
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 64
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 65
Info (13000): Registers with preset signals will power-up high File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/digital_filter.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 20
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 21
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 21
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 22
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 23
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 24
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 25
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 27
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 28
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 29
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 30
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 33
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 34
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 35
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 36
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 37
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 44
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 50
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 50
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 50
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 50
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 51
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 51
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 51
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 51
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 52
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 53
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 53
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 53
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 53
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 54
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 57
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 59
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 41
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 47
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 47
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 47
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 47
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 47
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 58
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/tarcis/Desktop/VHDL_projects/DigitalFilter/sint/de10_lite.vhd Line: 58
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 88 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Mon Oct  5 08:55:41 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


