{"batchcomplete":"","query":{"pages":{"36954":{"pageid":36954,"ns":0,"title":"SPARC","revisions":[{"contentformat":"text/x-wiki","contentmodel":"wikitext","*":"{{other uses}}\n{{Use mdy dates|date=August 2016}}\n{{Infobox CPU architecture\n| image = Sparc-logo.svg\n| name       = SPARC\n| designer   = [[Sun Microsystems]] (acquired by [[Oracle Corporation]])\n| bits       = 64-bit (32 \u2192 64)\n| introduced = 1987 (shipments)\n| version    = V9 (1993) / OSA2015\n| design     = RISC\n| type       = Register-Register\n| encoding   = Fixed\n| branching  = [[Status register|Condition code]]\n| endianness = [[Bi-endian|Bi]] (Big \u2192 Bi)\n| page size  = 8 KB (4 KB \u2192 8 KB)\n| extensions = [[Visual Instruction Set|VIS]] 1.0, 2.0, 3.0, 4.0\n| open       = Yes, and royalty free\n| gpr        = 31 (G0 = 0; non-global registers use [[register window]]s)\n| fpr        = 32 (usable as 32 single-precision, 32 double-precision, or 16 quad-precision)\n}}\n[[File:Sun UltraSPARCII.jpg|thumb|A [[Sun Microsystems|Sun]] [[UltraSPARC II]] microprocessor (1997)]]\n\nThe '''Scalable Processor Architecture''' ('''SPARC''') is a [[reduced instruction set computing]] (RISC) [[instruction set architecture]] (ISA) originally developed by [[Sun Microsystems]]. Since the establishment of SPARC International, Inc. in 1989, the SPARC architecture has been developed by its members. SPARC International is also responsible for licensing and promoting the SPARC architecture, managing SPARC trademarks (including SPARC, which it owns), and providing [[conformance testing]]. SPARC International was intended to open the SPARC architecture to create a larger ecosystem; and SPARC has been licensed to several manufacturers, including [[Atmel]], [[Cypress Semiconductor]], [[Fujitsu]], and [[Texas Instruments]]. As a result of SPARC International, SPARC is fully open, non-proprietary and royalty-free.\n\nThe first implementation of the original [[32-bit]] SPARC architecture (SPARC V7) were initially designed and used in Sun's [[Sun-4]] [[computer workstation|workstation]] and [[server (computing)|server]] systems, replacing their earlier [[Sun-3]] systems based on the [[Motorola 68000 series]] of processors.  Later, SPARC processors were used in [[symmetric multiprocessing|SMP]] and [[Non-Uniform Memory Access|CC-NUMA]] servers produced by Sun, [[Solbourne]] and [[Fujitsu]], among others, and designed for [[64-bit]] operation.\n\nAs of July 2016, the latest commercial high-end SPARC processors are [[Fujitsu]]'s [[SPARC64 X+]] (introduced in 2014 for its SPARC M10 server)<ref name=\"fujitsu-sparc64-x+\" /> and [[SPARC64 VI#SPARC64 XIfx|SPARC64 XIfx]] (introduced in 2015 for its PRIMEHPC FX100 supercomputer); and [[Oracle Corporation|Oracle]]'s [[SPARC M7]] (introduced in October 2015 for its high-end servers).\n\n==Features==\nThe SPARC architecture was heavily influenced by the earlier RISC designs including the [[Berkeley RISC|RISC]] I and II from the [[University of California, Berkeley]] and the [[IBM 801]]. These original RISC designs were minimalist, including as few features or op-codes as possible and aiming to execute instructions at a rate of almost one instruction per [[clock signal|clock cycle]]. This made them similar to the [[MIPS architecture]] in many ways, including the lack of instructions such as multiply or divide. Another feature of SPARC influenced by this early RISC movement is the [[branch delay slot]].\n\nThe SPARC processor usually contains as many as 160 [[processor register|general purpose registers]]. According to the \"Oracle SPARC Architecture 2015\" specification an \"implementation may contain from 72 to 640 general-purpose 64-bit\" registers.<ref name=\"SPARC 2015\">{{cite web |url=http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/sparc-architecture-2015-2868130.pdf |title=Oracle SPARC  Architecture 2015: One Architecture ... Multiple Innovative Implementations |version=Draft D1.0.0 |date=January 12, 2016 |quote=<!--p.16-->IMPL. DEP. #2-V8: An Oracle SPARC Architecture implementation may contain from 72 to 640 general-purpose 64-bit R registers. This corresponds to a grouping of the registers into MAXPGL + 1 sets of global R registers plus a circular stack of N_REG_WINDOWS sets of 16 registers each, known as register windows. The number of register windows present (N_REG_WINDOWS) is implementation dependent, within the range of 3 to 32 (inclusive).<!--\"Variants of load/store instructions, the load/store alternate instructions, can specify an arbitrary 8-bit address space identifier for the load/store data access.\"--><!--Possibly a \"typo\" for thirty-two 64-bit registers?: \"The floating-point register set consists of sixty-four 32-bit registers, which may be accessed as follows:\"--> |accessdate=June 13, 2016}}</ref> At any point, only 32 of them are immediately visible to software{{snd}} 8 are a set of global registers (one of which, '''g0''', is hard-wired to zero, so only seven of them are usable as registers) and the other 24 are from the [[stack (data structure)|stack]] of registers. These 24 registers form what is called a [[register window]], and at function call/return, this window is moved up and down the register stack. Each window has 8 local registers and shares 8 registers with each of the adjacent windows. The shared registers are used for passing function parameters and returning values, and the local registers are used for retaining local values across function calls.\n\nThe \"Scalable\" in SPARC comes from the fact that the SPARC specification allows implementations to scale from embedded processors up through large server processors, all sharing the same core (non-privileged) instruction set.  One of the architectural parameters that can scale is the number of implemented register windows; the specification allows from three to 32 windows to be implemented, so the implementation can choose to implement all 32 to provide maximum [[call stack]] efficiency, or to implement only three to reduce cost and complexity of the design, or to implement some number between them. Other architectures that include similar [[register file]] features include [[Intel i960]], [[IA-64]], and [[AMD 29000]].\n\nThe architecture has gone through several revisions. It gained hardware multiply and divide functionality in Version 8.{{R|gcc-doc|osnews-gcc}} [[64-bit]] (addressing and data) were added to the version 9 SPARC specification published in 1994.<ref name=\"sparc-v9-whitepaper\" />\n\nIn SPARC Version 8, the [[floating point]] register file has 16 [[double precision]] registers. Each of them can be used as two [[single precision]] registers, providing a total of 32 single precision registers. An odd-even number pair of double precision registers can be used as a [[quad precision]] register, thus allowing 8 quad precision registers. SPARC Version 9 added 16 more double precision registers (which can also be accessed as 8 quad precision registers), but these additional registers can not be accessed as single precision registers. No SPARC CPU implements quad-precision operations in hardware as of 2004.<ref>{{cite book\n | title      = Numerical Computation Guide \u2013  Sun Studio 10\n | chapter    = SPARC Behavior and Implementation\n | year       = 2004\n | publisher  = Sun Microsystems, Inc\n | url        = http://download.oracle.com/docs/cd/E19059-01/stud.10/819-0499/ncg_sparc.html\n | accessdate = September 24, 2011\n | quote      = There are four situations, however, when the hardware will not successfully complete a floating-point instruction: ... The instruction is not implemented by the hardware (such as ... quad-precision instructions on any SPARC FPU).\n}}</ref>\n\n[[Tagged architecture|Tagged]] add and subtract instructions perform adds and subtracts on values checking that the bottom two bits of both operands are 0 and reporting overflow if they are not.  This can be useful in the implementation of the [[run-time system|run time]] for [[ML (programming language)|ML]], [[Lisp (programming language)|Lisp]], and similar languages that might use a tagged integer format.\n\nThe [[endianness]] of the [[32-bit]] SPARC V8 architecture is purely big-endian. The 64-bit SPARC V9 architecture uses big-endian instructions, but can access data in either big-endian or little-endian byte order, chosen either at the application instruction ([[load/store architecture|load/store]]) level or at the [[paging|memory page]] level (via an MMU setting).  The latter is often used for accessing data from inherently little-endian devices, such as those on PCI buses.\n\n==History==\nThere have been three major revisions of the architecture. The first published revision was the 32-bit ''SPARC Version 7'' (V7) in 1986. ''SPARC Version 8'' (V8), an enhanced SPARC architecture definition, was released in 1990.  The main differences between V7 and V8 were the addition of integer multiply and divide instructions, and an upgrade from 80-bit \"extended precision\" floating-point arithmetic to 128-bit \"[[Quadruple precision floating-point format|quad-precision]]\" arithmetic.  SPARC V8 served as the basis for IEEE Standard 1754-1994, an [[IEEE]] standard for a 32-bit microprocessor architecture.\n\n''SPARC Version 9'', the 64-bit SPARC architecture, was released by SPARC International in 1993.  It was developed by the SPARC Architecture Committee consisting of [[Amdahl Corporation]], [[Fujitsu]], [[International Computers Limited|ICL]], [[LSI Logic]], [[Panasonic Corporation|Matsushita]], [[Philips]], [[Ross Technology]], [[Sun Microsystems]], and [[Texas Instruments]].\nNewer specifications always remain compliant with the full SPARC V9 Level 1 specification.\n\nIn 2002, the SPARC ''Joint Programming Specification 1'' (JPS1) was released by Fujitsu and Sun, describing processor functions which were identically implemented in the CPUs of both companies (\"Commonality\"). The first CPUs conforming to JPS1 were the UltraSPARC III by Sun and the SPARC64 V by Fujitsu. Functionalities which are not covered by JPS1 are documented for each processor in \"Implementation Supplements\".\n\nAt the end of 2003, JPS2 was released to support multicore CPUs. The first CPUs conforming to JPS2 were the UltraSPARC IV by Sun and the SPARC64 VI by Fujitsu.\n\nIn early 2006, Sun released an extended architecture specification, ''UltraSPARC Architecture 2005''. This includes not only the non-privileged and most of the privileged portions of SPARC V9, but also all the architectural extensions developed through the processor generations of UltraSPARC III, IV, IV+ as well as CMT extensions starting with the [[UltraSPARC T1]] implementation:\n\n* the [[Visual Instruction Set|VIS]] 1 and VIS 2 instruction set extensions and the associated GSR register\n* multiple levels of global registers, controlled by the GL register\n* Sun's 64-bit MMU architecture\n* privileged instructions ALLCLEAN, OTHERW, NORMALW, and INVALW\n* access to the VER register is now hyperprivileged\n* the SIR instruction is now hyperprivileged\n\nIn 2007, Sun released an updated specification, ''UltraSPARC Architecture 2007'', to which the [[UltraSPARC T2]] implementation complied.\n\nIn August 2012, Oracle Corporation made available a new specification, ''Oracle SPARC Architecture 2011'', which besides the overall update of the reference, adds the VIS 3 instruction set extensions and [[Logical Domains|hyperprivileged mode]] to the 2007 specification.<ref name=\"sparc-arch-2011\" />\n\nIn October 2015, Oracle released SPARC M7, the first processor based on the new ''Oracle SPARC Architecture 2015'' specification.<ref name=\"SPARC 2015\"/>-<ref>{{cite web\n  |url = http://www.oracle.com/us/corporate/features/sparc-m7/index.html\n  |title = SPARC M7 Innovation\n  |accessdate = October 13, 2015\n  |author = John Soat\n  |date = \n  |work = Oracle web site\n  |publisher = [[Oracle Corporation]]\n  |quote = \n}}</ref>  This revision includes VIS 4 instruction set extensions.\n\nSPARC architecture has provided continuous application binary compatibility from the first SPARC V7 implementation in 1987 through the Sun UltraSPARC Architecture implementations.\n\nAmong various implementations of SPARC, Sun's SuperSPARC and UltraSPARC-I were very popular, and were used as reference systems for [[Standard Performance Evaluation Corporation|SPEC]] CPU95 and CPU2000 benchmarks. The 296&nbsp;MHz UltraSPARC-II is the reference system for the SPEC CPU2006 benchmark.\n\n==SPARC architecture licensees==\nThe following organizations have licensed the SPARC architecture<!--Not SPARC implementations-->:\n\n{{Multicol}}\n* [[Afara Websystems]]\n* [[Bipolar Integrated Technology]] (BIT)\n* [[Cypress Semiconductor]]\n* [[European Space Research and Technology Center]] (ESTEC)\n* [[Fujitsu]] (and its Fujitsu Microelectronics subsidiary)\n* [[Gaisler Research]]\n* [[HAL Computer Systems]]\n* [[Hyundai]]\n* [[LSI Logic]]\n* [[Harris Corporation|Matra Harris Semiconductors]] (MHS)\n{{Multicol-break}}\n* [[Panasonic|Matsushita Electrical Industrial Co.]]\n* [[Meiko Scientific]]\n* [[Metaflow Technologies]]\n* [[Philips Electronics]]\n* Prisma\n* [[Ross Technology]]\n* [[Solbourne Computer]]\n* Systems & Processes Engineering Corporation (SPEC)\n* TEMIC\n* [[Weitek]]\n{{Multicol-end}}\n\n==Implementations==\n{| class=\"wikitable sortable\"\n|- style=\"vertical-align: top; font-size: 85%;\"\n!                            Name (codename)\n!                            Model\n! abbr=\"Frequency\"         | Frequency (MHz)\n! abbr=\"Architecture\"      | Arch. version\n!                            Year\n! abbr=\"Threads\"           | Total threads<ref group=\"note\" name=threads>Threads per core \u00d7 number of cores</ref>\n! abbr=\"Process\"           | Process (nm)\n! abbr=\"Transistors\"       | Transistors (millions)\n! abbr=\"Size\"              | Die size (mm<sup>2</sup>)\n!                            IO pins\n! abbr=\"Power\"             | Power (W)\n! abbr=\"Voltage\"           | Voltage (V)\n! abbr=\"Data cache\"        | L1 Dcache (KB)\n! abbr=\"Instruction cache\" | L1 Icache (KB)\n! abbr=\"L2 Cache\"          | L2 cache (KB)\n! abbr=\"L3 Cache\"          | L3 cache (KB)\n|-\n!SPARC\n|(various), including [[MB86900]]<ref group=\"note\">Various SPARC V7 implementations were produced by Fujitsu, [[LSI Logic]], Weitek, Texas Instruments and Cypress. A SPARC V7 processor generally consisted of several discrete chips, usually comprising an integer unit (IU), a [[floating-point unit]] (FPU), a [[memory management unit]] (MMU) and cache memory.</ref>\n|14.28&ndash;40||V7||1987\u20131992||1\u00d71=1||800&ndash;1300||~0.1&ndash;1.8||--||160&ndash;256||--||--||colspan=\"2\"|0&ndash;128 (unified)||none||none\n|-\n![[microSPARC]] I (Tsunami)\n|TI TMS390S10\n|40&ndash;50||V8||1992||1\u00d71=1||800||0.8||225?||288||2.5||5||2||4||none||none\n|-\n![[SuperSPARC]] I (Viking)\n|TI TMX390Z50 / Sun STP1020\n|33&ndash;60||V8||1992||1\u00d71=1||800||3.1||--||293||14.3||5||16||20||0\u20132048||none\n|-\n![[SPARClite]]\n|Fujitsu MB8683x\n|66&ndash;108||V8E||1992||1\u00d71=1||--||--||--||144, 176||--||2.5/3.3\u20135.0&nbsp;V, 2.5\u20133.3&nbsp;V||1, 2, 8, 16||1, 2, 8, 16||none||none\n|-\n![[hyperSPARC]] (Colorado 1)\n|Ross RT620A\n|40&ndash;90||V8||1993||1\u00d71=1||500||1.5||--||--||--||5?||0||8||128\u2013256||none\n|-\n!microSPARC II (Swift)\n|Fujitsu MB86904 / Sun STP1012\n|60&ndash;125||V8||1994||1\u00d71=1||500||2.3||233||321||5||3.3||8||16||none||none\n|-\n!hyperSPARC (Colorado 2)\n|Ross RT620B\n|90&ndash;125||V8||1994||1\u00d71=1||400||1.5||--||--||--||3.3||0||8||128\u2013256||none\n|-\n!SuperSPARC II (Voyager)\n|Sun STP1021\n|75&ndash;90||V8||1994||1\u00d71=1||800||3.1||299||--||16||--||16||20||1024\u20132048||none\n|-\n!hyperSPARC (Colorado 3)\n|Ross RT620C\n|125&ndash;166||V8||1995||1\u00d71=1||350||1.5||--||--||--||3.3||0||8||512\u20131024||none\n|-\n![[TurboSPARC]]\n|Fujitsu MB86907\n|160&ndash;180||V8||1996||1\u00d71=1||350||3.0||132||416||7||3.5||16||16||512||none\n|-\n![[UltraSPARC]] (Spitfire)\n|Sun STP1030\n|143&ndash;167||V9||1995||1\u00d71=1||470||3.8||315||521||30<ref group=\"note\">@167&nbsp;MHz</ref>||3.3||16||16||512\u20131024||none\n|-\n!UltraSPARC (Hornet)\n|Sun STP1030\n|200||V9||1998||1\u00d71=1||420||5.2||265||521||--||3.3||16||16||512\u20131024||none\n|-\n!hyperSPARC (Colorado 4)\n|Ross RT620D\n|180&ndash;200||V8||1996||1\u00d71=1||350||1.7||--||--||--||3.3||16||16||512||none\n|-\n![[HAL SPARC64|SPARC64]]\n|Fujitsu (HAL)\n|101&ndash;118||V9||1995||1\u00d71=1||400||--||Multichip||286||50||3.8||128||128||--||--\n|-\n![[HAL SPARC64#SPARC64 II|SPARC64 II]]\n|Fujitsu (HAL)\n|141&ndash;161||V9||1996||1\u00d71=1||350||--||Multichip||286||64||3.3||128||128||--||--\n|-\n![[HAL SPARC64#SPARC64 GP|SPARC64 III]]\n|Fujitsu (HAL) MBCS70301\n|250&ndash;330||V9||1998||1\u00d71=1||240||17.6||240||--||--||2.5||64||64||8192||--\n|-\n![[UltraSPARC II]]s (Blackbird)\n|Sun STP1031\n|250&ndash;400||V9||1997||1\u00d71=1||350||5.4||149||521||25<ref group=\"note\">@250&nbsp;MHz</ref>||2.5||16||16||1024 or 4096||none\n|-\n!UltraSPARC IIs (Sapphire-Black)\n|Sun STP1032 / STP1034\n|360&ndash;480||V9||1999||1\u00d71=1||250||5.4||126||521||21<ref group=\"note\">@400&nbsp;MHz</ref>||1.9||16||16||1024&ndash;8192||none\n|-\n![[UltraSPARC IIi]] (Sabre)\n|Sun SME1040\n|270&ndash;360||V9||1997||1\u00d71=1||350||5.4||156||587||21||1.9||16||16||256&ndash;2048||none\n|-\n!UltraSPARC IIi (Sapphire-Red)\n|Sun SME1430\n|333&ndash;480||V9||1998||1\u00d71=1||250||5.4||--||587||21<ref group=\"note\">@440&nbsp;MHz</ref>||1.9||16||16||2048||none\n|-\n![[UltraSPARC IIe]] (Hummingbird)\n|Sun SME1701\n|400&ndash;500||V9||1999||1\u00d71=1||180 Al||--||--||370||13<ref group=\"note\">max. @500&nbsp;MHz</ref>||1.5\u20131.7||16||16||256||none\n|-\n!UltraSPARC IIi (IIe+) (Phantom)\n|Sun SME1532\n|550&ndash;650||V9||2000||1\u00d71=1||180 Cu||--||--||370||17.6||1.7||16||16||512||none\n|-\n![[HAL SPARC64#SPARC64 GP|SPARC64 GP]]\n|Fujitsu SFCB81147\n|400&ndash;563||V9||2000||1\u00d71=1||180||30.2||217||--||--||1.8||128||128||8192||--\n|-\n![[HAL SPARC64#SPARC64 GP|SPARC64 GP]]\n| --\n|600&ndash;810||V9||--||1\u00d71=1||150||30.2||--||--||--||1.5||128||128||8192||--\n|-\n!SPARC64&nbsp;IV\n|Fujitsu MBCS80523\n|450&ndash;810||V9||2000||1\u00d71=1||130||--||--||--||--||--||128||128||2048||--\n|-\n![[UltraSPARC III]] (Cheetah)\n|Sun SME1050\n|600||JPS1||2001||1\u00d71=1||180 Al||29||330||1368||53||1.6||64||32||8192||none\n|-\n!UltraSPARC III (Cheetah)\n|Sun SME1052\n|750&ndash;900||JPS1||2001||1\u00d71=1||130 Al||29||--||1368||--||1.6||64||32||8192||none\n|-\n!UltraSPARC III&nbsp;Cu (Cheetah+)\n|Sun SME1056\n|1002&ndash;1200||JPS1||2001||1\u00d71=1||130 Cu||29||232||1368||80<ref group=\"note\">@900&nbsp;MHz</ref>||1.6||64||32||8192||none\n|-\n![[UltraSPARC IIIi]] (Jalape\u00f1o)\n|Sun SME1603\n|1064&ndash;1593||JPS1||2003||1\u00d71=1||130||87.5||206||959||52||1.3||64||32||1024||none\n|-\n![[SPARC64 V]] (Zeus)\n|Fujitsu\n||1100&ndash;1350||JPS1||2003||1\u00d71=1||130||190||289||269||40||1.2||128||128||2048||--\n|-\n![[SPARC64 V#SPARC64 V+|SPARC64 V+]] (Olympus-B)\n|Fujitsu\n||1650&ndash;2160||JPS1||2004||1\u00d71=1||90||400||297||279||65||1||128||128||4096||--\n|-\n![[UltraSPARC IV]] (Jaguar)\n|Sun SME1167\n|1050&ndash;1350||JPS2||2004||1\u00d72=2||130||66||356||1368||108||1.35||64||32||16384||none\n|-\n![[UltraSPARC IV+]] (Panther)\n|Sun SME1167A\n|1500&ndash;2100||JPS2||2005||1\u00d72=2||90||295||336||1368||90||1.1||64||64||2048||32768\n|-\n![[UltraSPARC T1]] (Niagara)\n|Sun SME1905\n|1000&ndash;1400||UA2005||2005||4\u00d78=32||90||300||340||1933||72||1.3||8||16||3072||none\n|-\n![[SPARC64 VI]] (Olympus-C)\n| Fujitsu\n|2150&ndash;2400||JPS2||2007||2\u00d72=4||90||540||422||--||120&ndash;150||1.1||128\u00d72||128\u00d72||4096&ndash;6144||none\n|-\n![[UltraSPARC T2]] (Niagara 2)\n|Sun SME1908A\n|1000&ndash;1600||UA2007||2007||8\u00d78=64||65||503||342||1831||95||1.1&ndash;1.5||8||16||4096||none\n|-\n!UltraSPARC T2 Plus (Victoria Falls)\n|Sun SME1910A\n|1200&ndash;1600||UA2007|| 2008 ||8\u00d78=64||65||503||342||1831|| - || - ||8||16||4096||none\n|-\n![[SPARC64 VII]] (Jupiter)<ref name=\"fujitsu-fx1-promo\" />\n|Fujitsu\n|2400&ndash;2880||JPS2||2008||2\u00d74=8||65||600||445||--||150||--||64\u00d74||64\u00d74||6144||none\n|-\n!UltraSPARC \"RK\" ([[Rock processor|Rock]])<ref name=\"sun-rock-whitepaper\" />\n|Sun SME1832\n|2300||????||canceled<ref name=\"nytimes-rock-canceled\" />||2\u00d716=32||65||?||396||2326||?||?||32||32||2048||?\n|-\n![[SPARC64 VIIIfx]] (Venus)<ref name=\"heise-fujitsu-s64vii\" /><ref name=\"inquirer-fujitsu-fastest\" />\n|Fujitsu\n|2000||JPS2 / HPC-ACE||2009||1\u00d78=8||45||760||513||1271||58||?||32\u00d78||32\u00d78||6144||none\n|-\n![[SPARC T3]] (Rainbow Falls)\n|Oracle/Sun\n|1650||UA2007|| 2010 ||8\u00d716=128||40<ref name=\"oracle-t3-whitepaper\" />||???? ||371||?||139||?||8||16||6144||none\n|-\n![[FeiTeng (processor)|Galaxy FT-1500]]\n|[[National University of Defense Technology|NUDT]] (China)\n|1800||UA2007?|| 201? ||8\u00d716=128||40||????||???||?||65||?||16\u00d716||16\u00d716||512\u00d716||4096\n|-\n![[SPARC64 VII+]] (Jupiter-E <small>''or''</small> M3)<ref name=\"register-t4-next-year\" /><ref name=\"fujitsu-m-whitepaper\" />\n|Fujitsu\n|2667\u20133000||JPS2|| 2010 ||2\u00d74=8||65||-||-||-||160||-||64\u00d74||64\u00d74||12288||none\n|-\n![[LEON|LEON4]]\n|[[Aeroflex|Aeroflex Gaisler]]\n|125\u20131500||V8E|| 2010 ||1\u00d71=1||32||-||-||-||???||-||???||???||???||???\n|-\n![[MCST-R1000|R1000]]\n|[[Moscow Center of SPARC Technologies|MCST]] (Russia)\n|1000||JPS2|| 2011 ||1\u00d74=4||90||180||128||-||15||1, 1.8, 2.5||32||16||2048||none\n|-\n![[SPARC T4]] (Yosemite Falls)<ref name=\"register-oracle-t4\" />\n|Oracle\n|2850\u20133000||OSA2011|| 2011 ||8\u00d78=64||40||855||403||?||240||?||16\u00d78||16\u00d78||128\u00d78||4096\n|-\n![[SPARC64 VI#SPARC64 IXfx|SPARC64 IXfx]]<ref name=\"fujitsu-s64ixfx\" /><ref name=\"fujitsu-fx10-launch\" /><ref>http://www.fujitsu.com/downloads/TC/sc11/sparc64-ixfx-sc11.pdf</ref>\n|Fujitsu\n|1850||JPS2 / HPC-ACE||2012||1x16=16||40||1870||484||1442||110||?||32\u00d716||32\u00d716||12288||none\n|-\n![[SPARC64 X]] (Athena)<ref>https://www.fujitsu.com/global/Images/HC25.27.910-SPARC64.pdf</ref>\n|Fujitsu\n|2800||OSA2011 / HPC-ACE||2012||2\u00d716=32||28||2950||587.5||1500||270||?||64\u00d716||64\u00d716||24576||none\n|-\n![[SPARC T5]]\n|Oracle\n|3600||OSA2011|| 2013 ||8\u00d716=128||28||1500||478||?||?||?||16\u00d716||16\u00d716||128\u00d716||8192\n|-\n![[SPARC M5]]\n|Oracle\n|3600||OSA2011|| 2013 ||8\u00d76=48||28||3900||?||?||?||?||16\u00d76||16\u00d76||128\u00d76||49152\n|-\n![[SPARC M6]]\n|Oracle\n|3600||OSA2011|| 2013 ||8\u00d712=96||28||?||?||?||?||?||16\u00d712||16\u00d712||128\u00d712||49152\n|-\n![[SPARC64 X+]] (Athena+)<ref>https://www.fujitsu.com/global/Images/HotChips24_Fujitsu_presentation.pdf</ref>\n|Fujitsu\n|3200\u20133700||OSA2011 / HPC-ACE||2014||2\u00d716=32||28||2990||600||1500||392||?||64\u00d716||64\u00d716||24M||none\n|-\n![[SPARC64 VI#SPARC64 XIfx|SPARC64 XIfx]]<ref>http://www.fujitsu.com/global/Images/20140811hotchips26.pdf</ref>\n|Fujitsu\n|2200||JPS2 / HPC-ACE2||2015?||1\u00d7(32+2)=34||20||3750||?||1001||?||?||64\u00d734||64\u00d734||12M\u00d72||none\n|-\n![[SPARC M7]]<ref>http://swisdev.oracle.com/_files/M7_Preso.pdf M7: Next Generation SPARC. Hotchips 26 \u2013 August 12, 2014. Stephen Phillips</ref><ref>http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/sparc-t7-m7-server-architecture-2702877.pdf Oracle's SPARC T7 and SPARC M7 Server Architecture. October 2015</ref>\n|Oracle\n|4133||OSA2015||2015||8\u00d732=256||20||>10,000||?||?||?||?||16\u00d732||16\u00d732||256\u00d724||65536\n|-\n![[SPARC S7]]<ref>http://www.hotchips.org/wp-content/uploads/hc_archives/hc27/HC27.24-Monday-Epub/HC27.24.30-HP-Cloud-Comm-Epub/HC27.24.330-sonoma.Vinalk-oracle-v3.pdf Hot Chips \u2013 August 23\u201325, 2015 \u2013 Conf. Day1 \u2013 Oracle\u2019s Sonoma Processor: Advanced low-cost SPARC processor for enterprise workloads by Basant Vinaik and Rahoul Puri</ref><ref>http://www.theregister.co.uk/2015/08/24/oracle_sonoma_processor_sparc/?page=1 Blueprints revealed: Oracle crams Sparc M7 and InfiniBand into cheaper 'Sonoma' chips</ref>\n|Oracle\n|4270||OSA2015||2016||8\u00d78=64||20||????||?||?||?||?||16\u00d78||16\u00d78||256\u00d72+256\u00d74||16384\n|-\n!                            Name (codename)\n!                            Model\n! abbr=\"Frequency\"         | Frequency (MHz)\n! abbr=\"Architecture\"      | Arch. version\n!                            Year\n! abbr=\"Threads\"           | Total threads<ref group=\"note\" name=threads/>\n! abbr=\"Process\"           | Process (nm)\n! abbr=\"Transistors\"       | Transistors (millions)\n! abbr=\"Size\"              | Die size (mm<sup>2</sup>)\n!                            IO pins\n! abbr=\"Power\"             | Power (W)\n! abbr=\"Voltage\"           | Voltage (V)\n! abbr=\"Data cache\"        | L1 Dcache (KB)\n! abbr=\"Instruction cache\" | L1 Icache (KB)\n! abbr=\"L2 Cache\"          | L2 cache (KB)\n! abbr=\"L3 Cache\"          | L3 cache (KB)\n|}\n'''Notes''':\n{{reflist|group=\"note\"}}\n\n==Operating system support==\nSPARC machines have generally used Sun's [[SunOS]], [[Solaris (operating system)|Solaris]], [[OpenSolaris]] or derived as [[Illumos]], but other [[operating system]]s such as [[NeXTSTEP]], [[RTEMS]], [[FreeBSD]], [[OpenBSD]], [[NetBSD]], and [[Linux]] have also been used.\n\nIn 1993, [[Intergraph]] announced a port of [[Windows NT]] to the SPARC architecture,<ref name=\"sunflash-nt\" /> but it was later cancelled.\n\nIn October 2015, Oracle announced a \"Linux for SPARC reference platform\".<ref name=\"sparclinux\" />\n\n==Open source implementations==\nSeveral fully [[open source]] implementations of the SPARC architecture exist:\n\n* [[LEON]], a 32-bit, SPARC Version 8 implementation, designed especially for space use. [[Source code]] is written in [[VHSIC Hardware Description Language|VHDL]], and licensed under the [[GNU General Public License|GPL]].\n* [[OpenSPARC]] [[UltraSPARC T1|T1]], released in 2006, a 64-bit, 32-thread implementation conforming to the UltraSPARC Architecture 2005 and to SPARC Version 9 (Level 1). Source code is written in [[Verilog]], and licensed under many licenses.  Most OpenSPARC T1 source code is licensed under the GPL.  Source based on existent open source projects will continue to be licensed under their current licenses.  Binary programs are licensed under a binary [[software license agreement]].\n* [[S1 Core|S1]], a 64-bit Wishbone compliant CPU core based on the OpenSPARC T1 design. It is a single UltraSPARC v9 core capable of 4-way SMT. Like the T1, the source code is licensed under the GPL.\n* [[OpenSPARC]] [[UltraSPARC T2|T2]], released in 2008, a 64-bit, 64-thread implementation conforming to the UltraSPARC Architecture 2007 and to SPARC Version 9 (Level 1). Source code is written in Verilog, and licensed under many licenses.  Most OpenSPARC T2 source code is licensed under the GPL. Source based on existing open source projects will continue to be licensed under their current licenses.  Binary programs are licensed under a binary Software License Agreement.\n\nA fully [[open source]] simulator for the SPARC architecture also exists:\n\n* [http://ramp.eecs.berkeley.edu/gold RAMP Gold], a 32-bit, 64-thread SPARC Version 8 implementation, designed for FPGA-based architecture simulation. RAMP Gold is written in ~36,000 lines of [[SystemVerilog]], and licensed under the [[BSD licenses]].\n\n==Supercomputers==\nFor HPC loads Fujitsu builds specialized [[SPARC64 VI#HPC specialized processors .28fx.29|SPARC64 fx]] processors  with a new instruction extensions set called HPC-ACE (High Performance Computing{{snd}} Arithmetic Computational Extensions).\n\nFujitsu's [[K computer]] ranked #1 in [[TOP500]]{{snd}} June 2011 and November 2011 lists. It combines 88,128 SPARC64 [[SPARC64 VI#SPARC64 VIIIfx|VIIIfx]] CPUs, each with eight cores, for a total of 705,024 cores{{snd}} almost twice as many as any other system in the [[TOP500]] at that time. The K Computer was more powerful than the next five systems on the list combined, and had the highest performance-to-power ratio of any other supercomputer system.<ref name=\"top500-2011-06\" /> It also ranked #6 in [[Green500]]{{snd}} June 2011 list, with a score of 824.56 MFLOPS/W.<ref name=\"green500-2011-06\" />  In the November 2012 release of [[TOP500]], the K computer ranked #3, using by far the most power of the top three.<ref name=\"top500-2012-11\" />  It ranked #85 on the corresponding [[Green500]] release.<ref name=\"green500-2012-11\" /> Newer HPC processors, [[SPARC64 VI#SPARC64 IXfx|IXfx]] and [[SPARC64 VI#SPARC64 XIfx|XIfx]], were included in recent [[PRIMEHPC FX10]] and FX100 supercomputers.\n\n[[Tianhe-2]] ([[TOP500]] #1 as of November 2014<ref name=\"top500-2014-11\" />) has a number of nodes with [[FeiTeng|Galaxy FT-1500]] [[OpenSPARC]]-based processors developed in China. However, those processors did not contribute to the [[LINPACK]] score.<ref name=\"nvidia-fastest-tianhe-1\" /><ref name=cw>''U.S. says China building 'entirely indigenous' supercomputer'', by Patrick Thibodeau\n[[Computerworld]], November 4, 2010 [http://www.computerworld.com/s/article/9194799/U.S._says_China_building_entirely_indigenous_supercomputer_]</ref>\n\n==See also==\n* [[ERC32]] &ndash; based on SPARC V7 specification\n* [[Ross Technology, Inc.]] &ndash; a SPARC microprocessor developer during the 1980s and 1990s\n* [[Sparcle]] &ndash; a modified SPARC with multiprocessing support used by the MIT Alewife project\n* [[LEON]] &ndash; a space rated SPARC V8 processor.\n* [[MCST-4R|R1000]] &ndash; a Russian quad-core microprocessor based on SPARC V9 specification\n* [[FeiTeng (processor)|Galaxy FT-1500]] &ndash; a Chinese 16-core OpenSPARC based processor\n\n==References==\n{{Reflist|30em|refs=\n<ref name=\"fujitsu-sparc64-x+\">{{cite web\n|url        = https://www.fujitsu.com/global/Images/HotChips24_Fujitsu_presentation.pdf\n|title=SPARC64 X+: Fujitsu\u2019s Next Generation Processor for UNIX servers\n|publisher  = [[Fujitsu]]\n|date       = September 2, 2013\n|accessdate = May 26, 2015\n}}</ref>\n\n<ref name=\"gcc-doc\">{{citation\n|url         = https://gcc.gnu.org/onlinedocs/gcc/\n|chapter-url = https://gcc.gnu.org/onlinedocs/gcc/SPARC-Options.html\n|title       = Using the GNU Compiler Collection (GCC)\n|publisher   = [[GNU]]\n|chapter     = SPARC Options\n|accessdate  = January 8, 2013\n}}</ref>\n\n<ref name=\"osnews-gcc\">{{citation\n|url        = http://www.osnews.com/story/6136\n|title      = SPARC Optimizations With GCC\n|publisher  = [[OSNews]]\n|date       = February 23, 2004\n|accessdate = January 8, 2013\n}}</ref>\n\n<ref name=\"sparc-v9-whitepaper\">{{citation\n|url        = http://www.sparc.org/standards/SPARCV9.pdf\n|title      = The SPARC Architecture Manual, Version 9\n|editor     = Weaver, D. L.\n|editor2    = Germond, T.\n|work       = SPARC International, Inc.\n|publisher  = [[Prentice Hall]]\n|isbn       = 0-13-825001-4\n|year       = 1994\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"fujitsu-fx1-promo\">{{citation\n|url        = http://www.fujitsu.com/downloads/PR/2008/20080219-01a.pdf\n|title      = FX1 Key Features & Specifications\n|date       = February 19, 2008\n|publisher  = [[Fujitsu]]\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"sun-rock-whitepaper\">{{citation\n|url         = http://www.opensparc.net/pubs/preszo/08/RockISSCC08.pdf\n|title       = A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC(R) Processor\n|first1      = Marc\n|last1       = Tremblay\n|authorlink1 = Marc Tremblay\n|first2      = Shailender\n|last2       = Chaudhry\n|work        = [[OpenSPARC]]\n|publisher   = [[Sun Microsystems]]\n|date        = February 19, 2008\n|accessdate  = December 6, 2011\n}}</ref>\n\n<ref name=\"nytimes-rock-canceled\">{{citation\n|url        = http://bits.blogs.nytimes.com/2009/06/15/sun-is-said-to-cancel-big-chip-project\n|title      = Sun Is Said to Cancel Big Chip Project\n|first      = Ashlee\n|last       = Vance\n|authorlink = Ashlee Vance\n|work       = [[The New York Times]]\n|date       = June 15, 2009\n|accessdate = May 23, 2010\n}}</ref>\n\n<ref name=\"heise-fujitsu-s64vii\">{{citation\n|url        = http://www.h-online.com/newsticker/news/item/Hot-Chips-Fujitsu-shows-off-SPARC64-VII-737073.html\n|title      = Fujitsu shows off SPARC64 VII\n|work       = heise online\n|date       = August 28, 2008\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"inquirer-fujitsu-fastest\">{{citation\n|url        = http://www.theinquirer.net/inquirer/news/1137342/fujitsu-unveils-world-s-fastest-cpu\n|title      = Fujitsu unveils world\u2019s fastest CPU\n|first      = Sylvie\n|last       = Barak\n|work       = [[The Inquirer]]\n|date       = May 14, 2009\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"oracle-t3-whitepaper\">{{citation\n|url        = http://www.oracle.com/us/products/servers-storage/servers/sparc-enterprise/t-series/sparc-t3-chip-ds-173097.pdf\n|title      = Sparc T3 processor\n|work       = [[Oracle Corporation]]\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"register-t4-next-year\">{{citation\n|url        = http://www.channelregister.co.uk/2010/12/03/oracle_sparct4_fujitsu_sparc64/\n|title      = Ellison: Sparc T4 due next year\n|first      = Timothy Prickett\n|last       = Morgan\n|date       = December 3, 2010\n|work       = [[The Register]]\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"fujitsu-m-whitepaper\">{{citation\n|url        = http://www.fujitsu.com/downloads/SPARCE/whitepapers/sparc-architecture-m-series-en.pdf\n|title      = SPARC Enterprise M-series Servers Architecture\n|date=April 2011\n|work       = [[Fujitsu]]\n}}</ref>\n\n<ref name=\"register-oracle-t4\">{{citation\n|url        = http://www.theregister.co.uk/2011/08/22/oracle_sparc_t4_hot_chips/\n|title      = Oracle's Sparc T4 chip\n|first      = Timothy Prickett\n|last       = Morgan\n|date       = August 22, 2011\n|work       = [[The Register]]\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"fujitsu-s64ixfx\">{{citation\n|url        = http://www.theregister.co.uk/2011/11/21/fujitsu_sparc64_ixfx_fx10_details\n|title      = Fujitsu parades 16-core Sparc64 super stunner\n|first      = Timothy Prickett\n|last       = Morgan\n|date       = November 21, 2011\n|work       = [[The Register]]\n|accessdate = December 8, 2011\n}}</ref>\n\n<ref name=\"sunflash-nt\">{{citation\n|url        = http://ftp.lanet.lv/ftp/sun-info/sunflash/1993/Jul/55.11-Sun-Intergraph:-SPARC-and-Windows-NT\n|title      = Intergraph to Port Windows NT to SPARC\n|first      = John\n|last       = McLaughlin\n|journal    = The Florida SunFlash\n|volume     = 55\n|issue      = 11\n|date       = July 7, 1993\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"sparclinux\">{{citation\n|url        = https://oss.oracle.com/projects/linux-sparc/\n|title      = Project: Linux for SPARC  - oss.oracle.com\n|date       = October 12, 2015\n|accessdate = December 4, 2015\n}}</ref>\n\n<ref name=\"top500-2011-06\">{{citation\n|url        = http://top500.org/list/2011/06/100\n|title      = TOP500 List (1-100)\n|work       = [[TOP500]]\n|date=June 2011\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"green500-2011-06\">{{citation\n|url        = http://www.green500.org/lists/2011/06/top/list.php\n|title      = The Green500 List\n|work       = [[Green500]]\n|date=June 2011\n}}</ref>\n\n<ref name=\"top500-2012-11\">{{citation\n|url        = http://www.top500.org/list/2012/11/\n|title      = Top500 List \u2013 November 2012 &#124; TOP500 Supercomputer Sites\n|work       = [[TOP500]]\n|date=November 2012\n\n|accessdate = January 8, 2013\n}}</ref>\n\n<ref name=\"green500-2012-11\">{{citation\n|url        = http://www.green500.org/lists/green201211&green500from=1&green500to=100\n|title      = The Green500 List \u2013 November 2012 &#124; The Green500\n|work       = [[Green500]]\n|date=November 2012\n|accessdate = January 8, 2013}}</ref>\n\n<ref name=\"nvidia-fastest-tianhe-1\">{{citation\n|url        = http://www.nvidia.com/content/mp4/sc-2010/theater/keane-sc10.mp4\n|format     = [[mp4]]\n|title      = Tesla Supercomputing\n|first      = Andy\n|last       = Keane\n|work       = [[Nvidia]]\n|accessdate = December 6, 2011\n}}</ref>\n\n<ref name=\"fujitsu-fx10-launch\">{{citation\n|url        = http://www.fujitsu.com/global/news/pr/archives/month/2011/20111107-01.html\n|title      = Fujitsu Launches PRIMEHPC FX10 Supercomputer\n|work       = [[Fujitsu]]\n|date       = November 7, 2011\n|accessdate = February 3, 2012\n}}</ref>\n\n<ref name=\"sparc-arch-2011\">{{citation\n|url        = http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/140521-ua2011-d096-p-ext-2306580.pdf\n|title      = Oracle SPARC Architecture 2011\n|work       = [[Oracle Corporation]]\n|date       = May 21, 2014\n|accessdate = November 25, 2015\n}}</ref>\n\n<ref name=\"top500-2014-11\">{{citation\n|url        = http://top500.org/system/177999\n|title      = Tianhe-2 (MilkyWay-2)\n|work       = [[TOP500]]\n|date=May 2015\n|accessdate = May 27, 2015\n}}</ref>\n}}\n\n==External links==\n{{Commons category|SPARC microprocessors}}\n* [http://www.sparc.org/ SPARC International, Inc.]\n* [http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/sparc-processor-2516655.html Oracle SPARC Processor Documentation]\n* [http://www.sparc.org/technical-documents/ SPARC Technical Documents]\n* [http://www.oracle.com/technetwork/systems/opensparc/ OpenSPARC Architecture specification] \n* Fujitsu SPARC64 [http://www.fujitsu.com/global/solutions/business-technology/tc/catalog/ V, VI, VII, VIIIfx, IXfx] and [http://www.fujitsu.com/global/products/computing/servers/unix/sparc/downloads/documents/ X, X+] extensions\n* [https://web.archive.org/web/20100114162013/http://www.sun.com/processors/documentation.html Sun \u2013 UltraSPARC Processors Documentation], archive.org copy\n* [https://web.archive.org/web/20111209011516/http://wikis.sun.com/display/FOSSdocs/Home Sun \u2013 FOSS Open Hardware Documentation], archive.org copy\n* [http://www.oracle.com/us/products/servers-storage/servers/sparc/oracle-sparc/sparc-roadmap-slide-2076743.pdf Oracle SPARC and Solaris Public Roadmap]\n* [http://www.fujitsu.com/global/products/computing/servers/unix/sparc/key-reports/roadmap/ Fujitsu SPARC Roadmap]\n* [http://www.cpu-collection.de/?tn=1&l0=cl&l1=SPARC SPARC processor images and descriptions]\n* [http://mbus.sunhelp.org ''The Rough Guide to MBus Modules''] (SuperSPARC, hyperSPARC)\n* {{dmoz|Computers/Hardware/Components/Processors/SPARC}}\n\n{{RISC-based processor architectures}}\n{{Sun hardware}}\n{{Oracle}}\n\n{{DEFAULTSORT:Sparc}}\n[[Category:1985 introductions]]\n[[Category:Sun microprocessors]]\n[[Category:Instruction set architectures]]\n[[Category:SPARC microprocessor architecture| Sparc]]"}]}}}}