<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='410' ll='412' type='bool llvm::isMask_64(uint64_t Value)'/>
<use f='llvm/llvm/include/llvm/Support/MathExtras.h' l='423' u='c' c='_ZN4llvm16isShiftedMask_64Em'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='509' u='c' c='_ZNK4llvm5APInt6isMaskEv'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='408'>/// Return true if the argument is a non-empty sequence of ones starting at the
/// least significant bit with the remainder zero (64 bit version).</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='112' u='c' c='_ZN4llvm11AArch64_IMML12isStartChunkEm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='122' u='c' c='_ZN4llvm11AArch64_IMML10isEndChunkEm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='1667' u='c' c='_ZL29isSeveralBitsExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8870' u='c' c='_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='3400' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel6tryBFEEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='3468' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel6tryBFEEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4596' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4638' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='3306' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel20matchBEXTRFromAndImmEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='4570' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='4581' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
