#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe8fc7a90 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fffe8f82930 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fffe90183a0_0 .var "Clk", 0 0;
v0x7fffe9018440_0 .var "Reset", 0 0;
v0x7fffe90184e0_0 .var "Start", 0 0;
v0x7fffe9018580_0 .var/i "counter", 31 0;
v0x7fffe9018620_0 .var/i "flush", 31 0;
v0x7fffe9018710_0 .var/i "i", 31 0;
v0x7fffe90187b0_0 .var/i "outfile", 31 0;
v0x7fffe9018850_0 .var/i "stall", 31 0;
S_0x7fffe8facbd0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fffe8fc7a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fffe9028f80 .functor BUFZ 32, v0x7fffe900db20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe9014130_0 .net "ALUControl", 2 0, v0x7fffe8fdc110_0;  1 drivers
v0x7fffe9014240_0 .net "ALUOp", 1 0, v0x7fffe9006ac0_0;  1 drivers
v0x7fffe9014350_0 .net "ALUOp_ID_EXtoALUControl", 1 0, v0x7fffe900af60_0;  1 drivers
v0x7fffe9014440_0 .net "ALUResult_ALUtoEX_MEM", 31 0, v0x7fffe8fd3e50_0;  1 drivers
v0x7fffe9014550_0 .net "ALUResult_EX_MEMtoDM", 31 0, v0x7fffe9008470_0;  1 drivers
v0x7fffe9014660_0 .net "ALUResult_MEM_WBtoWBMux", 31 0, v0x7fffe900ec10_0;  1 drivers
v0x7fffe9014770_0 .net "ALUSrc", 0 0, v0x7fffe9006bc0_0;  1 drivers
v0x7fffe9014860_0 .net "ALUSrc_ID_EXtoMUX", 0 0, v0x7fffe900b130_0;  1 drivers
v0x7fffe9014950_0 .net "Branch", 0 0, v0x7fffe9006c80_0;  1 drivers
v0x7fffe90149f0_0 .net "BranchTaken", 0 0, L_0x7fffe902a2b0;  1 drivers
v0x7fffe9014a90_0 .net "Forward_signal_A", 1 0, v0x7fffe9009670_0;  1 drivers
v0x7fffe9014b80_0 .net "Forward_signal_B", 1 0, v0x7fffe9009740_0;  1 drivers
v0x7fffe9014c90_0 .net "Funct_ID_EXtoALUControl", 9 0, v0x7fffe900bab0_0;  1 drivers
v0x7fffe9014da0_0 .net "Funct_IF_IDtoID_EX", 9 0, L_0x7fffe902a5e0;  1 drivers
o0x7ff2a09f1d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe9014e60_0 .net "IFFlush", 0 0, o0x7ff2a09f1d58;  0 drivers
v0x7fffe9014f00_0 .net "IFStall", 0 0, L_0x7fffe9029150;  1 drivers
v0x7fffe9014ff0_0 .net "IF_ID_PC_o", 31 0, v0x7fffe900d8a0_0;  1 drivers
v0x7fffe90151f0_0 .net "Instruction", 31 0, v0x7fffe900db20_0;  1 drivers
v0x7fffe9015290_0 .net "Instruction_pre", 31 0, L_0x7fffe9028c40;  1 drivers
v0x7fffe9015380_0 .net "MemRead_ControltoID_EX", 0 0, v0x7fffe9006d20_0;  1 drivers
v0x7fffe9015470_0 .net "MemRead_EX_MEMtoDM", 0 0, v0x7fffe90086b0_0;  1 drivers
v0x7fffe9015560_0 .net "MemRead_ID_EXtoEX_MEM", 0 0, v0x7fffe900b270_0;  1 drivers
v0x7fffe9015600_0 .net "MemWrite_ControltoID_EX", 0 0, v0x7fffe9006ef0_0;  1 drivers
v0x7fffe90156f0_0 .net "MemWrite_EX_MEMtoDM", 0 0, v0x7fffe90089a0_0;  1 drivers
v0x7fffe90157e0_0 .net "MemWrite_ID_EXtoEX_MEM", 0 0, v0x7fffe900b400_0;  1 drivers
v0x7fffe90158d0_0 .net "MemtoReg_ControltoID_EX", 0 0, v0x7fffe9006de0_0;  1 drivers
v0x7fffe90159c0_0 .net "MemtoReg_EX_MEMtoMEM_WB", 0 0, v0x7fffe9008840_0;  1 drivers
v0x7fffe9015a60_0 .net "MemtoReg_ID_EXtoEX_MEM", 0 0, v0x7fffe900b630_0;  1 drivers
v0x7fffe9015b00_0 .net "MemtoReg_MEM_WBtoWBMUX", 0 0, v0x7fffe900e830_0;  1 drivers
v0x7fffe9015bf0_0 .net "NoOpSignal", 0 0, L_0x7fffe90290c0;  1 drivers
v0x7fffe9015ce0_0 .net "Opcode", 6 0, L_0x7fffe9028e90;  1 drivers
v0x7fffe9015d80_0 .net "PCBranch", 31 0, L_0x7fffe9029030;  1 drivers
v0x7fffe9015e70_0 .net "PCCurrent", 31 0, v0x7fffe9011420_0;  1 drivers
v0x7fffe9015f30_0 .net "PCNext", 31 0, v0x7fffe9011c40_0;  1 drivers
v0x7fffe9015ff0_0 .net "PCNext_pre", 31 0, L_0x7fffe9028900;  1 drivers
v0x7fffe9016100_0 .net "PCWrite", 0 0, L_0x7fffe90291e0;  1 drivers
o0x7ff2a09f2988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe90161f0_0 .net "PC_signal", 0 0, o0x7ff2a09f2988;  0 drivers
v0x7fffe9016290_0 .net "RD_EX_MEMtoMEM_WB", 4 0, v0x7fffe9008df0_0;  1 drivers
v0x7fffe9016330_0 .net "RD_ID_EXtoEX_MEM", 4 0, v0x7fffe900bd60_0;  1 drivers
o0x7ff2a09f1518 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe90163f0_0 .net "RD_IF_IDtoID_EX", 4 0, o0x7ff2a09f1518;  0 drivers
v0x7fffe90164b0_0 .net "RDaddr_MEM_WBtoRegs", 4 0, v0x7fffe900efa0_0;  1 drivers
v0x7fffe9016550_0 .net "RDdata_MEM_WBtoRegs", 31 0, v0x7fffe900fc30_0;  1 drivers
v0x7fffe90166a0_0 .net "RS1_ID_EXtoFU", 4 0, v0x7fffe900c250_0;  1 drivers
o0x7ff2a09f1608 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe9016760_0 .net "RS1_IF_IDtoID_EX", 4 0, o0x7ff2a09f1608;  0 drivers
v0x7fffe9016820_0 .net "RS1data_ID_EXtoMUX", 31 0, v0x7fffe900bef0_0;  1 drivers
v0x7fffe9016910_0 .net "RS1data_MUXtoALU", 31 0, v0x7fffe9010480_0;  1 drivers
v0x7fffe9016a20_0 .net "RS1data_RegstoID_EX", 31 0, L_0x7fffe9029650;  1 drivers
v0x7fffe9016ae0_0 .net "RS2_ID_EXtoFU", 4 0, v0x7fffe900c3d0_0;  1 drivers
o0x7ff2a09f1638 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe9016bf0_0 .net "RS2_IF_IDtoID_EX", 4 0, o0x7ff2a09f1638;  0 drivers
v0x7fffe9016cb0_0 .net "RS2data_ALUMUXtoALU", 31 0, v0x7fffe900f5f0_0;  1 drivers
v0x7fffe9016da0_0 .net "RS2data_EXMEMtoDM", 31 0, v0x7fffe9008510_0;  1 drivers
v0x7fffe9016eb0_0 .net "RS2data_ID_EXtoMUX", 31 0, v0x7fffe900c090_0;  1 drivers
v0x7fffe9016f70_0 .net "RS2data_MUXtoALUMUX", 31 0, v0x7fffe9010cb0_0;  1 drivers
v0x7fffe9017080_0 .net "RS2data_RegstoID_EX", 31 0, L_0x7fffe9029b90;  1 drivers
v0x7fffe9017140_0 .net "ReadData_DMtoMEM_WB", 31 0, L_0x7fffe902aad0;  1 drivers
v0x7fffe9017250_0 .net "ReadData_MEM_WBtoWBMux", 31 0, v0x7fffe900ed90_0;  1 drivers
v0x7fffe9017360_0 .net "RegWrite_ControltoID_EX", 0 0, v0x7fffe9007090_0;  1 drivers
v0x7fffe9017450_0 .net "RegWrite_EX_MEMtoMEM_WB", 0 0, v0x7fffe9008ba0_0;  1 drivers
v0x7fffe90174f0_0 .net "RegWrite_ID_EXtoEX_MEM", 0 0, v0x7fffe900b8a0_0;  1 drivers
v0x7fffe90175e0_0 .net "RegWrite_MEM_WBtoRegs", 0 0, v0x7fffe900e9e0_0;  1 drivers
v0x7fffe9017680_0 .net "RegisterReadAddr1", 4 0, L_0x7fffe9028d00;  1 drivers
v0x7fffe9017790_0 .net "RegisterReadAddr2", 4 0, L_0x7fffe9028df0;  1 drivers
v0x7fffe90178a0_0 .net "SignExtensionIn", 31 0, L_0x7fffe9028f80;  1 drivers
v0x7fffe9017960_0 .net "SignExtensionOut", 31 0, L_0x7fffe902a1e0;  1 drivers
L_0x7ff2a09a0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe9017a90_0 .net "ZeroSignal", 0 0, L_0x7ff2a09a0138;  1 drivers
v0x7fffe9017f40_0 .net "Zero_ID_zerotoID_branch", 0 0, v0x7fffe900d180_0;  1 drivers
v0x7fffe9017fe0_0 .net *"_s11", 6 0, L_0x7fffe902a470;  1 drivers
v0x7fffe9018080_0 .net *"_s13", 2 0, L_0x7fffe902a540;  1 drivers
v0x7fffe9018120_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  1 drivers
v0x7fffe90181c0_0 .net "imm_ID_EXtoMUX", 31 0, v0x7fffe900bc20_0;  1 drivers
v0x7fffe9018260_0 .net "rst_i", 0 0, v0x7fffe9018440_0;  1 drivers
v0x7fffe9018300_0 .net "start_i", 0 0, v0x7fffe90184e0_0;  1 drivers
L_0x7fffe9028d00 .part v0x7fffe900db20_0, 15, 5;
L_0x7fffe9028df0 .part v0x7fffe900db20_0, 20, 5;
L_0x7fffe9028e90 .part v0x7fffe900db20_0, 0, 7;
L_0x7fffe902a470 .part v0x7fffe900db20_0, 25, 7;
L_0x7fffe902a540 .part v0x7fffe900db20_0, 12, 3;
L_0x7fffe902a5e0 .concat [ 3 7 0 0], L_0x7fffe902a540, L_0x7fffe902a470;
S_0x7fffe8fd2390 .scope module, "ALU" "ALU" 3 255, 4 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fffe8feec70_0 .net "ALUCtrl_i", 2 0, v0x7fffe8fdc110_0;  alias, 1 drivers
v0x7fffe8fcf510_0 .net "Zero_o", 0 0, L_0x7ff2a09a0138;  alias, 1 drivers
v0x7fffe8fdf220_0 .net/s "data1_i", 31 0, v0x7fffe9010480_0;  alias, 1 drivers
v0x7fffe8fc5320_0 .net/s "data2_i", 31 0, v0x7fffe900f5f0_0;  alias, 1 drivers
v0x7fffe8fd3e50_0 .var/s "data_o", 31 0;
E_0x7fffe8f3a8d0 .event edge, v0x7fffe8feec70_0, v0x7fffe8fdf220_0, v0x7fffe8fc5320_0;
S_0x7fffe9005b50 .scope module, "ALU_Control" "ALU_Control" 3 249, 5 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x7fffe8fdc110_0 .var "ALUCtrl_o", 2 0;
v0x7fffe9005e10_0 .net "ALUOp_i", 1 0, v0x7fffe900af60_0;  alias, 1 drivers
v0x7fffe9005ed0_0 .net "funct_i", 9 0, v0x7fffe900bab0_0;  alias, 1 drivers
E_0x7fffe8f3ab10 .event edge, v0x7fffe9005e10_0, v0x7fffe9005ed0_0;
S_0x7fffe9006010 .scope module, "Adder" "Adder" 3 94, 6 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /INPUT 32 "imm_i"
    .port_info 2 /OUTPUT 32 "addr_o"
L_0x7fffe9029030 .functor BUFZ 32, v0x7fffe9006430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe9006250_0 .net "addr_i", 31 0, v0x7fffe900d8a0_0;  alias, 1 drivers
v0x7fffe9006350_0 .net "addr_o", 31 0, L_0x7fffe9029030;  alias, 1 drivers
v0x7fffe9006430_0 .var "addr_oReg", 31 0;
v0x7fffe9006520_0 .var "imm", 11 0;
v0x7fffe9006600_0 .net "imm_i", 31 0, L_0x7fffe902a1e0;  alias, 1 drivers
E_0x7fffe8f3b4e0 .event edge, v0x7fffe9006600_0, v0x7fffe9006250_0, v0x7fffe9006520_0;
S_0x7fffe90067b0 .scope module, "Control" "Control" 3 110, 7 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 1 "MemReg_o"
    .port_info 3 /OUTPUT 1 "MemRead_o"
    .port_info 4 /OUTPUT 1 "MemWrite_o"
    .port_info 5 /OUTPUT 2 "ALUOp_o"
    .port_info 6 /OUTPUT 1 "ALUSrc_o"
    .port_info 7 /OUTPUT 1 "Branch_o"
v0x7fffe9006ac0_0 .var "ALUOp_o", 1 0;
v0x7fffe9006bc0_0 .var "ALUSrc_o", 0 0;
v0x7fffe9006c80_0 .var "Branch_o", 0 0;
v0x7fffe9006d20_0 .var "MemRead_o", 0 0;
v0x7fffe9006de0_0 .var "MemReg_o", 0 0;
v0x7fffe9006ef0_0 .var "MemWrite_o", 0 0;
v0x7fffe9006fb0_0 .net "Op_i", 6 0, L_0x7fffe9028e90;  alias, 1 drivers
v0x7fffe9007090_0 .var "RegWrite_o", 0 0;
E_0x7fffe8f3af90 .event edge, v0x7fffe9006fb0_0;
S_0x7fffe90072a0 .scope module, "Data_Memory" "Data_Memory" 3 290, 8 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffe9007550_0 .net "MemRead_i", 0 0, v0x7fffe90086b0_0;  alias, 1 drivers
v0x7fffe9007630_0 .net "MemWrite_i", 0 0, v0x7fffe90089a0_0;  alias, 1 drivers
v0x7fffe90076f0_0 .net *"_s0", 31 0, L_0x7fffe902a800;  1 drivers
v0x7fffe90077b0_0 .net *"_s2", 31 0, L_0x7fffe902a940;  1 drivers
v0x7fffe9007890_0 .net *"_s4", 29 0, L_0x7fffe902a8a0;  1 drivers
L_0x7ff2a09a0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe90079c0_0 .net *"_s6", 1 0, L_0x7ff2a09a0180;  1 drivers
L_0x7ff2a09a01c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe9007aa0_0 .net/2u *"_s8", 31 0, L_0x7ff2a09a01c8;  1 drivers
v0x7fffe9007b80_0 .net "addr_i", 31 0, v0x7fffe9008470_0;  alias, 1 drivers
v0x7fffe9007c60_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe9007d20_0 .net "data_i", 31 0, v0x7fffe9008510_0;  alias, 1 drivers
v0x7fffe9007e00_0 .net "data_o", 31 0, L_0x7fffe902aad0;  alias, 1 drivers
v0x7fffe9007ee0 .array "memory", 1023 0, 31 0;
E_0x7fffe8fee780 .event posedge, v0x7fffe9007c60_0;
L_0x7fffe902a800 .array/port v0x7fffe9007ee0, L_0x7fffe902a940;
L_0x7fffe902a8a0 .part v0x7fffe9008470_0, 2, 30;
L_0x7fffe902a940 .concat [ 30 2 0 0], L_0x7fffe902a8a0, L_0x7ff2a09a0180;
L_0x7fffe902aad0 .functor MUXZ 32, L_0x7ff2a09a01c8, L_0x7fffe902a800, v0x7fffe90086b0_0, C4<>;
S_0x7fffe90080a0 .scope module, "EX_MEM" "EX_MEM" 3 269, 9 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 1 "MemReg_o"
    .port_info 8 /OUTPUT 1 "MemRead_o"
    .port_info 9 /OUTPUT 1 "MemWrite_o"
    .port_info 10 /INPUT 32 "rs2_data_i"
    .port_info 11 /INPUT 5 "rd_addr_i"
    .port_info 12 /OUTPUT 5 "rd_addr_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MemData_o"
v0x7fffe9008390_0 .net "ALUResult_i", 31 0, v0x7fffe8fd3e50_0;  alias, 1 drivers
v0x7fffe9008470_0 .var "ALUResult_o", 31 0;
v0x7fffe9008510_0 .var "MemData_o", 31 0;
v0x7fffe9008610_0 .net "MemRead_i", 0 0, v0x7fffe900b270_0;  alias, 1 drivers
v0x7fffe90086b0_0 .var "MemRead_o", 0 0;
v0x7fffe90087a0_0 .net "MemReg_i", 0 0, v0x7fffe900b630_0;  alias, 1 drivers
v0x7fffe9008840_0 .var "MemReg_o", 0 0;
v0x7fffe90088e0_0 .net "MemWrite_i", 0 0, v0x7fffe900b400_0;  alias, 1 drivers
v0x7fffe90089a0_0 .var "MemWrite_o", 0 0;
v0x7fffe9008b00_0 .net "RegWrite_i", 0 0, v0x7fffe900b8a0_0;  alias, 1 drivers
v0x7fffe9008ba0_0 .var "RegWrite_o", 0 0;
v0x7fffe9008c60_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe9008d30_0 .net "rd_addr_i", 4 0, v0x7fffe900bd60_0;  alias, 1 drivers
v0x7fffe9008df0_0 .var "rd_addr_o", 4 0;
v0x7fffe9008ed0_0 .net "rs2_data_i", 31 0, v0x7fffe9010cb0_0;  alias, 1 drivers
S_0x7fffe9009190 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 231, 10 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS1"
    .port_info 1 /INPUT 5 "ID_EX_RS2"
    .port_info 2 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 3 /INPUT 5 "EX_MEM_Rd"
    .port_info 4 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 5 /INPUT 5 "MEM_WB_Rd"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fffe9009490_0 .net "EX_MEM_Rd", 4 0, v0x7fffe9008df0_0;  alias, 1 drivers
v0x7fffe90095a0_0 .net "EX_MEM_RegWrite", 0 0, v0x7fffe9008ba0_0;  alias, 1 drivers
v0x7fffe9009670_0 .var "ForwardA", 1 0;
v0x7fffe9009740_0 .var "ForwardB", 1 0;
v0x7fffe9009800_0 .net "ID_EX_RS1", 4 0, v0x7fffe900c250_0;  alias, 1 drivers
v0x7fffe9009930_0 .net "ID_EX_RS2", 4 0, v0x7fffe900c3d0_0;  alias, 1 drivers
v0x7fffe9009a10_0 .net "MEM_WB_Rd", 4 0, v0x7fffe900efa0_0;  alias, 1 drivers
v0x7fffe9009af0_0 .net "MEM_WB_RegWrite", 0 0, v0x7fffe900e9e0_0;  alias, 1 drivers
E_0x7fffe8fee740/0 .event edge, v0x7fffe9008ba0_0, v0x7fffe9008df0_0, v0x7fffe9009800_0, v0x7fffe9009af0_0;
E_0x7fffe8fee740/1 .event edge, v0x7fffe9009a10_0, v0x7fffe9009930_0;
E_0x7fffe8fee740 .event/or E_0x7fffe8fee740/0, E_0x7fffe8fee740/1;
S_0x7fffe9009d00 .scope module, "HazardDetectionUnit" "HazardDetectionUnit" 3 100, 11 3 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemReadSignal_i"
    .port_info 1 /INPUT 5 "RS1_i"
    .port_info 2 /INPUT 5 "RS2_i"
    .port_info 3 /INPUT 5 "RD_i"
    .port_info 4 /OUTPUT 1 "noOpSignal_o"
    .port_info 5 /OUTPUT 1 "stallSignal_o"
    .port_info 6 /OUTPUT 1 "PCWriteSignal_o"
L_0x7fffe90290c0 .functor BUFZ 1, v0x7fffe900a5d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe9029150 .functor BUFZ 1, v0x7fffe900a7e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe90291e0 .functor BUFZ 1, v0x7fffe900a160_0, C4<0>, C4<0>, C4<0>;
v0x7fffe900a000_0 .net "MemReadSignal_i", 0 0, v0x7fffe900b270_0;  alias, 1 drivers
v0x7fffe900a0c0_0 .net "PCWriteSignal_o", 0 0, L_0x7fffe90291e0;  alias, 1 drivers
v0x7fffe900a160_0 .var "PCWriteSignal_oReg", 0 0;
v0x7fffe900a230_0 .net "RD_i", 4 0, v0x7fffe900bd60_0;  alias, 1 drivers
v0x7fffe900a320_0 .net "RS1_i", 4 0, L_0x7fffe9028d00;  alias, 1 drivers
v0x7fffe900a430_0 .net "RS2_i", 4 0, L_0x7fffe9028df0;  alias, 1 drivers
v0x7fffe900a510_0 .net "noOpSignal_o", 0 0, L_0x7fffe90290c0;  alias, 1 drivers
v0x7fffe900a5d0_0 .var "noOpSignal_oReg", 0 0;
v0x7fffe900a690_0 .net "stallSignal_o", 0 0, L_0x7fffe9029150;  alias, 1 drivers
v0x7fffe900a7e0_0 .var "stallSignal_oReg", 0 0;
E_0x7fffe9009f70 .event edge, v0x7fffe9008610_0, v0x7fffe9008d30_0, v0x7fffe900a320_0, v0x7fffe900a430_0;
S_0x7fffe900a9c0 .scope module, "ID_EX" "ID_EX" 3 168, 12 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 2 "ALUOp_i"
    .port_info 6 /INPUT 1 "ALUSrc_i"
    .port_info 7 /INPUT 1 "NoOp_i"
    .port_info 8 /INPUT 32 "reg1Data_i"
    .port_info 9 /INPUT 32 "reg2Data_i"
    .port_info 10 /INPUT 5 "rs1_i"
    .port_info 11 /INPUT 5 "rs2_i"
    .port_info 12 /INPUT 5 "rd_i"
    .port_info 13 /INPUT 10 "funct_i"
    .port_info 14 /INPUT 32 "imm_i"
    .port_info 15 /OUTPUT 1 "RegWrite_o"
    .port_info 16 /OUTPUT 1 "MemtoReg_o"
    .port_info 17 /OUTPUT 1 "MemRead_o"
    .port_info 18 /OUTPUT 1 "MemWrite_o"
    .port_info 19 /OUTPUT 2 "ALUOp_o"
    .port_info 20 /OUTPUT 1 "ALUSrc_o"
    .port_info 21 /OUTPUT 32 "reg1Data_o"
    .port_info 22 /OUTPUT 32 "reg2Data_o"
    .port_info 23 /OUTPUT 5 "rs1_o"
    .port_info 24 /OUTPUT 5 "rs2_o"
    .port_info 25 /OUTPUT 5 "rd_o"
    .port_info 26 /OUTPUT 10 "funct_o"
    .port_info 27 /OUTPUT 32 "imm_o"
v0x7fffe900ae80_0 .net "ALUOp_i", 1 0, v0x7fffe9006ac0_0;  alias, 1 drivers
v0x7fffe900af60_0 .var "ALUOp_o", 1 0;
v0x7fffe900b030_0 .net "ALUSrc_i", 0 0, v0x7fffe9006bc0_0;  alias, 1 drivers
v0x7fffe900b130_0 .var "ALUSrc_o", 0 0;
v0x7fffe900b1d0_0 .net "MemRead_i", 0 0, v0x7fffe9006d20_0;  alias, 1 drivers
v0x7fffe900b270_0 .var "MemRead_o", 0 0;
v0x7fffe900b360_0 .net "MemWrite_i", 0 0, v0x7fffe9006ef0_0;  alias, 1 drivers
v0x7fffe900b400_0 .var "MemWrite_o", 0 0;
v0x7fffe900b4d0_0 .net "MemtoReg_i", 0 0, v0x7fffe9006de0_0;  alias, 1 drivers
v0x7fffe900b630_0 .var "MemtoReg_o", 0 0;
v0x7fffe900b700_0 .net "NoOp_i", 0 0, L_0x7fffe90290c0;  alias, 1 drivers
v0x7fffe900b7d0_0 .net "RegWrite_i", 0 0, v0x7fffe9007090_0;  alias, 1 drivers
v0x7fffe900b8a0_0 .var "RegWrite_o", 0 0;
v0x7fffe900b970_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe900ba10_0 .net "funct_i", 9 0, L_0x7fffe902a5e0;  alias, 1 drivers
v0x7fffe900bab0_0 .var "funct_o", 9 0;
v0x7fffe900bb50_0 .net "imm_i", 31 0, L_0x7fffe902a1e0;  alias, 1 drivers
v0x7fffe900bc20_0 .var "imm_o", 31 0;
v0x7fffe900bcc0_0 .net "rd_i", 4 0, o0x7ff2a09f1518;  alias, 0 drivers
v0x7fffe900bd60_0 .var "rd_o", 4 0;
v0x7fffe900be50_0 .net "reg1Data_i", 31 0, L_0x7fffe9029650;  alias, 1 drivers
v0x7fffe900bef0_0 .var "reg1Data_o", 31 0;
v0x7fffe900bfb0_0 .net "reg2Data_i", 31 0, L_0x7fffe9029b90;  alias, 1 drivers
v0x7fffe900c090_0 .var "reg2Data_o", 31 0;
v0x7fffe900c170_0 .net "rs1_i", 4 0, o0x7ff2a09f1608;  alias, 0 drivers
v0x7fffe900c250_0 .var "rs1_o", 4 0;
v0x7fffe900c310_0 .net "rs2_i", 4 0, o0x7ff2a09f1638;  alias, 0 drivers
v0x7fffe900c3d0_0 .var "rs2_o", 4 0;
S_0x7fffe900c820 .scope module, "ID_branch" "ID_branch" 3 137, 13 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branchSignal_i"
    .port_info 1 /INPUT 1 "zero_i"
    .port_info 2 /OUTPUT 1 "branchTaken_o"
L_0x7fffe902a2b0 .functor AND 1, v0x7fffe9006c80_0, v0x7fffe900d180_0, C4<1>, C4<1>;
v0x7fffe900ca60_0 .net "branchSignal_i", 0 0, v0x7fffe9006c80_0;  alias, 1 drivers
v0x7fffe900cb50_0 .net "branchTaken_o", 0 0, L_0x7fffe902a2b0;  alias, 1 drivers
v0x7fffe900cbf0_0 .net "zero_i", 0 0, v0x7fffe900d180_0;  alias, 1 drivers
S_0x7fffe900cd40 .scope module, "ID_zero" "ID_zero" 3 143, 14 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "zero_o"
v0x7fffe900cfa0_0 .net "data1_i", 31 0, L_0x7fffe9029650;  alias, 1 drivers
v0x7fffe900d0b0_0 .net "data2_i", 31 0, L_0x7fffe9029b90;  alias, 1 drivers
v0x7fffe900d180_0 .var "zero", 0 0;
v0x7fffe900d250_0 .net "zero_o", 0 0, v0x7fffe900d180_0;  alias, 1 drivers
E_0x7fffe9009e80 .event edge, v0x7fffe900be50_0, v0x7fffe900bfb0_0;
S_0x7fffe900d360 .scope module, "IF_ID" "IF_ID" 3 50, 15 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC_i"
    .port_info 2 /OUTPUT 32 "PC_o"
    .port_info 3 /INPUT 1 "IF_stall"
    .port_info 4 /INPUT 1 "IF_flush"
    .port_info 5 /INPUT 32 "instruction_i"
    .port_info 6 /OUTPUT 32 "instruction_o"
v0x7fffe900d620_0 .net "IF_flush", 0 0, o0x7ff2a09f1d58;  alias, 0 drivers
v0x7fffe900d6e0_0 .net "IF_stall", 0 0, L_0x7fffe9029150;  alias, 1 drivers
v0x7fffe900d7d0_0 .net "PC_i", 31 0, v0x7fffe9011420_0;  alias, 1 drivers
v0x7fffe900d8a0_0 .var "PC_o", 31 0;
v0x7fffe900d970_0 .net "clk", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe900da60_0 .net "instruction_i", 31 0, L_0x7fffe9028c40;  alias, 1 drivers
v0x7fffe900db20_0 .var "instruction_o", 31 0;
S_0x7fffe900dd20 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 16 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fffe9028c40 .functor BUFZ 32, L_0x7fffe9028970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe900df10_0 .net *"_s0", 31 0, L_0x7fffe9028970;  1 drivers
v0x7fffe900e010_0 .net *"_s2", 31 0, L_0x7fffe9028ab0;  1 drivers
v0x7fffe900e0f0_0 .net *"_s4", 29 0, L_0x7fffe9028a10;  1 drivers
L_0x7ff2a09a0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe900e1b0_0 .net *"_s6", 1 0, L_0x7ff2a09a0060;  1 drivers
v0x7fffe900e290_0 .net "addr_i", 31 0, v0x7fffe9011420_0;  alias, 1 drivers
v0x7fffe900e3a0_0 .net "instr_o", 31 0, L_0x7fffe9028c40;  alias, 1 drivers
v0x7fffe900e470 .array "memory", 255 0, 31 0;
L_0x7fffe9028970 .array/port v0x7fffe900e470, L_0x7fffe9028ab0;
L_0x7fffe9028a10 .part v0x7fffe9011420_0, 2, 30;
L_0x7fffe9028ab0 .concat [ 30 2 0 0], L_0x7fffe9028a10, L_0x7ff2a09a0060;
S_0x7fffe900e570 .scope module, "MEM_WB" "MEM_WB" 3 304, 17 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemReg_i"
    .port_info 3 /INPUT 5 "rd_addr_i"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemReg_o"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /OUTPUT 32 "data1_o"
    .port_info 9 /OUTPUT 32 "data2_o"
    .port_info 10 /OUTPUT 5 "rd_addr_o"
v0x7fffe900e740_0 .net "MemReg_i", 0 0, v0x7fffe900b630_0;  alias, 1 drivers
v0x7fffe900e830_0 .var "MemReg_o", 0 0;
v0x7fffe900e8f0_0 .net "RegWrite_i", 0 0, v0x7fffe9008ba0_0;  alias, 1 drivers
v0x7fffe900e9e0_0 .var "RegWrite_o", 0 0;
v0x7fffe900ea80_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe900eb70_0 .net "data1_i", 31 0, v0x7fffe9008470_0;  alias, 1 drivers
v0x7fffe900ec10_0 .var "data1_o", 31 0;
v0x7fffe900ecd0_0 .net "data2_i", 31 0, L_0x7fffe902aad0;  alias, 1 drivers
v0x7fffe900ed90_0 .var "data2_o", 31 0;
v0x7fffe900eee0_0 .net "rd_addr_i", 4 0, v0x7fffe9008df0_0;  alias, 1 drivers
v0x7fffe900efa0_0 .var "rd_addr_o", 4 0;
S_0x7fffe900f1a0 .scope module, "MUX_ALUSrc" "MUX32" 3 242, 18 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffe900f3f0_0 .net "data1_i", 31 0, v0x7fffe900c090_0;  alias, 1 drivers
v0x7fffe900f500_0 .net "data2_i", 31 0, L_0x7fffe902a1e0;  alias, 1 drivers
v0x7fffe900f5f0_0 .var "data_o", 31 0;
v0x7fffe900f6c0_0 .net "select_i", 0 0, v0x7fffe900b130_0;  alias, 1 drivers
E_0x7fffe900f370 .event edge, v0x7fffe900b130_0, v0x7fffe9006600_0, v0x7fffe900c090_0;
S_0x7fffe900f800 .scope module, "MUX_WB" "MUX32" 3 318, 18 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffe900fa50_0 .net "data1_i", 31 0, v0x7fffe900ec10_0;  alias, 1 drivers
v0x7fffe900fb60_0 .net "data2_i", 31 0, v0x7fffe900ed90_0;  alias, 1 drivers
v0x7fffe900fc30_0 .var "data_o", 31 0;
v0x7fffe900fd00_0 .net "select_i", 0 0, v0x7fffe900e830_0;  alias, 1 drivers
E_0x7fffe900f9d0 .event edge, v0x7fffe900e830_0, v0x7fffe900ed90_0, v0x7fffe900ec10_0;
S_0x7fffe900fe60 .scope module, "MUX_data1" "MUX32_Pre" 3 215, 19 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "forward_select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fffe90101d0_0 .net "data1_i", 31 0, v0x7fffe900bef0_0;  alias, 1 drivers
v0x7fffe90102e0_0 .net "data2_i", 31 0, v0x7fffe900fc30_0;  alias, 1 drivers
v0x7fffe90103b0_0 .net "data3_i", 31 0, v0x7fffe9008470_0;  alias, 1 drivers
v0x7fffe9010480_0 .var "data_o", 31 0;
v0x7fffe9010550_0 .net "forward_select_i", 1 0, v0x7fffe9009670_0;  alias, 1 drivers
E_0x7fffe9010140 .event edge, v0x7fffe9009670_0, v0x7fffe9007b80_0, v0x7fffe900fc30_0, v0x7fffe900bef0_0;
S_0x7fffe90106f0 .scope module, "MUX_data2" "MUX32_Pre" 3 223, 19 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "forward_select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fffe90109d0_0 .net "data1_i", 31 0, v0x7fffe900c090_0;  alias, 1 drivers
v0x7fffe9010b00_0 .net "data2_i", 31 0, v0x7fffe900fc30_0;  alias, 1 drivers
v0x7fffe9010c10_0 .net "data3_i", 31 0, v0x7fffe9008470_0;  alias, 1 drivers
v0x7fffe9010cb0_0 .var "data_o", 31 0;
v0x7fffe9010d70_0 .net "forward_select_i", 1 0, v0x7fffe9009740_0;  alias, 1 drivers
E_0x7fffe9010940 .event edge, v0x7fffe9009740_0, v0x7fffe9007b80_0, v0x7fffe900fc30_0, v0x7fffe900c090_0;
S_0x7fffe9010ec0 .scope module, "PC" "PC" 3 32, 20 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fffe90111f0_0 .net "PCWrite_i", 0 0, L_0x7fffe90291e0;  alias, 1 drivers
v0x7fffe90112b0_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe9011350_0 .net "pc_i", 31 0, L_0x7fffe9028900;  alias, 1 drivers
v0x7fffe9011420_0 .var "pc_o", 31 0;
v0x7fffe9011530_0 .net "rst_i", 0 0, v0x7fffe9018440_0;  alias, 1 drivers
v0x7fffe9011640_0 .net "start_i", 0 0, v0x7fffe90184e0_0;  alias, 1 drivers
E_0x7fffe9011170 .event posedge, v0x7fffe9011530_0, v0x7fffe9007c60_0;
S_0x7fffe9011800 .scope module, "PC_Adder" "PC_Adder" 3 19, 21 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fffe9011a80_0 .net "data1_in", 31 0, v0x7fffe9011420_0;  alias, 1 drivers
L_0x7ff2a09a0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe9011b60_0 .net "data2_in", 31 0, L_0x7ff2a09a0018;  1 drivers
v0x7fffe9011c40_0 .var "data_o", 31 0;
E_0x7fffe9011090 .event edge, v0x7fffe900d7d0_0;
S_0x7fffe9011d80 .scope module, "PC_MUX" "PC_MUX" 3 25, 22 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branchTaken_i"
    .port_info 1 /INPUT 32 "addrNotTaken_i"
    .port_info 2 /INPUT 32 "addrTaken_i"
    .port_info 3 /OUTPUT 32 "addr_o"
L_0x7fffe9028900 .functor BUFZ 32, v0x7fffe9012290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe9011fb0_0 .net "addrNotTaken_i", 31 0, v0x7fffe9011c40_0;  alias, 1 drivers
v0x7fffe90120c0_0 .net "addrTaken_i", 31 0, L_0x7fffe9029030;  alias, 1 drivers
v0x7fffe9012190_0 .net "addr_o", 31 0, L_0x7fffe9028900;  alias, 1 drivers
v0x7fffe9012290_0 .var "addr_oReg", 31 0;
v0x7fffe9012330_0 .net "branchTaken_i", 0 0, o0x7ff2a09f2988;  alias, 0 drivers
E_0x7fffe9011f50 .event edge, v0x7fffe9012330_0, v0x7fffe9006350_0, v0x7fffe9011c40_0;
S_0x7fffe90124c0 .scope module, "Registers" "Registers" 3 121, 23 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7fffe9029410 .functor AND 1, L_0x7fffe9029250, v0x7fffe900e9e0_0, C4<1>, C4<1>;
L_0x7fffe9029900 .functor AND 1, L_0x7fffe90297d0, v0x7fffe900e9e0_0, C4<1>, C4<1>;
v0x7fffe90127b0_0 .net "RDaddr_i", 4 0, v0x7fffe900efa0_0;  alias, 1 drivers
v0x7fffe90128e0_0 .net "RDdata_i", 31 0, v0x7fffe900fc30_0;  alias, 1 drivers
v0x7fffe90129a0_0 .net "RS1addr_i", 4 0, L_0x7fffe9028d00;  alias, 1 drivers
v0x7fffe9012a40_0 .net "RS1data_o", 31 0, L_0x7fffe9029650;  alias, 1 drivers
v0x7fffe9012b30_0 .net "RS2addr_i", 4 0, L_0x7fffe9028df0;  alias, 1 drivers
v0x7fffe9012c40_0 .net "RS2data_o", 31 0, L_0x7fffe9029b90;  alias, 1 drivers
v0x7fffe9012d30_0 .net "RegWrite_i", 0 0, v0x7fffe900e9e0_0;  alias, 1 drivers
v0x7fffe9012e20_0 .net *"_s0", 0 0, L_0x7fffe9029250;  1 drivers
v0x7fffe9012ee0_0 .net *"_s12", 0 0, L_0x7fffe90297d0;  1 drivers
v0x7fffe9013030_0 .net *"_s14", 0 0, L_0x7fffe9029900;  1 drivers
v0x7fffe90130f0_0 .net *"_s16", 31 0, L_0x7fffe9029970;  1 drivers
v0x7fffe90131d0_0 .net *"_s18", 6 0, L_0x7fffe9029a50;  1 drivers
v0x7fffe90132b0_0 .net *"_s2", 0 0, L_0x7fffe9029410;  1 drivers
L_0x7ff2a09a00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe9013370_0 .net *"_s21", 1 0, L_0x7ff2a09a00f0;  1 drivers
v0x7fffe9013450_0 .net *"_s4", 31 0, L_0x7fffe9029510;  1 drivers
v0x7fffe9013530_0 .net *"_s6", 6 0, L_0x7fffe90295b0;  1 drivers
L_0x7ff2a09a00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe9013610_0 .net *"_s9", 1 0, L_0x7ff2a09a00a8;  1 drivers
v0x7fffe9013800_0 .net "clk_i", 0 0, v0x7fffe90183a0_0;  alias, 1 drivers
v0x7fffe90138a0 .array/s "register", 31 0, 31 0;
L_0x7fffe9029250 .cmp/eq 5, L_0x7fffe9028d00, v0x7fffe900efa0_0;
L_0x7fffe9029510 .array/port v0x7fffe90138a0, L_0x7fffe90295b0;
L_0x7fffe90295b0 .concat [ 5 2 0 0], L_0x7fffe9028d00, L_0x7ff2a09a00a8;
L_0x7fffe9029650 .functor MUXZ 32, L_0x7fffe9029510, v0x7fffe900fc30_0, L_0x7fffe9029410, C4<>;
L_0x7fffe90297d0 .cmp/eq 5, L_0x7fffe9028df0, v0x7fffe900efa0_0;
L_0x7fffe9029970 .array/port v0x7fffe90138a0, L_0x7fffe9029a50;
L_0x7fffe9029a50 .concat [ 5 2 0 0], L_0x7fffe9028df0, L_0x7ff2a09a00f0;
L_0x7fffe9029b90 .functor MUXZ 32, L_0x7fffe9029970, v0x7fffe900fc30_0, L_0x7fffe9029900, C4<>;
S_0x7fffe9013a60 .scope module, "Sign_Extend" "Sign_Extend" 3 132, 24 1 0, S_0x7fffe8facbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fffe9013c40_0 .net *"_s1", 0 0, L_0x7fffe9029d60;  1 drivers
v0x7fffe9013d40_0 .net *"_s2", 19 0, L_0x7fffe9029e00;  1 drivers
v0x7fffe9013e20_0 .net *"_s5", 11 0, L_0x7fffe902a140;  1 drivers
v0x7fffe9013ee0_0 .net "data_i", 31 0, L_0x7fffe9028f80;  alias, 1 drivers
v0x7fffe9013fc0_0 .net "data_o", 31 0, L_0x7fffe902a1e0;  alias, 1 drivers
L_0x7fffe9029d60 .part L_0x7fffe9028f80, 11, 1;
LS_0x7fffe9029e00_0_0 .concat [ 1 1 1 1], L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60;
LS_0x7fffe9029e00_0_4 .concat [ 1 1 1 1], L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60;
LS_0x7fffe9029e00_0_8 .concat [ 1 1 1 1], L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60;
LS_0x7fffe9029e00_0_12 .concat [ 1 1 1 1], L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60;
LS_0x7fffe9029e00_0_16 .concat [ 1 1 1 1], L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60, L_0x7fffe9029d60;
LS_0x7fffe9029e00_1_0 .concat [ 4 4 4 4], LS_0x7fffe9029e00_0_0, LS_0x7fffe9029e00_0_4, LS_0x7fffe9029e00_0_8, LS_0x7fffe9029e00_0_12;
LS_0x7fffe9029e00_1_4 .concat [ 4 0 0 0], LS_0x7fffe9029e00_0_16;
L_0x7fffe9029e00 .concat [ 16 4 0 0], LS_0x7fffe9029e00_1_0, LS_0x7fffe9029e00_1_4;
L_0x7fffe902a140 .part L_0x7fffe9028f80, 0, 12;
L_0x7fffe902a1e0 .concat [ 12 20 0 0], L_0x7fffe902a140, L_0x7fffe9029e00;
    .scope S_0x7fffe9011800;
T_0 ;
    %wait E_0x7fffe9011090;
    %load/vec4 v0x7fffe9011a80_0;
    %load/vec4 v0x7fffe9011b60_0;
    %add;
    %store/vec4 v0x7fffe9011c40_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffe9011d80;
T_1 ;
    %wait E_0x7fffe9011f50;
    %load/vec4 v0x7fffe9012330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffe90120c0_0;
    %store/vec4 v0x7fffe9012290_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe9011fb0_0;
    %store/vec4 v0x7fffe9012290_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe9010ec0;
T_2 ;
    %wait E_0x7fffe9011170;
    %load/vec4 v0x7fffe9011530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe9011420_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe90111f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffe9011640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fffe9011350_0;
    %assign/vec4 v0x7fffe9011420_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffe9011420_0;
    %assign/vec4 v0x7fffe9011420_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe900d360;
T_3 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe900d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe900d8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe900db20_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe900d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffe900d7d0_0;
    %store/vec4 v0x7fffe900d8a0_0, 0, 32;
    %load/vec4 v0x7fffe900da60_0;
    %store/vec4 v0x7fffe900db20_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe9006010;
T_4 ;
    %wait E_0x7fffe8f3b4e0;
    %load/vec4 v0x7fffe9006600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/u 12;
    %store/vec4 v0x7fffe9006520_0, 0, 12;
    %load/vec4 v0x7fffe9006250_0;
    %load/vec4 v0x7fffe9006520_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fffe9006430_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe9009d00;
T_5 ;
    %wait E_0x7fffe9009f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe900a160_0, 0, 1;
    %load/vec4 v0x7fffe900a000_0;
    %load/vec4 v0x7fffe900a230_0;
    %load/vec4 v0x7fffe900a320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe900a230_0;
    %load/vec4 v0x7fffe900a430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe900a5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe900a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900a160_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffe90067b0;
T_6 ;
    %wait E_0x7fffe8f3af90;
    %load/vec4 v0x7fffe9006fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9007090_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe9006ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9006bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9006c80_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe90124c0;
T_7 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe9012d30_0;
    %load/vec4 v0x7fffe90127b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffe90128e0_0;
    %load/vec4 v0x7fffe90127b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe90138a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe900cd40;
T_8 ;
    %wait E_0x7fffe9009e80;
    %load/vec4 v0x7fffe900cfa0_0;
    %load/vec4 v0x7fffe900d0b0_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe900d180_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900d180_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffe900a9c0;
T_9 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe900b700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe900b8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe900b630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe900b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe900b400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe900af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe900b130_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffe900b7d0_0;
    %assign/vec4 v0x7fffe900b8a0_0, 0;
    %load/vec4 v0x7fffe900b4d0_0;
    %assign/vec4 v0x7fffe900b630_0, 0;
    %load/vec4 v0x7fffe900b1d0_0;
    %assign/vec4 v0x7fffe900b270_0, 0;
    %load/vec4 v0x7fffe900b360_0;
    %assign/vec4 v0x7fffe900b400_0, 0;
    %load/vec4 v0x7fffe900ae80_0;
    %assign/vec4 v0x7fffe900af60_0, 0;
    %load/vec4 v0x7fffe900b030_0;
    %assign/vec4 v0x7fffe900b130_0, 0;
T_9.1 ;
    %load/vec4 v0x7fffe900be50_0;
    %assign/vec4 v0x7fffe900bef0_0, 0;
    %load/vec4 v0x7fffe900bfb0_0;
    %assign/vec4 v0x7fffe900c090_0, 0;
    %load/vec4 v0x7fffe900c170_0;
    %assign/vec4 v0x7fffe900c250_0, 0;
    %load/vec4 v0x7fffe900c310_0;
    %assign/vec4 v0x7fffe900c3d0_0, 0;
    %load/vec4 v0x7fffe900bcc0_0;
    %assign/vec4 v0x7fffe900bd60_0, 0;
    %load/vec4 v0x7fffe900ba10_0;
    %assign/vec4 v0x7fffe900bab0_0, 0;
    %load/vec4 v0x7fffe900bb50_0;
    %assign/vec4 v0x7fffe900bc20_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffe900fe60;
T_10 ;
    %wait E_0x7fffe9010140;
    %load/vec4 v0x7fffe9010550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7fffe90101d0_0;
    %store/vec4 v0x7fffe9010480_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7fffe90102e0_0;
    %store/vec4 v0x7fffe9010480_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffe90103b0_0;
    %store/vec4 v0x7fffe9010480_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffe90106f0;
T_11 ;
    %wait E_0x7fffe9010940;
    %load/vec4 v0x7fffe9010d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fffe90109d0_0;
    %store/vec4 v0x7fffe9010cb0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fffe9010b00_0;
    %store/vec4 v0x7fffe9010cb0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fffe9010c10_0;
    %store/vec4 v0x7fffe9010cb0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe9009190;
T_12 ;
    %wait E_0x7fffe8fee740;
    %load/vec4 v0x7fffe90095a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe9009490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffe9009490_0;
    %load/vec4 v0x7fffe9009800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe9009670_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffe9009af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe9009a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffe9009a10_0;
    %load/vec4 v0x7fffe9009800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe9009670_0, 0, 2;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe9009670_0, 0, 2;
T_12.3 ;
T_12.1 ;
    %load/vec4 v0x7fffe90095a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe9009490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffe9009490_0;
    %load/vec4 v0x7fffe9009930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffe9009740_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fffe9009af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe9009a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffe9009a10_0;
    %load/vec4 v0x7fffe9009930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe9009740_0, 0, 2;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe9009740_0, 0, 2;
T_12.7 ;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffe900f1a0;
T_13 ;
    %wait E_0x7fffe900f370;
    %load/vec4 v0x7fffe900f6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fffe900f3f0_0;
    %store/vec4 v0x7fffe900f5f0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffe900f500_0;
    %store/vec4 v0x7fffe900f5f0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffe9005b50;
T_14 ;
    %wait E_0x7fffe8f3ab10;
    %load/vec4 v0x7fffe9005e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fffe9005ed0_0;
    %cmpi/e 261, 0, 10;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffe9005ed0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffe8fdc110_0, 0, 3;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffe8fd2390;
T_15 ;
    %wait E_0x7fffe8f3a8d0;
    %load/vec4 v0x7fffe8feec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %and;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.1 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %xor;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.2 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.3 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %add;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.4 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %sub;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.5 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %mul;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %add;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x7fffe8fdf220_0;
    %load/vec4 v0x7fffe8fc5320_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffe8fd3e50_0, 0, 32;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffe90080a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9008ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9008840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe90086b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe90089a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffe9008df0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9008470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9008510_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7fffe90080a0;
T_17 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe9008b00_0;
    %store/vec4 v0x7fffe9008ba0_0, 0, 1;
    %load/vec4 v0x7fffe90087a0_0;
    %store/vec4 v0x7fffe9008840_0, 0, 1;
    %load/vec4 v0x7fffe9008610_0;
    %store/vec4 v0x7fffe90086b0_0, 0, 1;
    %load/vec4 v0x7fffe90088e0_0;
    %store/vec4 v0x7fffe90089a0_0, 0, 1;
    %load/vec4 v0x7fffe9008d30_0;
    %store/vec4 v0x7fffe9008df0_0, 0, 5;
    %load/vec4 v0x7fffe9008390_0;
    %store/vec4 v0x7fffe9008470_0, 0, 32;
    %load/vec4 v0x7fffe9008ed0_0;
    %store/vec4 v0x7fffe9008510_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffe90072a0;
T_18 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe9007630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fffe9007d20_0;
    %load/vec4 v0x7fffe9007b80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe9007ee0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffe900e570;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900e9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe900e830_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffe900efa0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe900ec10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe900ed90_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x7fffe900e570;
T_20 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe900e8f0_0;
    %store/vec4 v0x7fffe900e9e0_0, 0, 1;
    %load/vec4 v0x7fffe900e740_0;
    %store/vec4 v0x7fffe900e830_0, 0, 1;
    %load/vec4 v0x7fffe900eee0_0;
    %store/vec4 v0x7fffe900efa0_0, 0, 5;
    %load/vec4 v0x7fffe900eb70_0;
    %store/vec4 v0x7fffe900ec10_0, 0, 32;
    %load/vec4 v0x7fffe900ecd0_0;
    %store/vec4 v0x7fffe900ed90_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fffe900f800;
T_21 ;
    %wait E_0x7fffe900f9d0;
    %load/vec4 v0x7fffe900fd00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x7fffe900fa50_0;
    %store/vec4 v0x7fffe900fc30_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffe900fb60_0;
    %store/vec4 v0x7fffe900fc30_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffe8fc7a90;
T_22 ;
    %delay 25, 0;
    %load/vec4 v0x7fffe90183a0_0;
    %inv;
    %store/vec4 v0x7fffe90183a0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffe8fc7a90;
T_23 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x7fffe9018710_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffe9018710_0;
    %store/vec4a v0x7fffe900e470, 4, 0;
    %load/vec4 v0x7fffe9018710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x7fffe9018710_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffe9018710_0;
    %store/vec4a v0x7fffe9007ee0, 4, 0;
    %load/vec4 v0x7fffe9018710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe9007ee0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x7fffe9018710_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffe9018710_0;
    %store/vec4a v0x7fffe90138a0, 4, 0;
    %load/vec4 v0x7fffe9018710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018710_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call 2 50 "$readmemb", "instruction.txt", v0x7fffe900e470 {0 0 0};
    %vpi_func 2 54 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fffe90187b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe90183a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe9018440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe90184e0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe9018440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe90184e0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7fffe8fc7a90;
T_24 ;
    %wait E_0x7fffe8fee780;
    %load/vec4 v0x7fffe9018580_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 2 69 "$finish" {0 0 0};
T_24.0 ;
    %load/vec4 v0x7fffe900a690_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe9006c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fffe9018850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018850_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fffe900d620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x7fffe9018620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018620_0, 0, 32;
T_24.4 ;
    %vpi_call 2 77 "$fdisplay", v0x7fffe90187b0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fffe9018580_0, v0x7fffe90184e0_0, v0x7fffe9018850_0, v0x7fffe9018620_0, v0x7fffe9011420_0 {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7fffe90187b0_0, "Registers" {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7fffe90187b0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fffe90138a0, 0>, &A<v0x7fffe90138a0, 8>, &A<v0x7fffe90138a0, 16>, &A<v0x7fffe90138a0, 24> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7fffe90187b0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fffe90138a0, 1>, &A<v0x7fffe90138a0, 9>, &A<v0x7fffe90138a0, 17>, &A<v0x7fffe90138a0, 25> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7fffe90187b0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fffe90138a0, 2>, &A<v0x7fffe90138a0, 10>, &A<v0x7fffe90138a0, 18>, &A<v0x7fffe90138a0, 26> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x7fffe90187b0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fffe90138a0, 3>, &A<v0x7fffe90138a0, 11>, &A<v0x7fffe90138a0, 19>, &A<v0x7fffe90138a0, 27> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x7fffe90187b0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fffe90138a0, 4>, &A<v0x7fffe90138a0, 12>, &A<v0x7fffe90138a0, 20>, &A<v0x7fffe90138a0, 28> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x7fffe90187b0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fffe90138a0, 5>, &A<v0x7fffe90138a0, 13>, &A<v0x7fffe90138a0, 21>, &A<v0x7fffe90138a0, 29> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x7fffe90187b0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fffe90138a0, 6>, &A<v0x7fffe90138a0, 14>, &A<v0x7fffe90138a0, 22>, &A<v0x7fffe90138a0, 30> {0 0 0};
    %vpi_call 2 89 "$fdisplay", v0x7fffe90187b0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fffe90138a0, 7>, &A<v0x7fffe90138a0, 15>, &A<v0x7fffe90138a0, 23>, &A<v0x7fffe90138a0, 31> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x00 = %10d", &A<v0x7fffe9007ee0, 0> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x04 = %10d", &A<v0x7fffe9007ee0, 1> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x08 = %10d", &A<v0x7fffe9007ee0, 2> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x0C = %10d", &A<v0x7fffe9007ee0, 3> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x10 = %10d", &A<v0x7fffe9007ee0, 4> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x14 = %10d", &A<v0x7fffe9007ee0, 5> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x18 = %10d", &A<v0x7fffe9007ee0, 6> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fffe90187b0_0, "Data Memory: 0x1C = %10d", &A<v0x7fffe9007ee0, 7> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x7fffe90187b0_0, "\012" {0 0 0};
    %load/vec4 v0x7fffe9018580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe9018580_0, 0, 32;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "StallFlush/Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "StallFlush/HazardDetectionUnit.v";
    "ID_EX.v";
    "StallFlush/ID_branch.v";
    "StallFlush/ID_zero.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX32_Pre.v";
    "PC.v";
    "PC_Adder.v";
    "StallFlush/PC_MUX.v";
    "Registers.v";
    "Sign_Extend.v";
