// Seed: 3952978084
macromodule module_0 ();
  id_1 :
  assert property (@(1 or posedge id_1) id_1 & id_1) begin : LABEL_0$display
    ;
  end
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_4 = 1;
  generate
    begin : LABEL_0
    end
    assign id_3 = id_4;
  endgenerate
  module_0 modCall_1 ();
  always id_4 <= 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
