ARM GAS  /tmp/ccgLRPEJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._write,"ax",%progbits
  16              		.align	1
  17              		.global	_write
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	_write:
  25              	.LVL0:
  26              	.LFB68:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   * @date           : 04-07-2025
   7:Core/Src/main.c ****   * @author         : Sarthak Chaudhary
   8:Core/Src/main.c ****   ******************************************************************************
   9:Core/Src/main.c ****   * @attention
  10:Core/Src/main.c ****   *
  11:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/main.c ****   * All rights reserved.
  13:Core/Src/main.c ****   *
  14:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/main.c ****   * in the root directory of this software component.
  16:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/main.c ****   *
  18:Core/Src/main.c ****   ******************************************************************************
  19:Core/Src/main.c ****   */
  20:Core/Src/main.c **** /* USER CODE END Header */
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>
  30:Core/Src/main.c **** #include <inttypes.h>
  31:Core/Src/main.c **** #include <string.h>
ARM GAS  /tmp/ccgLRPEJ.s 			page 2


  32:Core/Src/main.c **** #include "camera.h"
  33:Core/Src/main.c **** #include "watchdog.h"
  34:Core/Src/main.c **** #include "radio.h"
  35:Core/Src/main.c **** #include "mini_morse.h"
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** int _write(int file, char *data, int len) {
  28              		.loc 1 37 43 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 37 43 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 1446     		mov	r4, r2
  38:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
  39              		.loc 1 38 5 is_stmt 1 view .LVU2
  40 0004 4FF0FF33 		mov	r3, #-1
  41 0008 92B2     		uxth	r2, r2
  42              	.LVL1:
  43              		.loc 1 38 5 is_stmt 0 view .LVU3
  44 000a 0248     		ldr	r0, .L3
  45              	.LVL2:
  46              		.loc 1 38 5 view .LVU4
  47 000c FFF7FEFF 		bl	HAL_UART_Transmit
  48              	.LVL3:
  39:Core/Src/main.c ****     return len;
  49              		.loc 1 39 5 is_stmt 1 view .LVU5
  40:Core/Src/main.c **** }
  50              		.loc 1 40 1 is_stmt 0 view .LVU6
  51 0010 2046     		mov	r0, r4
  52 0012 10BD     		pop	{r4, pc}
  53              	.LVL4:
  54              	.L4:
  55              		.loc 1 40 1 view .LVU7
  56              		.align	2
  57              	.L3:
  58 0014 00000000 		.word	huart1
  59              		.cfi_endproc
  60              	.LFE68:
  62              		.section	.text.Error_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	Error_Handler
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  68              		.fpu softvfp
  70              	Error_Handler:
  71              	.LFB71:
  41:Core/Src/main.c **** /* USER CODE END Includes */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** 
ARM GAS  /tmp/ccgLRPEJ.s 			page 3


  47:Core/Src/main.c **** // #define SLAVE_ADDR      (0x12 << 1 )  // Change to your slave address (7-bit shifted)
  48:Core/Src/main.c **** // #define SSDV_PKT_SIZE   224
  49:Core/Src/main.c **** // #define MAX_PACKETS     256         // Max packets to read (adjust if needed)
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** // // uint8_t rx_buffer[SSDV_PKT_SIZE];
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** // // -------------------- I2C Commands --------------------
  54:Core/Src/main.c **** // #define CMD_CAPTURE         0x10
  55:Core/Src/main.c **** // #define CMD_STREAM_SSDV     0x20
  56:Core/Src/main.c **** // #define CMD_PRESTORED       0x90
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // -------------------- Master functions --------------------
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PTD */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN PD */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PD */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN PM */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PM */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE BEGIN PV */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PV */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  79:Core/Src/main.c **** void SystemClock_Config(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END 0 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /**
  90:Core/Src/main.c ****   * @brief  The application entry point.
  91:Core/Src/main.c ****   * @retval int
  92:Core/Src/main.c ****   */
  93:Core/Src/main.c **** int main(void)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 103:Core/Src/main.c ****   HAL_Init();
ARM GAS  /tmp/ccgLRPEJ.s 			page 4


 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Configure the system clock */
 110:Core/Src/main.c ****   SystemClock_Config();
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:Core/Src/main.c ****   MX_GPIO_Init();
 118:Core/Src/main.c ****   MX_I2C2_Init();
 119:Core/Src/main.c ****   // MX_USART1_UART_Init();
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 121:Core/Src/main.c ****   watchdog_init();
 122:Core/Src/main.c ****     if (!radio_init())
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     printf("Radio error\n");
 125:Core/Src/main.c ****     while (1);
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   else
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     printf("Radio success!\n");
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c ****   uint8_t msg[] = "hello sarthak\n";
 132:Core/Src/main.c ****     radio_init_gfsk(GFSK_500BPS_1KHZ);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   printf("after setup\n");
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****  
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****     //final camera capture flow;
 141:Core/Src/main.c ****     // /*-----------------------------------------------------*/
 142:Core/Src/main.c ****     // camera_on();
 143:Core/Src/main.c ****     // HAL_Delay(3000);
 144:Core/Src/main.c ****     // i2c_check();
 145:Core/Src/main.c ****     // HAL_Delay(1000);
 146:Core/Src/main.c ****     // // set_properties() // optional
 147:Core/Src/main.c ****     // camera_request_payload();
 148:Core/Src/main.c ****     // camera_off();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     // HAL_Delay(5000);
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****     // camera_on();
 153:Core/Src/main.c ****     // HAL_Delay(3000);
 154:Core/Src/main.c ****     // i2c_check();
 155:Core/Src/main.c ****     // HAL_Delay(1000);
 156:Core/Src/main.c ****     // request_prestored_image();
 157:Core/Src/main.c ****     // camera_off();
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****     /*-----------------------------------------------------*/
 160:Core/Src/main.c **** 
ARM GAS  /tmp/ccgLRPEJ.s 			page 5


 161:Core/Src/main.c ****   /* USER CODE END 2 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* Infinite loop */
 164:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 165:Core/Src/main.c ****   while (1)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****     radio_tx_gfsk(msg,strlen(msg));
 169:Core/Src/main.c ****     HAL_Delay(2000);
 170:Core/Src/main.c ****     //  HAL_Delay(1000);
 171:Core/Src/main.c ****     // camera_on();
 172:Core/Src/main.c ****     // HAL_Delay(3000);     //relaxation time for slave board to powerup and get configured .......
 173:Core/Src/main.c ****     // /* === Periodic I2C bus health check === */
 174:Core/Src/main.c ****     // if (HAL_GetTick() - last_i2c_check_time > 1000)  // every 1s
 175:Core/Src/main.c ****     // {
 176:Core/Src/main.c ****     //   last_i2c_check_time = HAL_GetTick();
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****     //   // Timeout: if no I2C activity in 3s, and BUSY flag still set
 179:Core/Src/main.c ****     //   if ((HAL_GetTick() - last_i2c_activity > 3000) &&
 180:Core/Src/main.c ****     //       (__HAL_I2C_GET_FLAG(&hi2c2, I2C_FLAG_BUSY)))
 181:Core/Src/main.c ****     //   {
 182:Core/Src/main.c ****     //     printf("I2C timeout detected! Resetting I2C2...\r\n");
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****     // //     // Reset I2C2 peripheral safely
 185:Core/Src/main.c ****     //     __HAL_RCC_I2C2_FORCE_RESET();
 186:Core/Src/main.c ****     //     HAL_Delay(2);
 187:Core/Src/main.c ****     //     __HAL_RCC_I2C2_RELEASE_RESET();
 188:Core/Src/main.c ****     //     MX_I2C2_Init();  // Reinitialize I2C2
 189:Core/Src/main.c ****        
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****     //   }
 192:Core/Src/main.c ****     // }
 193:Core/Src/main.c ****     // HAL_Delay(1000);
 194:Core/Src/main.c ****     //   set_brightness_(CAM_BRIGHTNESS_LEVEL_4);
 195:Core/Src/main.c ****     // set_effect_(CAM_COLOR_FX_BW );
 196:Core/Src/main.c ****     // set_contrast_(CAM_CONTRAST_LEVEL_MINUS_3 );
 197:Core/Src/main.c ****     // request_image_capture();
 198:Core/Src/main.c ****     // HAL_Delay(8000);  // Allow time for image capture & SSDV encoding
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****     // //   // Step 2: Request SSDV Stream
 201:Core/Src/main.c ****     // request_ssdv_stream();
 202:Core/Src/main.c ****     // HAL_Delay(200);
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     // // Step 3: Read All SSDV Packets
 205:Core/Src/main.c ****     // read_ssdv_stream();
 206:Core/Src/main.c ****     // camera_off();
 207:Core/Src/main.c ****     // HAL_Delay(5000);
 208:Core/Src/main.c ****     // printf("capturing prestored image now!!\n");
 209:Core/Src/main.c ****     // if (HAL_GetTick() - last_i2c_check_time > 1000)  // every 1s
 210:Core/Src/main.c ****     // {
 211:Core/Src/main.c ****     //   last_i2c_check_time = HAL_GetTick();
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****     //   // Timeout: if no I2C activity in 3s, and BUSY flag still set
 214:Core/Src/main.c ****     //   if ((HAL_GetTick() - last_i2c_activity > 3000) &&
 215:Core/Src/main.c ****     //       (__HAL_I2C_GET_FLAG(&hi2c2, I2C_FLAG_BUSY)))
 216:Core/Src/main.c ****     //   {
 217:Core/Src/main.c ****     //     printf("I2C timeout detected! Resetting I2C2...\r\n");
ARM GAS  /tmp/ccgLRPEJ.s 			page 6


 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****     //     // Reset I2C2 peripheral safely
 220:Core/Src/main.c ****     //     __HAL_RCC_I2C2_FORCE_RESET();
 221:Core/Src/main.c ****     //     HAL_Delay(2);
 222:Core/Src/main.c ****     //     __HAL_RCC_I2C2_RELEASE_RESET();
 223:Core/Src/main.c ****     //     MX_I2C2_Init();  // Reinitialize I2C2
 224:Core/Src/main.c ****        
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****     //   }
 227:Core/Src/main.c ****     // }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****     // camera_on();
 233:Core/Src/main.c ****     // HAL_Delay(3000);     //relaxation time for slave
 234:Core/Src/main.c ****     // i2c_check();
 235:Core/Src/main.c ****     // HAL_Delay(1000);
 236:Core/Src/main.c ****     // // set_properties() // optional
 237:Core/Src/main.c ****     // camera_request_payload();
 238:Core/Src/main.c ****     // camera_off();
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****     // HAL_Delay(5000);
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****     // camera_on();
 243:Core/Src/main.c ****     // HAL_Delay(3000);
 244:Core/Src/main.c ****     // i2c_check();
 245:Core/Src/main.c ****     // HAL_Delay(1000);
 246:Core/Src/main.c ****     // request_prestored_image();
 247:Core/Src/main.c ****     // camera_off();
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****     // HAL_Delay(5000);
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****     //  camera_on();
 253:Core/Src/main.c ****     // HAL_Delay(3000);
 254:Core/Src/main.c ****     // i2c_check();
 255:Core/Src/main.c ****     // HAL_Delay(1000);
 256:Core/Src/main.c ****     // // set_properties() // optional
 257:Core/Src/main.c ****     // purano_request_payload();
 258:Core/Src/main.c ****     // camera_off();
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     /* USER CODE END WHILE */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   /* USER CODE END 3 */
 273:Core/Src/main.c **** }
 274:Core/Src/main.c **** 
ARM GAS  /tmp/ccgLRPEJ.s 			page 7


 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****   * @brief System Clock Configuration
 277:Core/Src/main.c ****   * @retval None
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** void SystemClock_Config(void)
 280:Core/Src/main.c **** {
 281:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 282:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 285:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 288:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 289:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 290:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 291:Core/Src/main.c ****   {
 292:Core/Src/main.c ****     Error_Handler();
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 298:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 299:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 300:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 301:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 302:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /* USER CODE END 4 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** /**
 315:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 316:Core/Src/main.c ****   * @retval None
 317:Core/Src/main.c ****   */
 318:Core/Src/main.c **** void Error_Handler(void)
 319:Core/Src/main.c **** {
  72              		.loc 1 319 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 320:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 321:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 322:Core/Src/main.c ****   __disable_irq();
  78              		.loc 1 322 3 view .LVU9
  79              	.LBB4:
  80              	.LBI4:
ARM GAS  /tmp/ccgLRPEJ.s 			page 8


  81              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /tmp/ccgLRPEJ.s 			page 9


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /tmp/ccgLRPEJ.s 			page 10


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  82              		.loc 2 140 27 view .LVU10
  83              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  84              		.loc 2 142 3 view .LVU11
  85              		.syntax unified
  86              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  87 0000 72B6     		cpsid i
  88              	@ 0 "" 2
  89              		.thumb
  90              		.syntax unified
  91              	.L6:
  92              	.LBE5:
  93              	.LBE4:
 323:Core/Src/main.c ****   while (1)
  94              		.loc 1 323 3 discriminator 1 view .LVU12
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****   }
  95              		.loc 1 325 3 discriminator 1 view .LVU13
 323:Core/Src/main.c ****   while (1)
  96              		.loc 1 323 9 discriminator 1 view .LVU14
  97 0002 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE71:
 101              		.section	.text.SystemClock_Config,"ax",%progbits
 102              		.align	1
 103              		.global	SystemClock_Config
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
ARM GAS  /tmp/ccgLRPEJ.s 			page 11


 107              		.fpu softvfp
 109              	SystemClock_Config:
 110              	.LFB70:
 280:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 111              		.loc 1 280 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 64
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 00B5     		push	{lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 14, -4
 119 0002 91B0     		sub	sp, sp, #68
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 72
 281:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122              		.loc 1 281 3 view .LVU16
 281:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123              		.loc 1 281 22 is_stmt 0 view .LVU17
 124 0004 2822     		movs	r2, #40
 125 0006 0021     		movs	r1, #0
 126 0008 06A8     		add	r0, sp, #24
 127 000a FFF7FEFF 		bl	memset
 128              	.LVL5:
 282:Core/Src/main.c **** 
 129              		.loc 1 282 3 is_stmt 1 view .LVU18
 282:Core/Src/main.c **** 
 130              		.loc 1 282 22 is_stmt 0 view .LVU19
 131 000e 0023     		movs	r3, #0
 132 0010 0193     		str	r3, [sp, #4]
 133 0012 0293     		str	r3, [sp, #8]
 134 0014 0393     		str	r3, [sp, #12]
 135 0016 0493     		str	r3, [sp, #16]
 136 0018 0593     		str	r3, [sp, #20]
 287:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 137              		.loc 1 287 3 is_stmt 1 view .LVU20
 287:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 138              		.loc 1 287 36 is_stmt 0 view .LVU21
 139 001a 0123     		movs	r3, #1
 140 001c 0693     		str	r3, [sp, #24]
 288:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 141              		.loc 1 288 3 is_stmt 1 view .LVU22
 288:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 142              		.loc 1 288 30 is_stmt 0 view .LVU23
 143 001e 4FF48033 		mov	r3, #65536
 144 0022 0793     		str	r3, [sp, #28]
 289:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145              		.loc 1 289 3 is_stmt 1 view .LVU24
 290:Core/Src/main.c ****   {
 146              		.loc 1 290 3 view .LVU25
 290:Core/Src/main.c ****   {
 147              		.loc 1 290 7 is_stmt 0 view .LVU26
 148 0024 06A8     		add	r0, sp, #24
 149 0026 FFF7FEFF 		bl	HAL_RCC_OscConfig
 150              	.LVL6:
 290:Core/Src/main.c ****   {
 151              		.loc 1 290 6 view .LVU27
ARM GAS  /tmp/ccgLRPEJ.s 			page 12


 152 002a 70B9     		cbnz	r0, .L11
 297:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 153              		.loc 1 297 3 is_stmt 1 view .LVU28
 297:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 154              		.loc 1 297 31 is_stmt 0 view .LVU29
 155 002c 0F23     		movs	r3, #15
 156 002e 0193     		str	r3, [sp, #4]
 299:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 157              		.loc 1 299 3 is_stmt 1 view .LVU30
 299:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 158              		.loc 1 299 34 is_stmt 0 view .LVU31
 159 0030 0123     		movs	r3, #1
 160 0032 0293     		str	r3, [sp, #8]
 300:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 161              		.loc 1 300 3 is_stmt 1 view .LVU32
 300:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 162              		.loc 1 300 35 is_stmt 0 view .LVU33
 163 0034 0021     		movs	r1, #0
 164 0036 0391     		str	r1, [sp, #12]
 301:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 165              		.loc 1 301 3 is_stmt 1 view .LVU34
 301:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 166              		.loc 1 301 36 is_stmt 0 view .LVU35
 167 0038 0491     		str	r1, [sp, #16]
 302:Core/Src/main.c **** 
 168              		.loc 1 302 3 is_stmt 1 view .LVU36
 302:Core/Src/main.c **** 
 169              		.loc 1 302 36 is_stmt 0 view .LVU37
 170 003a 0591     		str	r1, [sp, #20]
 304:Core/Src/main.c ****   {
 171              		.loc 1 304 3 is_stmt 1 view .LVU38
 304:Core/Src/main.c ****   {
 172              		.loc 1 304 7 is_stmt 0 view .LVU39
 173 003c 01A8     		add	r0, sp, #4
 174 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 175              	.LVL7:
 304:Core/Src/main.c ****   {
 176              		.loc 1 304 6 view .LVU40
 177 0042 20B9     		cbnz	r0, .L12
 308:Core/Src/main.c **** 
 178              		.loc 1 308 1 view .LVU41
 179 0044 11B0     		add	sp, sp, #68
 180              	.LCFI3:
 181              		.cfi_remember_state
 182              		.cfi_def_cfa_offset 4
 183              		@ sp needed
 184 0046 5DF804FB 		ldr	pc, [sp], #4
 185              	.L11:
 186              	.LCFI4:
 187              		.cfi_restore_state
 292:Core/Src/main.c ****   }
 188              		.loc 1 292 5 is_stmt 1 view .LVU42
 189 004a FFF7FEFF 		bl	Error_Handler
 190              	.LVL8:
 191              	.L12:
 306:Core/Src/main.c ****   }
 192              		.loc 1 306 5 view .LVU43
ARM GAS  /tmp/ccgLRPEJ.s 			page 13


 193 004e FFF7FEFF 		bl	Error_Handler
 194              	.LVL9:
 195              		.cfi_endproc
 196              	.LFE70:
 198              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 199              		.align	2
 200              	.LC0:
 201 0000 52616469 		.ascii	"Radio error\000"
 201      6F206572 
 201      726F7200 
 202              		.align	2
 203              	.LC1:
 204 000c 52616469 		.ascii	"Radio success!\000"
 204      6F207375 
 204      63636573 
 204      732100
 205 001b 00       		.align	2
 206              	.LC3:
 207 001c 61667465 		.ascii	"after setup\000"
 207      72207365 
 207      74757000 
 208              		.align	2
 209              	.LC2:
 210 0028 68656C6C 		.ascii	"hello sarthak\012\000"
 210      6F207361 
 210      72746861 
 210      6B0A00
 211              		.section	.text.main,"ax",%progbits
 212              		.align	1
 213              		.global	main
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu softvfp
 219              	main:
 220              	.LFB69:
  94:Core/Src/main.c **** 
 221              		.loc 1 94 1 view -0
 222              		.cfi_startproc
 223              		@ Volatile: function does not return.
 224              		@ args = 0, pretend = 0, frame = 16
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226 0000 00B5     		push	{lr}
 227              	.LCFI5:
 228              		.cfi_def_cfa_offset 4
 229              		.cfi_offset 14, -4
 230 0002 85B0     		sub	sp, sp, #20
 231              	.LCFI6:
 232              		.cfi_def_cfa_offset 24
 103:Core/Src/main.c **** 
 233              		.loc 1 103 3 view .LVU45
 234 0004 FFF7FEFF 		bl	HAL_Init
 235              	.LVL10:
 110:Core/Src/main.c **** 
 236              		.loc 1 110 3 view .LVU46
 237 0008 FFF7FEFF 		bl	SystemClock_Config
 238              	.LVL11:
ARM GAS  /tmp/ccgLRPEJ.s 			page 14


 117:Core/Src/main.c ****   MX_I2C2_Init();
 239              		.loc 1 117 3 view .LVU47
 240 000c FFF7FEFF 		bl	MX_GPIO_Init
 241              	.LVL12:
 118:Core/Src/main.c ****   // MX_USART1_UART_Init();
 242              		.loc 1 118 3 view .LVU48
 243 0010 FFF7FEFF 		bl	MX_I2C2_Init
 244              	.LVL13:
 121:Core/Src/main.c ****     if (!radio_init())
 245              		.loc 1 121 3 view .LVU49
 246 0014 FFF7FEFF 		bl	watchdog_init
 247              	.LVL14:
 122:Core/Src/main.c ****   {
 248              		.loc 1 122 5 view .LVU50
 122:Core/Src/main.c ****   {
 249              		.loc 1 122 10 is_stmt 0 view .LVU51
 250 0018 FFF7FEFF 		bl	radio_init
 251              	.LVL15:
 122:Core/Src/main.c ****   {
 252              		.loc 1 122 8 view .LVU52
 253 001c 18B9     		cbnz	r0, .L14
 124:Core/Src/main.c ****     while (1);
 254              		.loc 1 124 5 is_stmt 1 view .LVU53
 255 001e 1148     		ldr	r0, .L18
 256 0020 FFF7FEFF 		bl	puts
 257              	.LVL16:
 258              	.L15:
 125:Core/Src/main.c ****   }
 259              		.loc 1 125 5 discriminator 1 view .LVU54
 125:Core/Src/main.c ****   }
 260              		.loc 1 125 14 discriminator 1 view .LVU55
 125:Core/Src/main.c ****   }
 261              		.loc 1 125 11 discriminator 1 view .LVU56
 262 0024 FEE7     		b	.L15
 263              	.L14:
 129:Core/Src/main.c ****   }
 264              		.loc 1 129 5 view .LVU57
 265 0026 1048     		ldr	r0, .L18+4
 266 0028 FFF7FEFF 		bl	puts
 267              	.LVL17:
 131:Core/Src/main.c ****     radio_init_gfsk(GFSK_500BPS_1KHZ);
 268              		.loc 1 131 3 view .LVU58
 131:Core/Src/main.c ****     radio_init_gfsk(GFSK_500BPS_1KHZ);
 269              		.loc 1 131 11 is_stmt 0 view .LVU59
 270 002c 0F4B     		ldr	r3, .L18+8
 271 002e EC46     		mov	ip, sp
 272 0030 0FCB     		ldm	r3, {r0, r1, r2, r3}
 273 0032 ACE80700 		stmia	ip!, {r0, r1, r2}
 274 0036 2CF8023B 		strh	r3, [ip], #2	@ movhi
 275 003a 1B0C     		lsrs	r3, r3, #16
 276 003c 8CF80030 		strb	r3, [ip]
 132:Core/Src/main.c **** 
 277              		.loc 1 132 5 is_stmt 1 view .LVU60
 278 0040 0020     		movs	r0, #0
 279 0042 FFF7FEFF 		bl	radio_init_gfsk
 280              	.LVL18:
 134:Core/Src/main.c **** 
ARM GAS  /tmp/ccgLRPEJ.s 			page 15


 281              		.loc 1 134 3 view .LVU61
 282 0046 0A48     		ldr	r0, .L18+12
 283 0048 FFF7FEFF 		bl	puts
 284              	.LVL19:
 285              	.L16:
 165:Core/Src/main.c ****   {
 286              		.loc 1 165 3 discriminator 1 view .LVU62
 168:Core/Src/main.c ****     HAL_Delay(2000);
 287              		.loc 1 168 5 discriminator 1 view .LVU63
 168:Core/Src/main.c ****     HAL_Delay(2000);
 288              		.loc 1 168 23 is_stmt 0 discriminator 1 view .LVU64
 289 004c 6846     		mov	r0, sp
 290 004e FFF7FEFF 		bl	strlen
 291              	.LVL20:
 168:Core/Src/main.c ****     HAL_Delay(2000);
 292              		.loc 1 168 5 discriminator 1 view .LVU65
 293 0052 C1B2     		uxtb	r1, r0
 294 0054 6846     		mov	r0, sp
 295 0056 FFF7FEFF 		bl	radio_tx_gfsk
 296              	.LVL21:
 169:Core/Src/main.c ****     //  HAL_Delay(1000);
 297              		.loc 1 169 5 is_stmt 1 discriminator 1 view .LVU66
 298 005a 4FF4FA60 		mov	r0, #2000
 299 005e FFF7FEFF 		bl	HAL_Delay
 300              	.LVL22:
 165:Core/Src/main.c ****   {
 301              		.loc 1 165 9 discriminator 1 view .LVU67
 302 0062 F3E7     		b	.L16
 303              	.L19:
 304              		.align	2
 305              	.L18:
 306 0064 00000000 		.word	.LC0
 307 0068 0C000000 		.word	.LC1
 308 006c 28000000 		.word	.LC2
 309 0070 1C000000 		.word	.LC3
 310              		.cfi_endproc
 311              	.LFE69:
 313              		.text
 314              	.Letext0:
 315              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 316              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 317              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 318              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 319              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 320              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 321              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 322              		.file 10 "si446x/radio.h"
 323              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 324              		.file 12 "Core/Inc/gpio.h"
 325              		.file 13 "Core/Inc/i2c.h"
 326              		.file 14 "Core/Inc/watchdog.h"
 327              		.file 15 "<built-in>"
 328              		.file 16 "/usr/include/newlib/string.h"
 329              		.file 17 "Core/Inc/usart.h"
ARM GAS  /tmp/ccgLRPEJ.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccgLRPEJ.s:16     .text._write:0000000000000000 $t
     /tmp/ccgLRPEJ.s:24     .text._write:0000000000000000 _write
     /tmp/ccgLRPEJ.s:58     .text._write:0000000000000014 $d
     /tmp/ccgLRPEJ.s:63     .text.Error_Handler:0000000000000000 $t
     /tmp/ccgLRPEJ.s:70     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccgLRPEJ.s:102    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccgLRPEJ.s:109    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccgLRPEJ.s:199    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccgLRPEJ.s:212    .text.main:0000000000000000 $t
     /tmp/ccgLRPEJ.s:219    .text.main:0000000000000000 main
     /tmp/ccgLRPEJ.s:306    .text.main:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_I2C2_Init
watchdog_init
radio_init
puts
radio_init_gfsk
strlen
radio_tx_gfsk
HAL_Delay
