#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 25 13:30:11 2021
# Process ID: 820122
# Current directory: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 820156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 1028 ; free virtual = 36608
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:72]
INFO: [Synth 8-3491] module 'my_module' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/my_module.vhd:12' bound to instance 'U0' of component 'my_module' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'my_module' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/my_module.vhd:28]
INFO: [Synth 8-3491] module 'ModuleCompute' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute.vhd:12' bound to instance 'grp_ModuleCompute_fu_212' of component 'ModuleCompute' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/my_module.vhd:218]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute.vhd:25]
INFO: [Synth 8-3491] module 'ModuleCompute_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_do_gen.vhd:12' bound to instance 'grp_ModuleCompute_do_gen_fu_58' of component 'ModuleCompute_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_do_gen.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ModuleCompute_macibs' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:41' bound to instance 'ModuleCompute_macibs_U126' of component 'ModuleCompute_macibs' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_do_gen.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_macibs' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ModuleCompute_macibs_DSP48_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:9' bound to instance 'ModuleCompute_macibs_DSP48_0_U' of component 'ModuleCompute_macibs_DSP48_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_macibs_DSP48_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_macibs_DSP48_0' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_macibs' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_macibs.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_do_gen' (3#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute' (4#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/ModuleCompute.vhd:25]
INFO: [Synth 8-3491] module 'Detecteur' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:12' bound to instance 'grp_Detecteur_fu_226' of component 'Detecteur' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/my_module.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Detecteur' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:25]
INFO: [Synth 8-3491] module 'Seuil_calc' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc.vhd:12' bound to instance 'grp_Seuil_calc_fu_100' of component 'Seuil_calc' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc.vhd:25]
INFO: [Synth 8-3491] module 'Seuil_calc_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:12' bound to instance 'grp_Seuil_calc_do_gen_fu_56' of component 'Seuil_calc_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U22' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:2933]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_module_ap_fadd_3_full_dsp_32' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'my_module_ap_fadd_3_full_dsp_32_u' of component 'my_module_ap_fadd_3_full_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'my_module_ap_fadd_3_full_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fadd_3_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'my_module_ap_fadd_3_full_dsp_32' (22#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_fadd_3dEe' (23#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U23' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:2948]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U24' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:2963]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U25' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:2978]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U26' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:2993]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U27' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3008]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U28' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3023]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U29' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3038]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U30' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3053]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U31' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3068]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U32' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3083]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U33' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3098]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U34' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3113]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U35' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3128]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U36' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3143]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U37' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U38' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U39' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3188]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U40' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3203]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U41' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3218]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U42' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3233]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U43' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3248]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U44' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3263]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U45' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3278]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U46' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3293]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U47' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3308]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U48' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3323]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U49' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3338]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U50' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3353]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U51' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3368]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U52' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U53' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3398]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U54' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3413]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U55' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3428]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U56' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U57' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3458]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U58' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3473]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U59' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3488]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fadd_3dEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:8' bound to instance 'Seuil_calc_fadd_3dEe_U60' of component 'Seuil_calc_fadd_3dEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U61' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3518]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_module_ap_fmul_2_max_dsp_32' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'my_module_ap_fmul_2_max_dsp_32_u' of component 'my_module_ap_fmul_2_max_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'my_module_ap_fmul_2_max_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fmul_2_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'my_module_ap_fmul_2_max_dsp_32' (31#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_fmul_3eOg' (32#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U62' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3533]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U63' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3548]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U64' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3563]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U65' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3578]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U66' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3593]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U67' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3608]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U68' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3623]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U69' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3638]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U70' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3653]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U71' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3668]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U72' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3683]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U73' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3698]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U74' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3713]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U75' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3728]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U76' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3743]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U77' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3758]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U78' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3773]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U79' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3788]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U80' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U81' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3818]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U82' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3833]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U83' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3848]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U84' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3863]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U85' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3878]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U86' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3893]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U87' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3908]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U88' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3923]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U89' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3938]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U90' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3953]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U91' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3968]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U92' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3983]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U93' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:3998]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fmul_3eOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:8' bound to instance 'Seuil_calc_fmul_3eOg_U94' of component 'Seuil_calc_fmul_3eOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:4013]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fdiv_3fYi' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fdiv_3fYi.vhd:8' bound to instance 'Seuil_calc_fdiv_3fYi_U95' of component 'Seuil_calc_fdiv_3fYi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_fdiv_3fYi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fdiv_3fYi.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_module_ap_fdiv_14_no_dsp_32' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fdiv_14_no_dsp_32.vhd:59' bound to instance 'my_module_ap_fdiv_14_no_dsp_32_u' of component 'my_module_ap_fdiv_14_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fdiv_3fYi.vhd:56]
INFO: [Synth 8-638] synthesizing module 'my_module_ap_fdiv_14_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fdiv_14_no_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'my_module_ap_fdiv_14_no_dsp_32' (39#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_fdiv_3fYi' (40#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fdiv_3fYi.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_uitofpg8j' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_uitofpg8j.vhd:8' bound to instance 'Seuil_calc_uitofpg8j_U96' of component 'Seuil_calc_uitofpg8j' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:4043]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_uitofpg8j' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_uitofpg8j.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_module_ap_uitofp_4_no_dsp_32' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_uitofp_4_no_dsp_32.vhd:59' bound to instance 'my_module_ap_uitofp_4_no_dsp_32_u' of component 'my_module_ap_uitofp_4_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_uitofpg8j.vhd:49]
INFO: [Synth 8-638] synthesizing module 'my_module_ap_uitofp_4_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_uitofp_4_no_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'my_module_ap_uitofp_4_no_dsp_32' (47#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_uitofpg8j' (48#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_uitofpg8j.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc_fcmp_3hbi' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fcmp_3hbi.vhd:8' bound to instance 'Seuil_calc_fcmp_3hbi_U97' of component 'Seuil_calc_fcmp_3hbi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:4056]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc_fcmp_3hbi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fcmp_3hbi.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'my_module_ap_fcmp_0_no_dsp_32' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'my_module_ap_fcmp_0_no_dsp_32_u' of component 'my_module_ap_fcmp_0_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fcmp_3hbi.vhd:75]
INFO: [Synth 8-638] synthesizing module 'my_module_ap_fcmp_0_no_dsp_32' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fcmp_0_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'my_module_ap_fcmp_0_no_dsp_32' (52#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/ip/my_module_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_fcmp_3hbi' (53#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fcmp_3hbi.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc_do_gen' (54#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc' (55#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc.vhd:25]
INFO: [Synth 8-3491] module 'trames_separ' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ.vhd:12' bound to instance 'grp_trames_separ_fu_114' of component 'trames_separ' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:144]
INFO: [Synth 8-638] synthesizing module 'trames_separ' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ.vhd:28]
INFO: [Synth 8-3491] module 'trames_separ_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ_do_gen.vhd:12' bound to instance 'grp_trames_separ_do_gen_fu_60' of component 'trames_separ_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ.vhd:59]
INFO: [Synth 8-638] synthesizing module 'trames_separ_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'trames_separ_do_gen' (56#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'trames_separ' (57#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/trames_separ.vhd:28]
INFO: [Synth 8-3491] module 'DOUBLEUR_U' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U.vhd:12' bound to instance 'grp_DOUBLEUR_U_fu_130' of component 'DOUBLEUR_U' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DOUBLEUR_U' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U.vhd:28]
INFO: [Synth 8-3491] module 'DOUBLEUR_U_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:12' bound to instance 'grp_DOUBLEUR_U_do_gen_fu_60' of component 'DOUBLEUR_U_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U.vhd:60]
INFO: [Synth 8-638] synthesizing module 'DOUBLEUR_U_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DOUBLEUR_U_do_gen' (58#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DOUBLEUR_U' (59#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DOUBLEUR_U.vhd:28]
INFO: [Synth 8-3491] module 'fifo_w8_d1024_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A.vhd:10' bound to instance 'dbl2scalc_1_fifo_U' of component 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:172]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1024_A' (60#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w8_d1024_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A.vhd:10' bound to instance 'dbl2tsep_1_fifo_U' of component 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:185]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d1024_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1024_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d1024_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1024_A_shiftReg' (61#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d1024_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1024_A' (62#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d1024_A.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Detecteur' (63#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Detecteur.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DownSampling' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DownSampling.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DownSampling_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DownSampling_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DownSampling_do_gen' (64#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DownSampling_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DownSampling' (65#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/DownSampling.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BitDecider' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitDecider.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BitDecider_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitDecider_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitDecider_do_gen' (66#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitDecider_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitDecider' (67#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitDecider.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BitsToBytes' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitsToBytes.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BitsToBytes_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitsToBytes_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitsToBytes_do_gen' (68#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitsToBytes_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitsToBytes' (69#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/BitsToBytes.vhd:25]
INFO: [Synth 8-638] synthesizing module 'CRCCheck' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck.vhd:25]
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen.vhd:25]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 68 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen_ibkb' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:89]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 68 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen_ibkb_ram' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen_ibkb_ram' (70#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen_ibkb' (71#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CRCCheck_mux_42_8cud' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_mux_42_8cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_mux_42_8cud' (72#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_mux_42_8cud.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen' (73#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck' (74#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/CRCCheck.vhd:25]
INFO: [Synth 8-638] synthesizing module 'FrameProcessing' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/FrameProcessing.vhd:28]
INFO: [Synth 8-638] synthesizing module 'FrameProcessing_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/FrameProcessing_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FrameProcessing_do_gen' (75#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/FrameProcessing_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FrameProcessing' (76#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/FrameProcessing.vhd:28]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1024_A_x' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A_x.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1024_A_x' (77#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d1024_A_x.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d32_A_shiftReg' (78#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d32_A' (79#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w8_d32_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d32_A_shiftReg' (80#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d32_A' (81#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/fifo_w1_d32_A.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'my_module' (82#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/my_module.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (83#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2191.102 ; gain = 99.402 ; free physical = 892 ; free virtual = 36471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2205.945 ; gain = 114.246 ; free physical = 930 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2205.945 ; gain = 114.246 ; free physical = 930 ; free virtual = 36509
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2238.250 ; gain = 10.000 ; free physical = 687 ; free virtual = 36269
INFO: [Netlist 29-17] Analyzing 5810 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/my_module_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/my_module_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2624.250 ; gain = 0.000 ; free physical = 455 ; free virtual = 36037
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  FDE => FDRE: 133 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2657.125 ; gain = 32.875 ; free physical = 446 ; free virtual = 36029
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 881 ; free virtual = 36459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 881 ; free virtual = 36459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 881 ; free virtual = 36459
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 836 ; free virtual = 36430
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Seuil_calc_fadd_3dEe:/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Seuil_calc_fmul_3eOg:/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Seuil_calc_fmul_3eOg:/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Seuil_calc_fmul_3eOg:/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Seuil_calc_fmul_3eOg:/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fcmp_3hbi_U97/my_module_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U53/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U54/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U55/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U56/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U57/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U84/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U84/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U84/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U85/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U85/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U85/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U86/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U86/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U86/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U87/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U87/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U87/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U88/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U88/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U88/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U89/ce_r_reg' into 'Seuil_calc_fadd_3dEe_U52/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U89/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U89/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_10_viv__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_10_viv__parameterized1__5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__6.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U83/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U83/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U82/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U82/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U82/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U81/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U81/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U81/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U80/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U80/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U80/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U79/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U79/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U79/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U51/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U50/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U49/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U48/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U47/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U47/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U80/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U46/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U45/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U83/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U45/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U79/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__13.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U78/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U78/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U77/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U77/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U77/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U76/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U76/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U76/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U75/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U75/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U75/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U74/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U74/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U74/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U73/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U73/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U73/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U72/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U72/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U72/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U71/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U71/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U71/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U44/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U43/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U42/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U41/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U41/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U76/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U40/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U39/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U39/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U75/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U38/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U37/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U36/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U35/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U78/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__23.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U91/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U91/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U70/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U70/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U70/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U69/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U69/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U69/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U68/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U68/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U68/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U67/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U67/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U67/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U66/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U66/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U66/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U65/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U65/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U65/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U64/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U64/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U64/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U63/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U63/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U63/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U62/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U62/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U62/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U61/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U61/din0_buf1_reg[31:0]' into 'buffer_load_reg_998_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:72]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fmul_3eOg_U61/din1_buf1_reg[31:0]' into 'buffer_load_reg_998_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fmul_3eOg.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U34/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U33/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U32/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U31/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U30/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U29/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U29/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U66/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U28/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U27/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U27/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U65/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U26/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U25/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U24/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U23/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U23/din1_buf1_reg[31:0]' into 'Seuil_calc_fmul_3eOg_U62/din0_buf1_reg[31:0]' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:74]
INFO: [Synth 8-4471] merging register 'Seuil_calc_fadd_3dEe_U22/ce_r_reg' into 'Seuil_calc_fmul_3eOg_U91/ce_r_reg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c502/hdl/vhdl/Seuil_calc_fadd_3dEe.vhd:70]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/din1_buf1_reg[24] )
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__36.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '26' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[31]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[30]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[23]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[24]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[25]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[26]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[27]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[28]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[29]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[0]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[1]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[2]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[3]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[4]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[5]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[6]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[7]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[8]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[9]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[10]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[11]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[12]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[13]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[14]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[15]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[16]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[17]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[18]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[19]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[20]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[21]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fmul_3eOg_U93/din1_buf1_reg[22]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[31]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[5]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[0]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[1]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[2]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[3]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[4]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[11]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[6]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[7]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[8]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[9]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[10]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[17]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[12]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[13]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[14]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[15]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[16]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[18]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[19]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[20]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[21]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[22]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[28]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[23]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[24]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[25]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[26]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[27]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[29]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/din1_buf1_reg[30]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[3]' (FDE) to 'Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_fcmp_3hbi_U97/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Seuil_calc_uitofpg8j_U96/my_module_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:56 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 388 ; free virtual = 33584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 169 ; free virtual = 33412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:47 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 379 ; free virtual = 33268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur_fu_226i_8_6/dbl2scalc_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur_fu_226i_8_6/dbl2tsep_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_8_0/mod2dbl_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_Seuil_calc_do_gen_fu_56i_8/\grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_Seuil_calc_do_gen_fu_56i_8/\grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U47/my_module_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 189 ; free virtual = 32488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur_fu_226/dbl2scalc_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur_fu_226/dbl2tsep_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/mod2dbl_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:03:30 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 379 ; free virtual = 32454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:30 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 379 ; free virtual = 32454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:03:37 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 363 ; free virtual = 32444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:03:38 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 363 ; free virtual = 32444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:03:39 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 375 ; free virtual = 32446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:03:39 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 374 ; free virtual = 32446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   172|
|2     |DSP48E1  |   182|
|9     |LUT1     |   233|
|10    |LUT2     |  1511|
|11    |LUT3     |  7138|
|12    |LUT4     |  2786|
|13    |LUT5     |  3051|
|14    |LUT6     |  3770|
|15    |MUXCY    |  3660|
|16    |MUXF7    |    21|
|17    |MUXF8    |     8|
|18    |RAM16X1S |     8|
|19    |RAM64X1S |     8|
|20    |RAMB18E1 |     3|
|21    |SRL16E   |   255|
|22    |SRLC32E  |  2459|
|23    |XORCY    |  1671|
|24    |FDE      |   133|
|25    |FDRE     | 16671|
|26    |FDSE     |    51|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:03:39 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 374 ; free virtual = 32446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 400 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:03:25 . Memory (MB): peak = 2657.125 ; gain = 114.246 ; free physical = 4126 ; free virtual = 36205
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:42 . Memory (MB): peak = 2657.125 ; gain = 565.426 ; free physical = 4157 ; free virtual = 36205
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2657.125 ; gain = 0.000 ; free physical = 4137 ; free virtual = 36191
INFO: [Netlist 29-17] Analyzing 5866 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.137 ; gain = 0.000 ; free physical = 4059 ; free virtual = 36119
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1151 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1002 instances
  FDE => FDRE: 133 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
640 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:57 . Memory (MB): peak = 2681.137 ; gain = 589.605 ; free physical = 4313 ; free virtual = 36372
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2713.152 ; gain = 32.016 ; free physical = 4266 ; free virtual = 36362
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 26df0a2e3714227a
INFO: [Coretcl 2-1174] Renamed 4004 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2713.152 ; gain = 0.000 ; free physical = 4217 ; free virtual = 36378
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:34:43 2021...
