{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701286583994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701286583998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 14:36:23 2023 " "Processing started: Wed Nov 29 14:36:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701286583998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286583998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286583998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701286584412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701286584412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel_tb-logic " "Found design unit 1: topLevel_tb-logic" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594238 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel_tb " "Found entity 1: topLevel_tb" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-logic " "Found design unit 1: topLevel-logic" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594240 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594242 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-logic " "Found design unit 1: instruction_register-logic" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594245 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-logic " "Found design unit 1: zero_extend-logic" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594245 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-logic " "Found design unit 1: sign_extend-logic" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594250 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-logic " "Found design unit 1: shift_left_2-logic" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594250 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-logic " "Found design unit 1: reg-logic" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594252 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594255 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-logic " "Found design unit 1: mux3to1-logic" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594255 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594261 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-logic " "Found design unit 1: concat-logic" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594263 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594263 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Found design unit 1: controller-logic" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594269 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-logic " "Found design unit 1: ALU_Control-logic" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Main-logic " "Found design unit 1: ALU_Main-logic" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Main " "Found entity 1: ALU_Main" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286594271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701286594493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Control " "Elaborating entity \"controller\" for hierarchy \"controller:Control\"" {  } { { "../TopLevel/topLevel.vhd" "Control" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_31_to_26 controller.vhd(95) " "VHDL Process Statement warning at controller.vhd(95): signal \"IR_31_to_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701286594532 "|topLevel|controller:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Data " "Elaborating entity \"datapath\" for hierarchy \"datapath:Data\"" {  } { { "../TopLevel/topLevel.vhd" "Data" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594535 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ControllerOpCode Datapath.vhd(29) " "VHDL Signal Declaration warning at Datapath.vhd(29): used implicit default value for signal \"ControllerOpCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701286594551 "|topLevel|datapath:Data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:Data\|reg:PCReg " "Elaborating entity \"reg\" for hierarchy \"datapath:Data\|reg:PCReg\"" {  } { { "../Datapath/Datapath.vhd" "PCReg" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg.vhd(22) " "VHDL Process Statement warning at reg.vhd(22): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701286594573 "|Datapath|reg:PCReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:CodeMux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:CodeMux\"" {  } { { "../Datapath/Datapath.vhd" "CodeMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:RegDstMux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:RegDstMux\"" {  } { { "../Datapath/Datapath.vhd" "RegDstMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 datapath:Data\|mux3to1:PCSourceMux " "Elaborating entity \"mux3to1\" for hierarchy \"datapath:Data\|mux3to1:PCSourceMux\"" {  } { { "../Datapath/Datapath.vhd" "PCSourceMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:RegBMux " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:RegBMux\"" {  } { { "../Datapath/Datapath.vhd" "RegBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend datapath:Data\|zero_extend:ZeroExtend " "Elaborating entity \"zero_extend\" for hierarchy \"datapath:Data\|zero_extend:ZeroExtend\"" {  } { { "../Datapath/Datapath.vhd" "ZeroExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:Data\|sign_extend:SignExtend " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:Data\|sign_extend:SignExtend\"" {  } { { "../Datapath/Datapath.vhd" "SignExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 datapath:Data\|shift_left_2:ShiftLeftBMux " "Elaborating entity \"shift_left_2\" for hierarchy \"datapath:Data\|shift_left_2:ShiftLeftBMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 datapath:Data\|shift_left_2:ShiftLeftPCMux " "Elaborating entity \"shift_left_2\" for hierarchy \"datapath:Data\|shift_left_2:ShiftLeftPCMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftPCMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat datapath:Data\|concat:PCConcat " "Elaborating entity \"concat\" for hierarchy \"datapath:Data\|concat:PCConcat\"" {  } { { "../Datapath/Datapath.vhd" "PCConcat" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory datapath:Data\|Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"datapath:Data\|Memory:Mem\"" {  } { { "../Datapath/Datapath.vhd" "Mem" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594752 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_0 Memory.vhd(92) " "VHDL Process Statement warning at Memory.vhd(92): signal \"SIG_inPort_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_1 Memory.vhd(99) " "VHDL Process Statement warning at Memory.vhd(99): signal \"SIG_inPort_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIG_data_out Memory.vhd(78) " "VHDL Process Statement warning at Memory.vhd(78): inferring latch(es) for signal or variable \"SIG_data_out\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[0\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[0\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[1\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[1\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[2\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[2\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[3\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[3\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[4\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[4\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[5\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[5\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[6\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[6\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[7\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[7\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[8\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[8\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[9\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[9\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[10\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[10\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[11\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[11\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[12\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[12\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[13\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[13\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[14\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[14\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[15\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[15\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[16\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[16\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[17\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[17\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[18\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[18\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[19\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[19\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[20\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[20\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[21\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[21\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[22\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[22\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[23\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[23\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[24\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[24\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[25\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[25\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[26\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[26\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[27\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[27\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[28\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[28\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[29\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[29\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[30\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[30\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[31\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[31\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286594769 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM datapath:Data\|Memory:Mem\|RAM:Storage " "Elaborating entity \"RAM\" for hierarchy \"datapath:Data\|Memory:Mem\|RAM:Storage\"" {  } { { "../Memory/Memory.vhd" "Storage" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286594781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701286595052 ""}  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701286595052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4o3 " "Found entity 1: altsyncram_d4o3" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701286595142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286595142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4o3 datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated " "Elaborating entity \"altsyncram_d4o3\" for hierarchy \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:Data\|instruction_register:InstReg " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:Data\|instruction_register:InstReg\"" {  } { { "../Datapath/Datapath.vhd" "InstReg" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Data\|register_file:RegFile " "Elaborating entity \"register_file\" for hierarchy \"datapath:Data\|register_file:RegFile\"" {  } { { "../Datapath/Datapath.vhd" "RegFile" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control datapath:Data\|ALU_Control:ALUCtrl " "Elaborating entity \"ALU_Control\" for hierarchy \"datapath:Data\|ALU_Control:ALUCtrl\"" {  } { { "../Datapath/Datapath.vhd" "ALUCtrl" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Main datapath:Data\|ALU_Main:ALU " "Elaborating entity \"ALU_Main\" for hierarchy \"datapath:Data\|ALU_Main:ALU\"" {  } { { "../Datapath/Datapath.vhd" "ALU" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286595224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:Data\|Memory:Mem\|SIG_data_out\[20\] " "LATCH primitive \"datapath:Data\|Memory:Mem\|SIG_data_out\[20\]\" is permanently enabled" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701286597614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:Data\|Memory:Mem\|SIG_data_out\[19\] " "LATCH primitive \"datapath:Data\|Memory:Mem\|SIG_data_out\[19\]\" is permanently enabled" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701286597614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:Data\|Memory:Mem\|SIG_data_out\[18\] " "LATCH primitive \"datapath:Data\|Memory:Mem\|SIG_data_out\[18\]\" is permanently enabled" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701286597614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:Data\|Memory:Mem\|SIG_data_out\[17\] " "LATCH primitive \"datapath:Data\|Memory:Mem\|SIG_data_out\[17\]\" is permanently enabled" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701286597614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:Data\|Memory:Mem\|SIG_data_out\[16\] " "LATCH primitive \"datapath:Data\|Memory:Mem\|SIG_data_out\[16\]\" is permanently enabled" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701286597614 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[31\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[30\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[29\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[28\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[27\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[26\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[25\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[24\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[23\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[22\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[21\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701286597619 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701286597619 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[20\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[19\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[18\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[17\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[16\] " "Synthesized away node \"datapath:Data\|Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } } { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } } { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 276 0 0 } } { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286597619 "|topLevel|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ram_block1a16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701286597619 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701286597619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[8\] GND " "Pin \"LEDs\[8\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] GND " "Pin \"LEDs\[9\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[10\] GND " "Pin \"LEDs\[10\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[11\] GND " "Pin \"LEDs\[11\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[12\] GND " "Pin \"LEDs\[12\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[13\] GND " "Pin \"LEDs\[13\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[14\] GND " "Pin \"LEDs\[14\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[15\] GND " "Pin \"LEDs\[15\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[16\] GND " "Pin \"LEDs\[16\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[17\] GND " "Pin \"LEDs\[17\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[18\] GND " "Pin \"LEDs\[18\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[19\] GND " "Pin \"LEDs\[19\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[20\] GND " "Pin \"LEDs\[20\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[21\] GND " "Pin \"LEDs\[21\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[22\] GND " "Pin \"LEDs\[22\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[23\] GND " "Pin \"LEDs\[23\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[24\] GND " "Pin \"LEDs\[24\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[25\] GND " "Pin \"LEDs\[25\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[26\] GND " "Pin \"LEDs\[26\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[27\] GND " "Pin \"LEDs\[27\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[28\] GND " "Pin \"LEDs\[28\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[29\] GND " "Pin \"LEDs\[29\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[30\] GND " "Pin \"LEDs\[30\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[31\] GND " "Pin \"LEDs\[31\]\" is stuck at GND" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701286597879 "|topLevel|LEDs[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701286597879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "294 " "294 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701286597919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701286598318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701286598318 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[6\] " "No output dependent on input pin \"Switches\[6\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button1 " "No output dependent on input pin \"button1\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|button1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button0 " "No output dependent on input pin \"button0\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|button0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[7\] " "No output dependent on input pin \"Switches\[7\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[8\] " "No output dependent on input pin \"Switches\[8\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[9\] " "No output dependent on input pin \"Switches\[9\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[0\] " "No output dependent on input pin \"Switches\[0\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[5\] " "No output dependent on input pin \"Switches\[5\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[4\] " "No output dependent on input pin \"Switches\[4\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[3\] " "No output dependent on input pin \"Switches\[3\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[2\] " "No output dependent on input pin \"Switches\[2\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[1\] " "No output dependent on input pin \"Switches\[1\]\"" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701286598637 "|topLevel|Switches[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701286598637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701286598641 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701286598641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701286598641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701286598701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 14:36:38 2023 " "Processing ended: Wed Nov 29 14:36:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701286598701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701286598701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701286598701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701286598701 ""}
