
*** Running vivado
    with args -log top_module_of_smart_farm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_of_smart_farm.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module_of_smart_farm.tcl -notrace
Command: synth_design -top top_module_of_smart_farm -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
<<<<<<< Updated upstream
INFO: Helper process launched with PID 23388 
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:835]
WARNING: [Synth 8-2490] overwriting previous definition of module dht11_control [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:158]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1175.789 ; gain = 235.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_smart_farm' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:58]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:36]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:37]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:38]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:158]
INFO: [Synth 8-6157] synthesizing module 'dht11_cntrl' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:337]
=======
INFO: Helper process launched with PID 12944 
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:835]
WARNING: [Synth 8-6901] identifier 'water_flag' is used before its declaration [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1174.418 ; gain = 233.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_smart_farm' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:58]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:46]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:47]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:48]
INFO: [Synth 8-6157] synthesizing module 'key_pad_FSM' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:176]
	Parameter SCAN0 bound to: 5'b00001 
	Parameter SCAN1 bound to: 5'b00010 
	Parameter SCAN2 bound to: 5'b00100 
	Parameter SCAN3 bound to: 5'b01000 
	Parameter KEY_PROCESS bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:298]
INFO: [Synth 8-6155] done synthesizing module 'key_pad_FSM' (3#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'col' does not match port width (4) of module 'key_pad_FSM' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:71]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:146]
INFO: [Synth 8-6157] synthesizing module 'dht11_cntrl' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:337]
>>>>>>> Stashed changes
	Parameter S_IDLE bound to: 6'b000001 
	Parameter S_LOW_18MS bound to: 6'b000010 
	Parameter S_HIGH_20US bound to: 6'b000100 
	Parameter S_LOW_80US bound to: 6'b001000 
	Parameter S_HIGH_80US bound to: 6'b010000 
	Parameter S_READ_DATA bound to: 6'b100000 
	Parameter S_WAIT_PEDGE bound to: 2'b01 
	Parameter S_WAIT_NEDGE bound to: 2'b10 
<<<<<<< Updated upstream
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:359]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:467]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:397]
WARNING: [Synth 8-5788] Register dht11_buffer_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:378]
WARNING: [Synth 8-5788] Register humidity_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:498]
WARNING: [Synth 8-5788] Register temperature_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:499]
INFO: [Synth 8-6155] done synthesizing module 'dht11_cntrl' (5#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:337]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (16) of module 'dht11_cntrl' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:164]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:158]
INFO: [Synth 8-6157] synthesizing module 'cds_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:175]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_3' [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
	Parameter INIT_40 bound to: 16'b0000000000010110 
	Parameter INIT_41 bound to: 16'b0011000100001111 
=======
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (4#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (5#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:359]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:467]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:397]
WARNING: [Synth 8-5788] Register dht11_buffer_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:378]
WARNING: [Synth 8-5788] Register humidity_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:498]
WARNING: [Synth 8-5788] Register temperature_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:499]
INFO: [Synth 8-6155] done synthesizing module 'dht11_cntrl' (6#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:337]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (16) of module 'dht11_cntrl' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:152]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (7#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:146]
INFO: [Synth 8-6157] synthesizing module 'cds_and_water_level_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:161]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_10' [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000100001111 
>>>>>>> Stashed changes
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
<<<<<<< Updated upstream
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
=======
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b1000000001000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b1000000001000000 
>>>>>>> Stashed changes
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
<<<<<<< Updated upstream
INFO: [Synth 8-6155] done synthesizing module 'XADC' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_3' (8#1) [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.v:53]
WARNING: [Synth 8-689] width (17) of port connection 'do_out' does not match port width (16) of module 'xadc_wiz_3' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:193]
WARNING: [Synth 8-7023] instance 'xadc_cds' of module 'xadc_wiz_3' has 17 connections declared, but only 9 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:185]
INFO: [Synth 8-6155] done synthesizing module 'cds_control' (9#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:175]
INFO: [Synth 8-6157] synthesizing module 'water_level_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:100]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_2' [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
	Parameter INIT_40 bound to: 16'b0000000000011111 
	Parameter INIT_41 bound to: 16'b0011000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC__parameterized0' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_2' (10#1) [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.v:53]
WARNING: [Synth 8-7023] instance 'adc_water_level' of module 'xadc_wiz_2' has 17 connections declared, but only 9 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:111]
INFO: [Synth 8-6155] done synthesizing module 'water_level_control' (11#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:100]
INFO: [Synth 8-6157] synthesizing module 'hc_sr04_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:134]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_cntr' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:683]
=======
INFO: [Synth 8-6155] done synthesizing module 'XADC' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82113]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_10' (9#1) [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.v:53]
WARNING: [Synth 8-689] width (17) of port connection 'do_out' does not match port width (16) of module 'xadc_wiz_10' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:183]
WARNING: [Synth 8-7023] instance 'xadc_cds' of module 'xadc_wiz_10' has 19 connections declared, but only 11 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:173]
WARNING: [Synth 8-7023] instance 'ed_eoc_out_cds' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:200]
INFO: [Synth 8-6155] done synthesizing module 'cds_and_water_level_control' (10#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:161]
INFO: [Synth 8-6157] synthesizing module 'hc_sr04_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:122]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:683]
>>>>>>> Stashed changes
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_10US_TTL bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_CALC_DIST bound to: 4'b1000 
<<<<<<< Updated upstream
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:710]
INFO: [Synth 8-6157] synthesizing module 'sr04_div_58' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-6155] done synthesizing module 'sr04_div_58' (12#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:744]
WARNING: [Synth 8-5788] Register hc_sr04_trig_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:748]
WARNING: [Synth 8-5788] Register distance_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:782]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_cntr' (13#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:683]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (8) of module 'HC_SR04_cntr' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:143]
INFO: [Synth 8-6155] done synthesizing module 'hc_sr04_control' (14#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'distance_between_plant_and_led' does not match port width (8) of module 'hc_sr04_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:58]
INFO: [Synth 8-6157] synthesizing module 'window_control' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:212]
	Parameter S_MANUAL_MODE bound to: 2'b01 
	Parameter S_AUTO_MODE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:253]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nstep_freq' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:968]
=======
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:710]
INFO: [Synth 8-6157] synthesizing module 'sr04_div_58' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-6155] done synthesizing module 'sr04_div_58' (11#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:744]
WARNING: [Synth 8-5788] Register hc_sr04_trig_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:748]
WARNING: [Synth 8-5788] Register distance_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:782]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_cntr' (12#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:683]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (8) of module 'HC_SR04_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:131]
INFO: [Synth 8-6155] done synthesizing module 'hc_sr04_control' (13#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'distance_between_plant_and_led' does not match port width (8) of module 'hc_sr04_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:76]
INFO: [Synth 8-6157] synthesizing module 'window_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:218]
	Parameter S_MANUAL_MODE bound to: 2'b01 
	Parameter S_AUTO_MODE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:259]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nstep_freq' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:968]
>>>>>>> Stashed changes
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 50 - type: integer 
	Parameter duty_step bound to: 200 - type: integer 
	Parameter temp bound to: 10000 - type: integer 
	Parameter temp_half bound to: 5000 - type: integer 
<<<<<<< Updated upstream
WARNING: [Synth 8-7023] instance 'edge_detector_0' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:995]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nstep_freq' (15#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:968]
WARNING: [Synth 8-5788] Register duty_reg in module window_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:248]
INFO: [Synth 8-6155] done synthesizing module 'window_control' (16#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:212]
INFO: [Synth 8-6157] synthesizing module 'show_the_fnd' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:75]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (17#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (18#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (19#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (20#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'show_the_fnd' (21#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'com' does not match port width (4) of module 'show_the_fnd' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'seg_7' does not match port width (8) of module 'show_the_fnd' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:64]
WARNING: [Synth 8-3848] Net btn_window_control in module/entity top_module_of_smart_farm does not have driver. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:61]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_smart_farm' (22#1) [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:23]
WARNING: [Synth 8-3331] design window_control has unconnected port btn_window_control
=======
WARNING: [Synth 8-7023] instance 'edge_detector_0' of module 'edge_detector_n' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:995]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nstep_freq' (14#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:968]
WARNING: [Synth 8-5788] Register duty_reg in module window_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:254]
INFO: [Synth 8-6155] done synthesizing module 'window_control' (15#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:218]
INFO: [Synth 8-6157] synthesizing module 'electric_fan_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:290]
	Parameter S_MANUAL_MODE bound to: 2'b01 
	Parameter S_AUTO_MODE bound to: 2'b10 
	Parameter S_SERVO_STOP bound to: 2'b01 
	Parameter S_SERVO_START bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:328]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 100 - type: integer 
	Parameter duty_step bound to: 4 - type: integer 
	Parameter temp bound to: 250000 - type: integer 
	Parameter temp_half bound to: 125000 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr' (16#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:382]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr__parameterized0' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 50 - type: integer 
	Parameter duty_step bound to: 200 - type: integer 
	Parameter temp bound to: 10000 - type: integer 
	Parameter temp_half bound to: 5000 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr__parameterized0' (16#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
INFO: [Synth 8-6155] done synthesizing module 'electric_fan_control' (17#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:290]
INFO: [Synth 8-6157] synthesizing module 'led_control' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:416]
	Parameter S_MANUAL_MODE bound to: 2'b01 
	Parameter S_AUTO_MODE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:455]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr__parameterized1' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 6 - type: integer 
	Parameter temp bound to: 1666 - type: integer 
	Parameter temp_half bound to: 833 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr__parameterized1' (17#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr__parameterized2' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 256 - type: integer 
	Parameter temp bound to: 39 - type: integer 
	Parameter temp_half bound to: 19 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:276]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr__parameterized2' (17#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:247]
INFO: [Synth 8-6155] done synthesizing module 'led_control' (18#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:416]
INFO: [Synth 8-6157] synthesizing module 'water_pump' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:498]
INFO: [Synth 8-6155] done synthesizing module 'water_pump' (19#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:498]
INFO: [Synth 8-6157] synthesizing module 'show_the_fnd' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:96]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (20#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (21#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (22#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (23#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'show_the_fnd' (24#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:96]
WARNING: [Synth 8-3848] Net row in module/entity top_module_of_smart_farm does not have driver. [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_smart_farm' (25#1) [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/top_module_of_smart_farm.v:23]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[7]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[6]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[5]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[4]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[3]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[2]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[1]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[0]
WARNING: [Synth 8-3331] design water_pump has unconnected port clk
WARNING: [Synth 8-3331] design water_pump has unconnected port reset_p
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[7]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[6]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[5]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[4]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[3]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[2]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[1]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[0]
>>>>>>> Stashed changes
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[6]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[5]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[4]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[6]
<<<<<<< Updated upstream
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.348 ; gain = 287.496
=======
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port btn[3]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.727 ; gain = 287.996
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.348 ; gain = 287.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.348 ; gain = 287.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1227.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.727 ; gain = 287.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.727 ; gain = 287.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1228.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
>>>>>>> Stashed changes
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< Updated upstream
Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'water_level_control_instance/adc_water_level/inst'
Finished Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'water_level_control_instance/adc_water_level/inst'
Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.xdc] for cell 'cds_control_instance/xadc_cds/inst'
Finished Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.xdc] for cell 'cds_control_instance/xadc_cds/inst'
Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_debug[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[7]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[6]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[5]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[4]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_smart_farm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_smart_farm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_smart_farm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_smart_farm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1344.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
Parsing XDC File [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.xdc] for cell 'cds_and_water_level_control_instance/xadc_cds/inst'
Finished Parsing XDC File [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.xdc] for cell 'cds_and_water_level_control_instance/xadc_cds/inst'
Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_smart_farm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_smart_farm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_smart_farm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_smart_farm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1355.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Applied set_property DONT_TOUCH = true for water_level_control_instance/adc_water_level/inst. (constraint file  C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for cds_control_instance/xadc_cds/inst. (constraint file  C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for water_level_control_instance/adc_water_level. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cds_control_instance/xadc_cds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
Applied set_property DONT_TOUCH = true for cds_and_water_level_control_instance/xadc_cds/inst. (constraint file  E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for cds_and_water_level_control_instance/xadc_cds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_pad_FSM'
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'window_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   SCAN0 |                            00001 |                            00001
                   SCAN1 |                            00010 |                            00010
                   SCAN2 |                            00100 |                            00100
                   SCAN3 |                            01000 |                            01000
             KEY_PROCESS |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'key_pad_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           S_MANUAL_MODE |                               01 |                               01
             S_AUTO_MODE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'window_control'
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
<<<<<<< Updated upstream
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 18    
	   3 Input     40 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 11    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
=======
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 18    
	   3 Input     40 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 49    
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 12    
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< Updated upstream
=======
Module key_pad_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
>>>>>>> Stashed changes
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module dht11_cntrl 
<<<<<<< Updated upstream
=======
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 18    
	   3 Input     40 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module cds_and_water_level_control 
>>>>>>> Stashed changes
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
<<<<<<< Updated upstream
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 18    
	   3 Input     40 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
=======
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
>>>>>>> Stashed changes
Module sr04_div_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HC_SR04_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module window_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
<<<<<<< Updated upstream
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
=======
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module electric_fan_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module led_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
>>>>>>> Stashed changes
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
<<<<<<< Updated upstream
INFO: [Synth 8-4471] merging register 'btn1/ed_clk/ff_cur_reg' into 'btn0/ed_clk/ff_cur_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn2/ed_clk/ff_cur_reg' into 'btn0/ed_clk/ff_cur_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_cur_reg' into 'btn0/ed_clk/ff_cur_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn1/ed_clk/ff_old_reg' into 'btn0/ed_clk/ff_old_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'btn2/ed_clk/ff_old_reg' into 'btn0/ed_clk/ff_old_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_old_reg' into 'btn0/ed_clk/ff_old_reg' [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
=======
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'btn1/ed_clk/ff_cur_reg' into 'btn0/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn2/ed_clk/ff_cur_reg' into 'btn0/ed_clk/ff_cur_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn1/ed_clk/ff_old_reg' into 'btn0/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'btn2/ed_clk/ff_old_reg' into 'btn0/ed_clk/ff_old_reg' [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[15]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[14]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[13]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[12]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[11]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[10]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[9]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[8]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[7]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[6]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[5]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[4]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[3]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[2]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[1]
WARNING: [Synth 8-3331] design show_the_fnd has unconnected port hex_value[0]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[7]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[6]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[5]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[4]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[3]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[2]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[1]
WARNING: [Synth 8-3331] design electric_fan_control has unconnected port dht11_value[0]
>>>>>>> Stashed changes
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[6]
<<<<<<< Updated upstream
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/next_state_reg[0] )
=======
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port btn[3]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_module_of_smart_farm has unconnected port sw[0]
>>>>>>> Stashed changes
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/max_duty_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/max_duty_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/max_duty_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/max_duty_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/max_duty_reg[4] )
<<<<<<< Updated upstream
=======
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/max_duty_reg[5] )
>>>>>>> Stashed changes
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/min_duty_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/min_duty_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\window_control_instance/min_duty_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/min_duty_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/min_duty_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/min_duty_reg[5] )
<<<<<<< Updated upstream
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\window_control_instance/max_duty_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dht11_control_instance/dth11/dht11_buffer_tristate_oe_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dht11_control_instance/dth11/dht11_buffer_tristate_oe_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1344.270 ; gain = 404.418
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.168 ; gain = 414.438
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.266 ; gain = 407.414
=======
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1399.836 ; gain = 459.105
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1350.293 ; gain = 410.441
=======
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.859 ; gain = 460.129
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:di_in[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:dwe_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:vp_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_control_instance/xadc_cds:vn_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:di_in[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:dwe_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:vp_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin water_level_control_instance/adc_water_level:vn_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:di_in[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:dwe_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:vp_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin cds_and_water_level_control_instance/xadc_cds:vn_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< Updated upstream
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
>>>>>>> Stashed changes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
<<<<<<< Updated upstream
|2     |CARRY4 |    46|
|3     |LUT1   |     4|
|4     |LUT2   |   167|
|5     |LUT3   |    14|
|6     |LUT4   |    67|
|7     |LUT5   |    18|
|8     |LUT6   |    54|
|9     |XADC   |     2|
|10    |FDCE   |   159|
|11    |FDPE   |     8|
|12    |FDRE   |     2|
|13    |IBUF   |     9|
|14    |IOBUF  |     1|
|15    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------+------+
|      |Instance                       |Module              |Cells |
+------+-------------------------------+--------------------+------+
|1     |top                            |                    |   554|
|2     |  cds_control_instance         |cds_control         |     1|
|3     |    xadc_cds                   |xadc_wiz_3          |     1|
|4     |  dht11_control_instance       |dht11_control       |   148|
|5     |    dth11                      |dht11_cntrl         |   148|
|6     |      ed                       |edge_detector_p_1   |    22|
|7     |      usec_clk                 |clock_div_100_2     |    43|
|8     |        ed                     |edge_detector_n_3   |    27|
|9     |  hc_sr04_control_instance     |hc_sr04_control     |   102|
|10    |    HC_SR04_cntr_0             |HC_SR04_cntr        |   102|
|11    |      edge_detector_0          |edge_detector_p     |     6|
|12    |      usec_clk                 |clock_div_100       |    49|
|13    |        ed                     |edge_detector_n_0   |    33|
|14    |  water_level_control_instance |water_level_control |     1|
|15    |    adc_water_level            |xadc_wiz_2          |     1|
|16    |  window_control_instance      |window_control      |   289|
|17    |    pwm_servo_motor            |pwm_Nstep_freq      |   260|
|18    |      edge_detector_0          |edge_detector_n     |     6|
+------+-------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1356.082 ; gain = 299.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.082 ; gain = 416.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1364.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.969 ; gain = 0.000
=======
|2     |CARRY4 |   186|
|3     |LUT1   |    18|
|4     |LUT2   |   809|
|5     |LUT3   |    55|
|6     |LUT4   |    98|
|7     |LUT5   |    37|
|8     |LUT6   |   120|
|9     |MUXF7  |     1|
|10    |XADC   |     1|
|11    |FDCE   |   510|
|12    |FDPE   |    20|
|13    |FDRE   |    53|
|14    |IBUF   |    15|
|15    |IOBUF  |     1|
|16    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------+------+
|      |Instance                               |Module                      |Cells |
+------+---------------------------------------+----------------------------+------+
|1     |top                                    |                            |  1945|
|2     |  btn0                                 |button_cntr                 |    30|
|3     |    ed_btn                             |edge_detector_p_14          |     3|
|4     |    ed_clk                             |edge_detector_p_15          |     3|
|5     |  btn1                                 |button_cntr_0               |     3|
|6     |    ed_btn                             |edge_detector_p_13          |     2|
|7     |  btn2                                 |button_cntr_1               |     3|
|8     |    ed_btn                             |edge_detector_p_12          |     2|
|9     |  cds_and_water_level_control_instance |cds_and_water_level_control |    45|
|10    |    xadc_cds                           |xadc_wiz_10                 |     1|
|11    |    ed_eoc_out_cds                     |edge_detector_p_11          |     4|
|12    |  dht11_control_instance               |dht11_control               |   296|
|13    |    dth11                              |dht11_cntrl                 |   296|
|14    |      ed                               |edge_detector_p_8           |   109|
|15    |      usec_clk                         |clock_div_100_9             |    43|
|16    |        ed                             |edge_detector_n_10          |    27|
|17    |  electric_fan_control_instance        |electric_fan_control        |   550|
|18    |    control_power_pwm                  |pwm_cntr                    |   264|
|19    |      ed                               |edge_detector_p_7           |     6|
|20    |    control_servo_pwm                  |pwm_cntr__parameterized0    |   260|
|21    |      ed                               |edge_detector_p_6           |     6|
|22    |  hc_sr04_control_instance             |hc_sr04_control             |   103|
|23    |    HC_SR04_cntr_0                     |HC_SR04_cntr                |   103|
|24    |      edge_detector_0                  |edge_detector_p_4           |     6|
|25    |      usec_clk                         |clock_div_100               |    49|
|26    |        ed                             |edge_detector_n_5           |    33|
|27    |  led_control_instance                 |led_control                 |   545|
|28    |    control_auto_led_pwm               |pwm_cntr__parameterized2    |   264|
|29    |      ed                               |edge_detector_p_3           |     3|
|30    |    control_manual_led_pwm             |pwm_cntr__parameterized1    |   263|
|31    |      ed                               |edge_detector_p_2           |     3|
|32    |  show_the_fnd_instance                |show_the_fnd                |    45|
|33    |    fnd_cntr_instance                  |fnd_cntr                    |    45|
|34    |      nolabel_line40                   |decoder_7seg                |     7|
|35    |      rc                               |ring_counter_fnd            |    34|
|36    |        ed                             |edge_detector_p             |     3|
|37    |  window_control_instance              |window_control              |   288|
|38    |    pwm_servo_motor                    |pwm_Nstep_freq              |   260|
|39    |      edge_detector_0                  |edge_detector_n             |     6|
+------+---------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1404.730 ; gain = 337.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.730 ; gain = 464.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1412.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.824 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< Updated upstream
87 Infos, 122 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1374.969 ; gain = 693.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/synth_1/top_module_of_smart_farm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_smart_farm_utilization_synth.rpt -pb top_module_of_smart_farm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 15:41:57 2024...
=======
104 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.824 ; gain = 733.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1417.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/synth_1/top_module_of_smart_farm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_smart_farm_utilization_synth.rpt -pb top_module_of_smart_farm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 14:28:05 2024...
>>>>>>> Stashed changes
