In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangToolingInclusions.a_clang_-O0:

HeaderIncludes.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>:
       0:	sub	sp, sp, #0x160
       4:	stp	x29, x30, [sp, #320]
       8:	str	x28, [sp, #336]
       c:	add	x29, sp, #0x140
      10:	mov	w8, #0x2                   	// #2
      14:	sub	x9, x29, #0x10
      18:	stur	x2, [x29, #-16]
      1c:	stur	x3, [x29, #-8]
      20:	stur	x0, [x29, #-24]
      24:	stur	x1, [x29, #-32]
      28:	ldur	x10, [x29, #-24]
      2c:	ldur	x1, [x29, #-32]
      30:	mov	x0, x10
      34:	str	w8, [sp, #44]
      38:	str	x9, [sp, #32]
      3c:	str	x10, [sp, #24]
      40:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      44:	ldr	x9, [sp, #24]
      48:	add	x8, x9, #0x68
      4c:	ldr	x0, [sp, #32]
      50:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      54:	ldr	x8, [sp, #24]
      58:	add	x0, x8, #0x88
      5c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      60:	ldr	x8, [sp, #24]
      64:	add	x0, x8, #0x98
      68:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      6c:	ldur	q0, [x29, #-16]
      70:	stur	q0, [x29, #-64]
      74:	ldur	x0, [x29, #-64]
      78:	ldur	x1, [x29, #-56]
      7c:	ldr	w2, [sp, #44]
      80:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
      84:	stur	x0, [x29, #-48]
      88:	stur	x1, [x29, #-40]
      8c:	ldur	q0, [x29, #-48]
      90:	ldr	x8, [sp, #24]
      94:	stur	q0, [x8, #136]
      98:	ldur	x9, [x29, #-32]
      9c:	add	x9, x9, #0x8
      a0:	stur	x9, [x29, #-72]
      a4:	ldur	x0, [x29, #-72]
      a8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      ac:	stur	x0, [x29, #-80]
      b0:	ldur	x0, [x29, #-72]
      b4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      b8:	stur	x0, [x29, #-88]
      bc:	sub	x0, x29, #0x50
      c0:	sub	x1, x29, #0x58
      c4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      c8:	tbnz	w0, #0, d0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0xd0>
      cc:	b	104 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x104>
      d0:	sub	x0, x29, #0x50
      d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      d8:	stur	x0, [x29, #-96]
      dc:	ldr	x8, [sp, #24]
      e0:	add	x0, x8, #0x98
      e4:	ldur	x1, [x29, #-96]
      e8:	sub	x2, x29, #0x64
      ec:	mov	w9, #0x1                   	// #1
      f0:	stur	w9, [x29, #-100]
      f4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
      f8:	sub	x0, x29, #0x50
      fc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     100:	b	bc <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0xbc>
     104:	sub	x0, x29, #0x78
     108:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     10c:	add	x1, x1, #0x0
     110:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     114:	ldur	x1, [x29, #-120]
     118:	ldur	x2, [x29, #-112]
     11c:	sub	x0, x29, #0x10
     120:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     124:	mov	w8, #0x1                   	// #1
     128:	str	w8, [sp, #20]
     12c:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     130:	sub	x0, x29, #0x88
     134:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     138:	add	x1, x1, #0x0
     13c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     140:	ldur	x1, [x29, #-136]
     144:	ldur	x2, [x29, #-128]
     148:	sub	x0, x29, #0x10
     14c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     150:	mov	w8, #0x1                   	// #1
     154:	str	w8, [sp, #20]
     158:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     15c:	sub	x0, x29, #0x98
     160:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     164:	add	x1, x1, #0x0
     168:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     16c:	ldur	x1, [x29, #-152]
     170:	ldur	x2, [x29, #-144]
     174:	sub	x0, x29, #0x10
     178:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     17c:	mov	w8, #0x1                   	// #1
     180:	str	w8, [sp, #20]
     184:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     188:	add	x0, sp, #0x98
     18c:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     190:	add	x1, x1, #0x0
     194:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     198:	ldr	x1, [sp, #152]
     19c:	ldr	x2, [sp, #160]
     1a0:	sub	x0, x29, #0x10
     1a4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1a8:	mov	w8, #0x1                   	// #1
     1ac:	str	w8, [sp, #20]
     1b0:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     1b4:	add	x0, sp, #0x88
     1b8:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1bc:	add	x1, x1, #0x0
     1c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1c4:	ldr	x1, [sp, #136]
     1c8:	ldr	x2, [sp, #144]
     1cc:	sub	x0, x29, #0x10
     1d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1d4:	mov	w8, #0x1                   	// #1
     1d8:	str	w8, [sp, #20]
     1dc:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     1e0:	add	x0, sp, #0x78
     1e4:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1e8:	add	x1, x1, #0x0
     1ec:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     1f0:	ldr	x1, [sp, #120]
     1f4:	ldr	x2, [sp, #128]
     1f8:	sub	x0, x29, #0x10
     1fc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     200:	mov	w8, #0x1                   	// #1
     204:	str	w8, [sp, #20]
     208:	tbnz	w0, #0, 230 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x230>
     20c:	add	x0, sp, #0x68
     210:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     214:	add	x1, x1, #0x0
     218:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     21c:	ldr	x1, [sp, #104]
     220:	ldr	x2, [sp, #112]
     224:	sub	x0, x29, #0x10
     228:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     22c:	str	w0, [sp, #20]
     230:	ldr	w8, [sp, #20]
     234:	and	w8, w8, #0x1
     238:	ldr	x9, [sp, #24]
     23c:	strb	w8, [x9, #96]
     240:	ldur	x10, [x29, #-32]
     244:	add	x0, x10, #0x40
     248:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
     24c:	tbnz	w0, #0, 2d8 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE+0x2d8>
     250:	ldur	x8, [x29, #-32]
     254:	add	x1, x8, #0x40
     258:	add	x0, sp, #0x48
     25c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     260:	ldr	x1, [sp, #72]
     264:	ldr	x2, [sp, #80]
     268:	add	x8, sp, #0x58
     26c:	mov	x0, x8
     270:	mov	w9, wzr
     274:	mov	w3, w9
     278:	str	x8, [sp, #8]
     27c:	bl	0 <_ZN4llvm5RegexC1ENS_9StringRefEj>
     280:	ldur	q0, [x29, #-16]
     284:	str	q0, [sp, #48]
     288:	ldr	x1, [sp, #48]
     28c:	ldr	x2, [sp, #56]
     290:	ldr	x0, [sp, #8]
     294:	mov	x8, xzr
     298:	mov	x4, x8
     29c:	mov	x3, x4
     2a0:	mov	x4, x8
     2a4:	bl	0 <_ZNK4llvm5Regex5matchENS_9StringRefEPNS_15SmallVectorImplIS1_EEPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     2a8:	mov	w9, #0x1                   	// #1
     2ac:	and	w10, w0, #0x1
     2b0:	ldr	x8, [sp, #24]
     2b4:	ldrb	w11, [x8, #96]
     2b8:	and	w11, w11, #0x1
     2bc:	orr	w10, w11, w10
     2c0:	cmp	w10, #0x0
     2c4:	cset	w10, ne  // ne = any
     2c8:	and	w9, w10, w9
     2cc:	strb	w9, [x8, #96]
     2d0:	ldr	x0, [sp, #8]
     2d4:	bl	0 <_ZN4llvm5RegexD1Ev>
     2d8:	ldr	x28, [sp, #336]
     2dc:	ldp	x29, x30, [sp, #320]
     2e0:	add	sp, sp, #0x160
     2e4:	ret

00000000000002e8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb>:
     2e8:	sub	sp, sp, #0x70
     2ec:	stp	x29, x30, [sp, #96]
     2f0:	add	x29, sp, #0x60
     2f4:	mov	w8, #0x7fffffff            	// #2147483647
     2f8:	mov	w9, #0x1                   	// #1
     2fc:	stur	x1, [x29, #-16]
     300:	stur	x2, [x29, #-8]
     304:	stur	x0, [x29, #-24]
     308:	and	w9, w3, w9
     30c:	sturb	w9, [x29, #-25]
     310:	ldur	x10, [x29, #-24]
     314:	stur	w8, [x29, #-32]
     318:	stur	wzr, [x29, #-36]
     31c:	add	x0, x10, #0x98
     320:	str	x10, [sp, #8]
     324:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     328:	stur	w0, [x29, #-40]
     32c:	ldur	w8, [x29, #-36]
     330:	ldur	w9, [x29, #-40]
     334:	cmp	w8, w9
     338:	b.eq	3a8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0xc0>  // b.none
     33c:	ldr	x8, [sp, #8]
     340:	add	x0, x8, #0x98
     344:	ldur	w9, [x29, #-36]
     348:	mov	w1, w9
     34c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     350:	ldur	q0, [x29, #-16]
     354:	str	q0, [sp, #32]
     358:	ldr	x1, [sp, #32]
     35c:	ldr	x2, [sp, #40]
     360:	mov	x8, xzr
     364:	mov	x3, x8
     368:	mov	x4, x8
     36c:	bl	0 <_ZNK4llvm5Regex5matchENS_9StringRefEPNS_15SmallVectorImplIS1_EEPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     370:	tbnz	w0, #0, 378 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x90>
     374:	b	398 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0xb0>
     378:	ldr	x8, [sp, #8]
     37c:	add	x0, x8, #0x8
     380:	ldur	w9, [x29, #-36]
     384:	mov	w1, w9
     388:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     38c:	ldr	w9, [x0, #32]
     390:	stur	w9, [x29, #-32]
     394:	b	3a8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0xc0>
     398:	ldur	w8, [x29, #-36]
     39c:	add	w8, w8, #0x1
     3a0:	stur	w8, [x29, #-36]
     3a4:	b	32c <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x44>
     3a8:	ldurb	w8, [x29, #-25]
     3ac:	tbnz	w8, #0, 3b4 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0xcc>
     3b0:	b	3f8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x110>
     3b4:	ldr	x8, [sp, #8]
     3b8:	ldrb	w9, [x8, #96]
     3bc:	tbnz	w9, #0, 3c4 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0xdc>
     3c0:	b	3f8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x110>
     3c4:	ldur	w8, [x29, #-32]
     3c8:	cmp	w8, #0x0
     3cc:	cset	w8, le
     3d0:	tbnz	w8, #0, 3f8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x110>
     3d4:	ldur	q0, [x29, #-16]
     3d8:	str	q0, [sp, #16]
     3dc:	ldr	x1, [sp, #16]
     3e0:	ldr	x2, [sp, #24]
     3e4:	ldr	x0, [sp, #8]
     3e8:	bl	408 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE>
     3ec:	tbnz	w0, #0, 3f4 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x10c>
     3f0:	b	3f8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb+0x110>
     3f4:	stur	wzr, [x29, #-32]
     3f8:	ldur	w0, [x29, #-32]
     3fc:	ldp	x29, x30, [sp, #96]
     400:	add	sp, sp, #0x70
     404:	ret

0000000000000408 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE>:
     408:	sub	sp, sp, #0x160
     40c:	stp	x29, x30, [sp, #320]
     410:	str	x28, [sp, #336]
     414:	add	x29, sp, #0x140
     418:	sub	x8, x29, #0x70
     41c:	adrp	x9, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     420:	add	x9, x9, #0x0
     424:	mov	w10, #0x1                   	// #1
     428:	sub	x11, x29, #0x18
     42c:	sub	x12, x29, #0x30
     430:	str	x1, [x8, #88]
     434:	str	x2, [x8, #96]
     438:	str	x0, [x8, #80]
     43c:	ldr	x13, [x8, #80]
     440:	mov	x0, x12
     444:	mov	x1, x9
     448:	str	x8, [sp, #64]
     44c:	str	w10, [sp, #60]
     450:	str	x11, [sp, #48]
     454:	str	x13, [sp, #40]
     458:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     45c:	ldr	x8, [sp, #64]
     460:	ldr	x1, [x8, #64]
     464:	ldr	x2, [x8, #72]
     468:	ldr	x0, [sp, #48]
     46c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     470:	ldr	w10, [sp, #60]
     474:	eor	w14, w0, w10
     478:	tbnz	w14, #0, 480 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x78>
     47c:	b	490 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x88>
     480:	mov	w8, wzr
     484:	and	w8, w8, #0x1
     488:	sturb	w8, [x29, #-1]
     48c:	b	608 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x200>
     490:	sub	x0, x29, #0x18
     494:	mov	x8, #0x1                   	// #1
     498:	mov	x1, x8
     49c:	str	x8, [sp, #32]
     4a0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     4a4:	sub	x8, x29, #0x60
     4a8:	ldr	x9, [sp, #64]
     4ac:	str	x0, [x9, #16]
     4b0:	str	x1, [x9, #24]
     4b4:	mov	x0, x8
     4b8:	ldr	x1, [sp, #32]
     4bc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     4c0:	ldr	x8, [sp, #64]
     4c4:	str	x0, [x8, #32]
     4c8:	str	x1, [x8, #40]
     4cc:	ldr	x0, [x8, #32]
     4d0:	ldr	x1, [x8, #40]
     4d4:	mov	w2, #0x2                   	// #2
     4d8:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
     4dc:	ldr	x8, [sp, #64]
     4e0:	str	x0, [x8, #48]
     4e4:	str	x1, [x8, #56]
     4e8:	ldr	x9, [sp, #40]
     4ec:	add	x0, x9, #0x88
     4f0:	ldr	q0, [x8, #48]
     4f4:	str	q0, [x8]
     4f8:	ldr	x1, [x8]
     4fc:	ldr	x2, [x8, #8]
     500:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     504:	tbnz	w0, #0, 530 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x128>
     508:	ldr	x8, [sp, #40]
     50c:	add	x0, x8, #0x88
     510:	ldr	x9, [sp, #64]
     514:	ldr	q0, [x9, #48]
     518:	stur	q0, [x29, #-128]
     51c:	ldur	x1, [x29, #-128]
     520:	ldur	x2, [x29, #-120]
     524:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
     528:	tbnz	w0, #0, 530 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x128>
     52c:	b	5fc <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1f4>
     530:	add	x8, sp, #0x60
     534:	str	x8, [sp, #24]
     538:	sub	x0, x29, #0x40
     53c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     540:	ldr	x8, [sp, #40]
     544:	add	x1, x8, #0x20
     548:	add	x9, sp, #0x80
     54c:	mov	x8, x9
     550:	ldr	x0, [sp, #24]
     554:	str	x9, [sp, #16]
     558:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     55c:	add	x0, sp, #0xa0
     560:	ldr	x1, [sp, #16]
     564:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     568:	ldr	x1, [sp, #160]
     56c:	ldr	x2, [sp, #168]
     570:	sub	x8, x29, #0x90
     574:	mov	x0, x8
     578:	mov	w3, #0x1                   	// #1
     57c:	str	x8, [sp, #8]
     580:	bl	0 <_ZN4llvm5RegexC1ENS_9StringRefEj>
     584:	ldr	x0, [sp, #16]
     588:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     58c:	ldr	x0, [sp, #24]
     590:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     594:	ldr	x8, [sp, #40]
     598:	ldur	q0, [x8, #136]
     59c:	str	q0, [sp, #80]
     5a0:	ldr	x1, [sp, #80]
     5a4:	ldr	x2, [sp, #88]
     5a8:	ldr	x0, [sp, #8]
     5ac:	mov	x9, xzr
     5b0:	mov	x4, x9
     5b4:	mov	x3, x4
     5b8:	mov	x4, x9
     5bc:	bl	0 <_ZNK4llvm5Regex5matchENS_9StringRefEPNS_15SmallVectorImplIS1_EEPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     5c0:	tbnz	w0, #0, 5c8 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1c0>
     5c4:	b	5e0 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1d8>
     5c8:	mov	w8, #0x1                   	// #1
     5cc:	and	w8, w8, #0x1
     5d0:	sturb	w8, [x29, #-1]
     5d4:	mov	w8, #0x1                   	// #1
     5d8:	str	w8, [sp, #76]
     5dc:	b	5e4 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1dc>
     5e0:	str	wzr, [sp, #76]
     5e4:	sub	x0, x29, #0x90
     5e8:	bl	0 <_ZN4llvm5RegexD1Ev>
     5ec:	ldr	w8, [sp, #76]
     5f0:	cbz	w8, 5fc <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1f4>
     5f4:	b	5f8 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x1f0>
     5f8:	b	608 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE+0x200>
     5fc:	mov	w8, wzr
     600:	and	w8, w8, #0x1
     604:	sturb	w8, [x29, #-1]
     608:	ldurb	w8, [x29, #-1]
     60c:	and	w0, w8, #0x1
     610:	ldr	x28, [sp, #336]
     614:	ldp	x29, x30, [sp, #320]
     618:	add	sp, sp, #0x160
     61c:	ret

0000000000000620 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb>:
     620:	sub	sp, sp, #0x70
     624:	stp	x29, x30, [sp, #96]
     628:	add	x29, sp, #0x60
     62c:	mov	w8, #0x7fffffff            	// #2147483647
     630:	mov	w9, #0x1                   	// #1
     634:	stur	x1, [x29, #-16]
     638:	stur	x2, [x29, #-8]
     63c:	stur	x0, [x29, #-24]
     640:	and	w9, w3, w9
     644:	sturb	w9, [x29, #-25]
     648:	ldur	x10, [x29, #-24]
     64c:	stur	w8, [x29, #-32]
     650:	stur	wzr, [x29, #-36]
     654:	add	x0, x10, #0x98
     658:	str	x10, [sp, #8]
     65c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     660:	stur	w0, [x29, #-40]
     664:	ldur	w8, [x29, #-36]
     668:	ldur	w9, [x29, #-40]
     66c:	cmp	w8, w9
     670:	b.eq	704 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0xe4>  // b.none
     674:	ldr	x8, [sp, #8]
     678:	add	x0, x8, #0x98
     67c:	ldur	w9, [x29, #-36]
     680:	mov	w1, w9
     684:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     688:	ldur	q0, [x29, #-16]
     68c:	str	q0, [sp, #32]
     690:	ldr	x1, [sp, #32]
     694:	ldr	x2, [sp, #40]
     698:	mov	x8, xzr
     69c:	mov	x3, x8
     6a0:	mov	x4, x8
     6a4:	bl	0 <_ZNK4llvm5Regex5matchENS_9StringRefEPNS_15SmallVectorImplIS1_EEPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     6a8:	tbnz	w0, #0, 6b0 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x90>
     6ac:	b	6f4 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0xd4>
     6b0:	ldr	x8, [sp, #8]
     6b4:	add	x0, x8, #0x8
     6b8:	ldur	w9, [x29, #-36]
     6bc:	mov	w1, w9
     6c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     6c4:	ldr	w9, [x0, #36]
     6c8:	stur	w9, [x29, #-32]
     6cc:	ldur	w9, [x29, #-32]
     6d0:	cbnz	w9, 6f0 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0xd0>
     6d4:	ldr	x8, [sp, #8]
     6d8:	add	x0, x8, #0x8
     6dc:	ldur	w9, [x29, #-36]
     6e0:	mov	w1, w9
     6e4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     6e8:	ldr	w9, [x0, #32]
     6ec:	stur	w9, [x29, #-32]
     6f0:	b	704 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0xe4>
     6f4:	ldur	w8, [x29, #-36]
     6f8:	add	w8, w8, #0x1
     6fc:	stur	w8, [x29, #-36]
     700:	b	664 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x44>
     704:	ldurb	w8, [x29, #-25]
     708:	tbnz	w8, #0, 710 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0xf0>
     70c:	b	754 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x134>
     710:	ldr	x8, [sp, #8]
     714:	ldrb	w9, [x8, #96]
     718:	tbnz	w9, #0, 720 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x100>
     71c:	b	754 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x134>
     720:	ldur	w8, [x29, #-32]
     724:	cmp	w8, #0x0
     728:	cset	w8, le
     72c:	tbnz	w8, #0, 754 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x134>
     730:	ldur	q0, [x29, #-16]
     734:	str	q0, [sp, #16]
     738:	ldr	x1, [sp, #16]
     73c:	ldr	x2, [sp, #24]
     740:	ldr	x0, [sp, #8]
     744:	bl	408 <_ZNK5clang7tooling22IncludeCategoryManager12isMainHeaderEN4llvm9StringRefE>
     748:	tbnz	w0, #0, 750 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x130>
     74c:	b	754 <_ZNK5clang7tooling22IncludeCategoryManager22getSortIncludePriorityEN4llvm9StringRefEb+0x134>
     750:	stur	wzr, [x29, #-32]
     754:	ldur	w0, [x29, #-32]
     758:	ldp	x29, x30, [sp, #96]
     75c:	add	sp, sp, #0x70
     760:	ret

0000000000000764 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE>:
     764:	stp	x29, x30, [sp, #-32]!
     768:	str	x28, [sp, #16]
     76c:	mov	x29, sp
     770:	sub	sp, sp, #0x590
     774:	add	x8, sp, #0x1e0
     778:	mov	w9, #0xffffffff            	// #-1
     77c:	adrp	x10, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     780:	ldr	x10, [x10]
     784:	adrp	x11, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     788:	add	x11, x11, #0x0
     78c:	mov	w12, wzr
     790:	mov	w13, #0x7fffffff            	// #2147483647
     794:	mov	x14, #0x2                   	// #2
     798:	sub	x15, x29, #0x10
     79c:	sub	x16, x29, #0x20
     7a0:	sub	x17, x29, #0x90
     7a4:	sub	x18, x29, #0xa8
     7a8:	stur	x1, [x29, #-16]
     7ac:	stur	x2, [x29, #-8]
     7b0:	stur	x3, [x29, #-32]
     7b4:	stur	x4, [x29, #-24]
     7b8:	stur	x0, [x29, #-40]
     7bc:	stur	x5, [x29, #-48]
     7c0:	ldur	x0, [x29, #-40]
     7c4:	str	x8, [sp, #304]
     7c8:	mov	x8, x0
     7cc:	str	x0, [sp, #296]
     7d0:	mov	x0, x15
     7d4:	str	w9, [sp, #292]
     7d8:	str	x10, [sp, #280]
     7dc:	str	x11, [sp, #272]
     7e0:	str	w12, [sp, #268]
     7e4:	str	w13, [sp, #264]
     7e8:	str	x14, [sp, #256]
     7ec:	str	x16, [sp, #248]
     7f0:	str	x17, [sp, #240]
     7f4:	str	x18, [sp, #232]
     7f8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     7fc:	ldr	x8, [sp, #296]
     800:	add	x8, x8, #0x20
     804:	ldr	x0, [sp, #248]
     808:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     80c:	ldr	x8, [sp, #296]
     810:	add	x0, x8, #0x40
     814:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     818:	ldr	x8, [sp, #296]
     81c:	add	x0, x8, #0x60
     820:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     824:	ldr	w9, [sp, #292]
     828:	ldr	x8, [sp, #296]
     82c:	str	w9, [x8, #152]
     830:	ldr	x10, [sp, #304]
     834:	ldr	q0, [x10, #928]
     838:	str	q0, [x10, #880]
     83c:	ldr	q0, [x10, #912]
     840:	str	q0, [x10, #864]
     844:	ldur	x4, [x29, #-48]
     848:	ldur	x0, [x29, #-64]
     84c:	ldur	x1, [x29, #-56]
     850:	ldur	x2, [x29, #-80]
     854:	ldur	x3, [x29, #-72]
     858:	bl	e1c <_ZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleE>
     85c:	ldr	x8, [sp, #296]
     860:	str	w0, [x8, #156]
     864:	ldr	w9, [x8, #156]
     868:	ldr	x10, [sp, #304]
     86c:	ldr	q0, [x10, #928]
     870:	str	q0, [x10, #848]
     874:	ldr	w12, [x8, #156]
     878:	mov	w1, w12
     87c:	ldr	x0, [sp, #248]
     880:	str	w9, [sp, #228]
     884:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     888:	stur	x0, [x29, #-112]
     88c:	stur	x1, [x29, #-104]
     890:	ldur	x4, [x29, #-48]
     894:	ldur	x0, [x29, #-96]
     898:	ldur	x1, [x29, #-88]
     89c:	ldur	x2, [x29, #-112]
     8a0:	ldur	x3, [x29, #-104]
     8a4:	bl	ef0 <_ZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleE>
     8a8:	ldr	w9, [sp, #228]
     8ac:	add	w12, w9, w0
     8b0:	ldr	x8, [sp, #296]
     8b4:	str	w12, [x8, #160]
     8b8:	add	x0, x8, #0xa8
     8bc:	ldur	x1, [x29, #-48]
     8c0:	ldr	x10, [sp, #304]
     8c4:	ldr	q0, [x10, #928]
     8c8:	str	q0, [x10, #816]
     8cc:	ldur	x2, [x29, #-128]
     8d0:	ldur	x3, [x29, #-120]
     8d4:	ldr	x11, [sp, #280]
     8d8:	blr	x11
     8dc:	ldr	x8, [sp, #296]
     8e0:	add	x0, x8, #0x190
     8e4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     8e8:	ldr	x8, [sp, #296]
     8ec:	add	x0, x8, #0x1c8
     8f0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     8f4:	ldr	x8, [sp, #296]
     8f8:	add	x0, x8, #0x1f8
     8fc:	ldr	x10, [sp, #240]
     900:	str	x0, [sp, #216]
     904:	mov	x0, x10
     908:	ldr	x1, [sp, #272]
     90c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     910:	ldur	x1, [x29, #-144]
     914:	ldur	x2, [x29, #-136]
     918:	ldr	x0, [sp, #216]
     91c:	ldr	w3, [sp, #268]
     920:	bl	0 <_ZN4llvm5RegexC1ENS_9StringRefEj>
     924:	stur	wzr, [x29, #-168]
     928:	ldr	w9, [sp, #264]
     92c:	stur	w9, [x29, #-164]
     930:	ldr	x8, [sp, #232]
     934:	stur	x8, [x29, #-160]
     938:	ldr	x10, [sp, #256]
     93c:	stur	x10, [x29, #-152]
     940:	ldr	x11, [sp, #296]
     944:	add	x0, x11, #0x1c8
     948:	ldur	x1, [x29, #-160]
     94c:	ldur	x2, [x29, #-152]
     950:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     954:	ldur	x8, [x29, #-48]
     958:	add	x8, x8, #0x8
     95c:	stur	x8, [x29, #-176]
     960:	ldur	x8, [x29, #-176]
     964:	mov	x0, x8
     968:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     96c:	stur	x0, [x29, #-184]
     970:	ldur	x0, [x29, #-176]
     974:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     978:	stur	x0, [x29, #-192]
     97c:	sub	x0, x29, #0xb8
     980:	sub	x1, x29, #0xc0
     984:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     988:	tbnz	w0, #0, 990 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x22c>
     98c:	b	9c4 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x260>
     990:	sub	x0, x29, #0xb8
     994:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     998:	stur	x0, [x29, #-200]
     99c:	ldr	x8, [sp, #296]
     9a0:	add	x0, x8, #0x1c8
     9a4:	ldur	x9, [x29, #-200]
     9a8:	add	x1, x9, #0x20
     9ac:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     9b0:	stur	x0, [x29, #-216]
     9b4:	stur	x1, [x29, #-208]
     9b8:	sub	x0, x29, #0xb8
     9bc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     9c0:	b	97c <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x218>
     9c4:	add	x8, sp, #0x2a8
     9c8:	mov	x0, x8
     9cc:	str	x8, [sp, #208]
     9d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     9d4:	ldr	x8, [sp, #296]
     9d8:	ldr	w9, [x8, #156]
     9dc:	mov	w1, w9
     9e0:	sub	x0, x29, #0x20
     9e4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     9e8:	add	x8, sp, #0x298
     9ec:	str	x0, [sp, #664]
     9f0:	str	x1, [sp, #672]
     9f4:	add	x0, sp, #0x288
     9f8:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     9fc:	add	x1, x1, #0x0
     a00:	str	x8, [sp, #200]
     a04:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     a08:	ldr	x2, [sp, #648]
     a0c:	ldr	x3, [sp, #656]
     a10:	ldr	x0, [sp, #200]
     a14:	ldr	x1, [sp, #208]
     a18:	mov	w4, #0xffffffff            	// #-1
     a1c:	mov	w9, #0x1                   	// #1
     a20:	and	w5, w9, #0x1
     a24:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
     a28:	ldr	x8, [sp, #296]
     a2c:	ldr	w9, [x8, #156]
     a30:	str	w9, [sp, #644]
     a34:	add	x0, sp, #0x230
     a38:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     a3c:	ldr	x8, [sp, #208]
     a40:	str	x8, [sp, #552]
     a44:	ldr	x0, [sp, #552]
     a48:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     a4c:	str	x0, [sp, #544]
     a50:	ldr	x0, [sp, #552]
     a54:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     a58:	str	x0, [sp, #536]
     a5c:	ldr	x8, [sp, #544]
     a60:	ldr	x9, [sp, #536]
     a64:	cmp	x8, x9
     a68:	b.eq	bc4 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x460>  // b.none
     a6c:	ldr	x8, [sp, #544]
     a70:	ldr	q0, [x8]
     a74:	add	x0, sp, #0x200
     a78:	ldr	x8, [sp, #304]
     a7c:	str	q0, [x8, #32]
     a80:	sub	x9, x29, #0x20
     a84:	str	x0, [sp, #192]
     a88:	mov	x0, x9
     a8c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     a90:	add	x8, sp, #0x1f8
     a94:	str	x0, [sp, #504]
     a98:	ldr	w10, [sp, #644]
     a9c:	mov	w9, w10
     aa0:	ldr	x0, [sp, #192]
     aa4:	str	x8, [sp, #184]
     aa8:	str	x9, [sp, #176]
     aac:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ab0:	ldr	x8, [sp, #176]
     ab4:	add	x9, x8, x0
     ab8:	add	x9, x9, #0x1
     abc:	add	x1, sp, #0x1f0
     ac0:	str	x9, [sp, #496]
     ac4:	ldr	x0, [sp, #184]
     ac8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     acc:	ldr	x8, [x0]
     ad0:	str	w8, [sp, #640]
     ad4:	ldr	x9, [sp, #296]
     ad8:	add	x0, x9, #0x1f8
     adc:	ldr	x11, [sp, #304]
     ae0:	ldr	q0, [x11, #32]
     ae4:	str	q0, [x11]
     ae8:	ldr	x1, [sp, #480]
     aec:	ldr	x2, [sp, #488]
     af0:	add	x3, sp, #0x230
     af4:	mov	x12, xzr
     af8:	mov	x4, x12
     afc:	bl	0 <_ZNK4llvm5Regex5matchENS_9StringRefEPNS_15SmallVectorImplIS1_EEPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     b00:	tbnz	w0, #0, b08 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x3a4>
     b04:	b	bac <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x448>
     b08:	add	x0, sp, #0x230
     b0c:	mov	x1, #0x2                   	// #2
     b10:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b14:	ldr	q0, [x0]
     b18:	str	q0, [sp, #416]
     b1c:	ldr	w1, [sp, #644]
     b20:	add	x0, sp, #0x200
     b24:	str	w1, [sp, #172]
     b28:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b2c:	add	x8, x0, #0x1
     b30:	add	x0, sp, #0x190
     b34:	str	x8, [sp, #400]
     b38:	sub	x8, x29, #0x20
     b3c:	str	x0, [sp, #160]
     b40:	mov	x0, x8
     b44:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b48:	ldr	w9, [sp, #644]
     b4c:	mov	w8, w9
     b50:	subs	x8, x0, x8
     b54:	add	x1, sp, #0x188
     b58:	str	x8, [sp, #392]
     b5c:	ldr	x0, [sp, #160]
     b60:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b64:	ldr	x8, [x0]
     b68:	add	x0, sp, #0x198
     b6c:	ldr	w1, [sp, #172]
     b70:	mov	w2, w8
     b74:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b78:	ldr	x1, [sp, #416]
     b7c:	ldr	x2, [sp, #424]
     b80:	ldr	x3, [sp, #408]
     b84:	add	x10, sp, #0x1b8
     b88:	mov	x0, x10
     b8c:	str	x10, [sp, #152]
     b90:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     b94:	ldr	w2, [sp, #640]
     b98:	ldr	x0, [sp, #296]
     b9c:	ldr	x1, [sp, #152]
     ba0:	bl	f70 <_ZN5clang7tooling14HeaderIncludes18addExistingIncludeENS1_7IncludeEj>
     ba4:	ldr	x0, [sp, #152]
     ba8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     bac:	ldr	w8, [sp, #640]
     bb0:	str	w8, [sp, #644]
     bb4:	ldr	x8, [sp, #544]
     bb8:	add	x8, x8, #0x10
     bbc:	str	x8, [sp, #544]
     bc0:	b	a5c <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x2f8>
     bc4:	ldr	x8, [sp, #296]
     bc8:	add	x0, x8, #0x1c8
     bcc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     bd0:	add	x8, sp, #0x180
     bd4:	str	x0, [sp, #384]
     bd8:	ldr	x9, [sp, #296]
     bdc:	add	x0, x9, #0x190
     be0:	str	x0, [sp, #144]
     be4:	mov	x0, x8
     be8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     bec:	ldr	x8, [sp, #144]
     bf0:	str	x0, [sp, #136]
     bf4:	mov	x0, x8
     bf8:	ldr	x1, [sp, #136]
     bfc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     c00:	add	x8, sp, #0x178
     c04:	str	x0, [sp, #376]
     c08:	ldr	x9, [sp, #296]
     c0c:	add	x0, x9, #0x190
     c10:	str	x8, [sp, #128]
     c14:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     c18:	add	x1, sp, #0x170
     c1c:	str	x0, [sp, #368]
     c20:	ldr	x0, [sp, #128]
     c24:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     c28:	tbnz	w0, #0, c30 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x4cc>
     c2c:	b	cc0 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x55c>
     c30:	ldr	x8, [sp, #296]
     c34:	ldr	w9, [x8, #152]
     c38:	cmp	w9, #0x0
     c3c:	cset	w9, lt  // lt = tstop
     c40:	tbnz	w9, #0, c84 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x520>
     c44:	ldr	x8, [sp, #296]
     c48:	ldr	w9, [x8, #152]
     c4c:	add	x0, x8, #0x190
     c50:	add	x10, sp, #0x180
     c54:	str	x0, [sp, #120]
     c58:	mov	x0, x10
     c5c:	str	w9, [sp, #116]
     c60:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     c64:	ldr	x8, [sp, #120]
     c68:	str	x0, [sp, #104]
     c6c:	mov	x0, x8
     c70:	ldr	x1, [sp, #104]
     c74:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     c78:	ldr	w9, [sp, #116]
     c7c:	str	w9, [x0]
     c80:	b	cc0 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x55c>
     c84:	ldr	x8, [sp, #296]
     c88:	ldr	w9, [x8, #156]
     c8c:	add	x0, x8, #0x190
     c90:	add	x10, sp, #0x180
     c94:	str	x0, [sp, #96]
     c98:	mov	x0, x10
     c9c:	str	w9, [sp, #92]
     ca0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ca4:	ldr	x8, [sp, #96]
     ca8:	str	x0, [sp, #80]
     cac:	mov	x0, x8
     cb0:	ldr	x1, [sp, #80]
     cb4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     cb8:	ldr	w9, [sp, #92]
     cbc:	str	w9, [x0]
     cc0:	ldr	x8, [sp, #296]
     cc4:	add	x0, x8, #0x1c8
     cc8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ccc:	add	x8, sp, #0x160
     cd0:	str	x0, [sp, #352]
     cd4:	mov	x0, x8
     cd8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     cdc:	ldr	x8, [x0]
     ce0:	str	x8, [sp, #360]
     ce4:	ldr	x8, [sp, #296]
     ce8:	add	x0, x8, #0x1c8
     cec:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     cf0:	str	x0, [sp, #344]
     cf4:	add	x0, sp, #0x168
     cf8:	add	x1, sp, #0x158
     cfc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d00:	tbnz	w0, #0, d08 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x5a4>
     d04:	b	dfc <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x698>
     d08:	ldr	x8, [sp, #296]
     d0c:	add	x0, x8, #0x190
     d10:	add	x9, sp, #0x168
     d14:	str	x0, [sp, #72]
     d18:	mov	x0, x9
     d1c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d20:	ldr	x8, [sp, #72]
     d24:	str	x0, [sp, #64]
     d28:	mov	x0, x8
     d2c:	ldr	x1, [sp, #64]
     d30:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d34:	add	x8, sp, #0x150
     d38:	str	x0, [sp, #336]
     d3c:	ldr	x9, [sp, #296]
     d40:	add	x0, x9, #0x190
     d44:	str	x8, [sp, #56]
     d48:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d4c:	add	x1, sp, #0x148
     d50:	str	x0, [sp, #328]
     d54:	ldr	x0, [sp, #56]
     d58:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d5c:	tbnz	w0, #0, d64 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x600>
     d60:	b	df0 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x68c>
     d64:	ldr	x8, [sp, #296]
     d68:	add	x0, x8, #0x190
     d6c:	add	x9, sp, #0x168
     d70:	ldr	x10, [sp, #360]
     d74:	str	x10, [sp, #312]
     d78:	ldr	x10, [sp, #312]
     d7c:	str	x0, [sp, #48]
     d80:	mov	x0, x10
     d84:	mov	x1, #0x1                   	// #1
     d88:	str	x9, [sp, #40]
     d8c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     d90:	add	x8, sp, #0x140
     d94:	str	x0, [sp, #320]
     d98:	mov	x0, x8
     d9c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     da0:	ldr	x8, [sp, #48]
     da4:	str	x0, [sp, #32]
     da8:	mov	x0, x8
     dac:	ldr	x1, [sp, #32]
     db0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     db4:	ldr	w11, [x0]
     db8:	ldr	x8, [sp, #296]
     dbc:	add	x0, x8, #0x190
     dc0:	ldr	x9, [sp, #40]
     dc4:	str	x0, [sp, #24]
     dc8:	mov	x0, x9
     dcc:	str	w11, [sp, #20]
     dd0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     dd4:	ldr	x8, [sp, #24]
     dd8:	str	x0, [sp, #8]
     ddc:	mov	x0, x8
     de0:	ldr	x1, [sp, #8]
     de4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     de8:	ldr	w11, [sp, #20]
     dec:	str	w11, [x0]
     df0:	add	x0, sp, #0x168
     df4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     df8:	b	cf4 <_ZN5clang7tooling14HeaderIncludesC1EN4llvm9StringRefES3_RKNS0_12IncludeStyleE+0x590>
     dfc:	add	x0, sp, #0x230
     e00:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     e04:	add	x0, sp, #0x2a8
     e08:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     e0c:	add	sp, sp, #0x590
     e10:	ldr	x28, [sp, #16]
     e14:	ldp	x29, x30, [sp], #32
     e18:	ret

0000000000000e1c <_ZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleE>:
     e1c:	sub	sp, sp, #0xe0
     e20:	stp	x29, x30, [sp, #208]
     e24:	add	x29, sp, #0xd0
     e28:	sub	x8, x29, #0x10
     e2c:	sub	x9, x29, #0x10
     e30:	sub	x10, x29, #0x20
     e34:	sub	x11, x29, #0x40
     e38:	sub	x12, x29, #0x44
     e3c:	add	x13, sp, #0x68
     e40:	add	x14, sp, #0x60
     e44:	add	x15, sp, #0x40
     e48:	str	x0, [x8]
     e4c:	str	x1, [x8, #8]
     e50:	stur	x2, [x29, #-32]
     e54:	stur	x3, [x29, #-24]
     e58:	stur	x4, [x29, #-40]
     e5c:	stur	x9, [x29, #-64]
     e60:	str	x10, [x11, #8]
     e64:	ldur	x8, [x29, #-40]
     e68:	str	x8, [x11, #16]
     e6c:	ldrb	w1, [sp, #103]
     e70:	mov	x0, x13
     e74:	str	x11, [sp, #48]
     e78:	str	x12, [sp, #40]
     e7c:	str	x13, [sp, #32]
     e80:	str	x14, [sp, #24]
     e84:	str	x15, [sp, #16]
     e88:	bl	1ab4 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_1vvEET_>
     e8c:	ldr	x0, [sp, #48]
     e90:	ldr	x1, [sp, #32]
     e94:	bl	1a34 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_0clESt8functionIFjRKNS_13SourceManagerERNS_5LexerENS_5TokenEEE>
     e98:	stur	w0, [x29, #-68]
     e9c:	ldrb	w1, [sp, #63]
     ea0:	ldr	x0, [sp, #16]
     ea4:	bl	1b34 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_2vvEET_>
     ea8:	ldr	x0, [sp, #48]
     eac:	ldr	x1, [sp, #16]
     eb0:	bl	1a34 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_0clESt8functionIFjRKNS_13SourceManagerERNS_5LexerENS_5TokenEEE>
     eb4:	str	w0, [sp, #96]
     eb8:	ldr	x0, [sp, #40]
     ebc:	ldr	x1, [sp, #24]
     ec0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ec4:	ldr	w0, [x0]
     ec8:	ldr	x8, [sp, #16]
     ecc:	str	w0, [sp, #12]
     ed0:	mov	x0, x8
     ed4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ed8:	ldr	x0, [sp, #32]
     edc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ee0:	ldr	w0, [sp, #12]
     ee4:	ldp	x29, x30, [sp, #208]
     ee8:	add	sp, sp, #0xe0
     eec:	ret

0000000000000ef0 <_ZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleE>:
     ef0:	sub	sp, sp, #0x80
     ef4:	stp	x29, x30, [sp, #112]
     ef8:	add	x29, sp, #0x70
     efc:	mov	x8, xzr
     f00:	add	x9, sp, #0x10
     f04:	add	x10, sp, #0xf
     f08:	stur	x0, [x29, #-16]
     f0c:	stur	x1, [x29, #-8]
     f10:	stur	x2, [x29, #-32]
     f14:	stur	x3, [x29, #-24]
     f18:	stur	x4, [x29, #-40]
     f1c:	ldur	q0, [x29, #-16]
     f20:	str	q0, [sp, #48]
     f24:	ldur	q0, [x29, #-32]
     f28:	str	q0, [sp, #32]
     f2c:	ldur	x4, [x29, #-40]
     f30:	mov	x0, x9
     f34:	mov	x1, x10
     f38:	mov	x2, x8
     f3c:	str	x4, [sp]
     f40:	bl	28d4 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEC2IZNS1_7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetENS_9StringRefESE_RKNSC_12IncludeStyleEE3$_3EEOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceISJ_E4typeESA_EE5valueEvE4typeE>
     f44:	ldr	x0, [sp, #48]
     f48:	ldr	x1, [sp, #56]
     f4c:	ldr	x2, [sp, #32]
     f50:	ldr	x3, [sp, #40]
     f54:	ldr	x5, [sp, #16]
     f58:	ldr	x6, [sp, #24]
     f5c:	ldr	x4, [sp]
     f60:	bl	1bb4 <_ZN5clang7tooling12_GLOBAL__N_127getOffsetAfterTokenSequenceEN4llvm9StringRefES3_RKNS0_12IncludeStyleENS2_12function_refIFjRKNS_13SourceManagerERNS_5LexerERNS_5TokenEEEE>
     f64:	ldp	x29, x30, [sp, #112]
     f68:	add	sp, sp, #0x80
     f6c:	ret

0000000000000f70 <_ZN5clang7tooling14HeaderIncludes18addExistingIncludeENS1_7IncludeEj>:
     f70:	sub	sp, sp, #0xd0
     f74:	stp	x29, x30, [sp, #192]
     f78:	add	x29, sp, #0xc0
     f7c:	sub	x8, x29, #0x18
     f80:	sub	x9, x29, #0x48
     f84:	stur	x0, [x29, #-8]
     f88:	stur	w2, [x29, #-12]
     f8c:	ldur	x10, [x29, #-8]
     f90:	add	x0, x10, #0x40
     f94:	str	x0, [sp, #72]
     f98:	mov	x0, x9
     f9c:	str	x1, [sp, #64]
     fa0:	str	x8, [sp, #56]
     fa4:	str	x10, [sp, #48]
     fa8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     fac:	ldur	x0, [x29, #-72]
     fb0:	ldur	x1, [x29, #-64]
     fb4:	bl	1100 <_ZN5clang7tooling12_GLOBAL__N_111trimIncludeEN4llvm9StringRefE>
     fb8:	stur	x0, [x29, #-56]
     fbc:	stur	x1, [x29, #-48]
     fc0:	ldur	x1, [x29, #-56]
     fc4:	ldur	x2, [x29, #-48]
     fc8:	ldr	x0, [sp, #72]
     fcc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     fd0:	stur	x0, [x29, #-40]
     fd4:	stur	x1, [x29, #-32]
     fd8:	ldur	x8, [x29, #-40]
     fdc:	stur	x8, [x29, #-24]
     fe0:	ldr	x0, [sp, #56]
     fe4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     fe8:	add	x0, x0, #0x8
     fec:	ldr	x1, [sp, #64]
     ff0:	str	x0, [sp, #40]
     ff4:	mov	x0, x1
     ff8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
     ffc:	ldr	x8, [sp, #40]
    1000:	str	x0, [sp, #32]
    1004:	mov	x0, x8
    1008:	ldr	x1, [sp, #32]
    100c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1010:	ldr	x0, [sp, #56]
    1014:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1018:	add	x0, x0, #0x8
    101c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1020:	stur	x0, [x29, #-80]
    1024:	ldur	x8, [x29, #-80]
    1028:	add	x0, x8, #0x20
    102c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1030:	ldr	x8, [sp, #48]
    1034:	ldr	w11, [x8, #160]
    1038:	cmp	w0, w11
    103c:	b.hi	10f4 <_ZN5clang7tooling14HeaderIncludes18addExistingIncludeENS1_7IncludeEj+0x184>  // b.pmore
    1040:	ldr	x8, [sp, #48]
    1044:	add	x0, x8, #0xa8
    1048:	ldur	x1, [x29, #-80]
    104c:	add	x9, sp, #0x58
    1050:	str	x0, [sp, #24]
    1054:	mov	x0, x9
    1058:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    105c:	ldr	x8, [sp, #48]
    1060:	ldr	w10, [x8, #152]
    1064:	cmp	w10, #0x0
    1068:	cset	w10, lt  // lt = tstop
    106c:	ldr	x1, [sp, #88]
    1070:	ldr	x2, [sp, #96]
    1074:	ldr	x0, [sp, #24]
    1078:	and	w3, w10, #0x1
    107c:	bl	2e8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb>
    1080:	sub	x8, x29, #0x54
    1084:	stur	w0, [x29, #-84]
    1088:	ldur	w10, [x29, #-12]
    108c:	ldr	x9, [sp, #48]
    1090:	add	x0, x9, #0x190
    1094:	mov	x1, x8
    1098:	str	x8, [sp, #16]
    109c:	str	w10, [sp, #12]
    10a0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    10a4:	ldr	w10, [sp, #12]
    10a8:	str	w10, [x0]
    10ac:	ldr	x8, [sp, #48]
    10b0:	add	x0, x8, #0x60
    10b4:	ldr	x1, [sp, #16]
    10b8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    10bc:	ldur	x8, [x29, #-80]
    10c0:	add	x1, sp, #0x50
    10c4:	str	x8, [sp, #80]
    10c8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    10cc:	ldr	x8, [sp, #48]
    10d0:	ldr	w10, [x8, #152]
    10d4:	cmp	w10, #0x0
    10d8:	cset	w10, ge  // ge = tcont
    10dc:	tbnz	w10, #0, 10f4 <_ZN5clang7tooling14HeaderIncludes18addExistingIncludeENS1_7IncludeEj+0x184>
    10e0:	ldur	x8, [x29, #-80]
    10e4:	add	x0, x8, #0x20
    10e8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    10ec:	ldr	x8, [sp, #48]
    10f0:	str	w0, [x8, #152]
    10f4:	ldp	x29, x30, [sp, #192]
    10f8:	add	sp, sp, #0xd0
    10fc:	ret

0000000000001100 <_ZN5clang7tooling12_GLOBAL__N_111trimIncludeEN4llvm9StringRefE>:
    1100:	sub	sp, sp, #0x50
    1104:	stp	x29, x30, [sp, #64]
    1108:	add	x29, sp, #0x40
    110c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1110:	add	x8, x8, #0x0
    1114:	add	x9, sp, #0x20
    1118:	add	x10, sp, #0x10
    111c:	str	x0, [sp, #32]
    1120:	str	x1, [sp, #40]
    1124:	mov	x0, x10
    1128:	mov	x1, x8
    112c:	str	x9, [sp, #8]
    1130:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1134:	ldr	x1, [sp, #16]
    1138:	ldr	x2, [sp, #24]
    113c:	ldr	x0, [sp, #8]
    1140:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1144:	stur	x0, [x29, #-16]
    1148:	stur	x1, [x29, #-8]
    114c:	ldur	x0, [x29, #-16]
    1150:	ldur	x1, [x29, #-8]
    1154:	ldp	x29, x30, [sp, #64]
    1158:	add	sp, sp, #0x50
    115c:	ret

0000000000001160 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb>:
    1160:	stp	x29, x30, [sp, #-32]!
    1164:	str	x28, [sp, #16]
    1168:	mov	x29, sp
    116c:	sub	sp, sp, #0x3a0
    1170:	add	x9, sp, #0x1c0
    1174:	adrp	x10, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1178:	add	x10, x10, #0x0
    117c:	adrp	x11, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1180:	add	x11, x11, #0x0
    1184:	mov	w12, #0x1                   	// #1
    1188:	stur	x8, [x29, #-8]
    118c:	stur	x1, [x29, #-24]
    1190:	stur	x2, [x29, #-16]
    1194:	stur	x0, [x29, #-32]
    1198:	and	w12, w3, w12
    119c:	sturb	w12, [x29, #-33]
    11a0:	ldur	x13, [x29, #-32]
    11a4:	ldur	q0, [x29, #-24]
    11a8:	str	q0, [x9, #416]
    11ac:	ldur	q0, [x29, #-24]
    11b0:	str	q0, [x9, #384]
    11b4:	ldur	x0, [x29, #-96]
    11b8:	ldur	x1, [x29, #-88]
    11bc:	str	x9, [sp, #176]
    11c0:	str	x8, [sp, #168]
    11c4:	str	x10, [sp, #160]
    11c8:	str	x11, [sp, #152]
    11cc:	str	x13, [sp, #144]
    11d0:	bl	1100 <_ZN5clang7tooling12_GLOBAL__N_111trimIncludeEN4llvm9StringRefE>
    11d4:	stur	x0, [x29, #-80]
    11d8:	stur	x1, [x29, #-72]
    11dc:	ldur	x0, [x29, #-64]
    11e0:	ldur	x1, [x29, #-56]
    11e4:	ldur	x2, [x29, #-80]
    11e8:	ldur	x3, [x29, #-72]
    11ec:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    11f0:	tbnz	w0, #0, 11f8 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x98>
    11f4:	b	11fc <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x9c>
    11f8:	b	1214 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0xb4>
    11fc:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1200:	add	x0, x0, #0x0
    1204:	ldr	x1, [sp, #160]
    1208:	mov	w2, #0x137                 	// #311
    120c:	ldr	x3, [sp, #152]
    1210:	bl	0 <__assert_fail>
    1214:	ldr	x8, [sp, #144]
    1218:	add	x0, x8, #0x40
    121c:	ldur	q0, [x29, #-24]
    1220:	ldr	x9, [sp, #176]
    1224:	str	q0, [x9, #352]
    1228:	ldur	x1, [x29, #-128]
    122c:	ldur	x2, [x29, #-120]
    1230:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1234:	sub	x8, x29, #0x68
    1238:	stur	x0, [x29, #-104]
    123c:	ldr	x9, [sp, #144]
    1240:	add	x0, x9, #0x40
    1244:	str	x8, [sp, #136]
    1248:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    124c:	sub	x1, x29, #0x88
    1250:	stur	x0, [x29, #-136]
    1254:	ldr	x0, [sp, #136]
    1258:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    125c:	tbnz	w0, #0, 1264 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x104>
    1260:	b	136c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x20c>
    1264:	sub	x0, x29, #0x68
    1268:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    126c:	add	x8, x0, #0x8
    1270:	stur	x8, [x29, #-144]
    1274:	ldur	x0, [x29, #-144]
    1278:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    127c:	stur	x0, [x29, #-152]
    1280:	ldur	x0, [x29, #-144]
    1284:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1288:	stur	x0, [x29, #-160]
    128c:	ldur	x8, [x29, #-152]
    1290:	ldur	x9, [x29, #-160]
    1294:	cmp	x8, x9
    1298:	b.eq	136c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x20c>  // b.none
    129c:	ldur	x8, [x29, #-152]
    12a0:	stur	x8, [x29, #-168]
    12a4:	ldurb	w9, [x29, #-33]
    12a8:	tbnz	w9, #0, 12b0 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x150>
    12ac:	b	12f0 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x190>
    12b0:	ldur	x1, [x29, #-168]
    12b4:	sub	x8, x29, #0xb8
    12b8:	mov	x0, x8
    12bc:	str	x8, [sp, #128]
    12c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    12c4:	sub	x0, x29, #0xc8
    12c8:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    12cc:	add	x1, x1, #0x0
    12d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    12d4:	ldur	x1, [x29, #-200]
    12d8:	ldur	x2, [x29, #-192]
    12dc:	ldr	x0, [sp, #128]
    12e0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    12e4:	mov	w9, #0x1                   	// #1
    12e8:	str	w9, [sp, #124]
    12ec:	tbnz	w0, #0, 1340 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x1e0>
    12f0:	ldurb	w8, [x29, #-33]
    12f4:	mov	w9, #0x0                   	// #0
    12f8:	str	w9, [sp, #120]
    12fc:	tbnz	w8, #0, 1338 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x1d8>
    1300:	ldur	x1, [x29, #-168]
    1304:	sub	x8, x29, #0xd8
    1308:	mov	x0, x8
    130c:	str	x8, [sp, #112]
    1310:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1314:	sub	x0, x29, #0xe8
    1318:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    131c:	add	x1, x1, #0x0
    1320:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1324:	ldur	x1, [x29, #-232]
    1328:	ldur	x2, [x29, #-224]
    132c:	ldr	x0, [sp, #112]
    1330:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1334:	str	w0, [sp, #120]
    1338:	ldr	w8, [sp, #120]
    133c:	str	w8, [sp, #124]
    1340:	ldr	w8, [sp, #124]
    1344:	tbnz	w8, #0, 134c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x1ec>
    1348:	b	135c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x1fc>
    134c:	ldr	x0, [sp, #168]
    1350:	mov	w1, #0x1                   	// #1
    1354:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1358:	b	16c4 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x564>
    135c:	ldur	x8, [x29, #-152]
    1360:	add	x8, x8, #0x28
    1364:	stur	x8, [x29, #-152]
    1368:	b	128c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x12c>
    136c:	ldurb	w8, [x29, #-33]
    1370:	tbnz	w8, #0, 1378 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x218>
    1374:	b	1388 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x228>
    1378:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    137c:	add	x8, x8, #0x0
    1380:	str	x8, [sp, #104]
    1384:	b	1394 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x234>
    1388:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    138c:	add	x8, x8, #0x0
    1390:	str	x8, [sp, #104]
    1394:	ldr	x8, [sp, #104]
    1398:	add	x9, sp, #0x248
    139c:	str	x8, [sp, #96]
    13a0:	mov	x8, x9
    13a4:	ldr	x0, [sp, #96]
    13a8:	sub	x1, x29, #0x18
    13ac:	str	x9, [sp, #88]
    13b0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    13b4:	add	x8, sp, #0x298
    13b8:	str	x8, [sp, #80]
    13bc:	ldr	x0, [sp, #88]
    13c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    13c4:	ldr	x0, [sp, #88]
    13c8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    13cc:	add	x0, sp, #0x238
    13d0:	ldr	x1, [sp, #80]
    13d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    13d8:	ldr	x8, [sp, #144]
    13dc:	add	x0, x8, #0xa8
    13e0:	add	x9, sp, #0x139
    13e4:	ldur	q0, [x9, #255]
    13e8:	ldr	x9, [sp, #176]
    13ec:	str	q0, [x9, #96]
    13f0:	ldr	w10, [x8, #152]
    13f4:	cmp	w10, #0x0
    13f8:	cset	w10, lt  // lt = tstop
    13fc:	ldr	x1, [sp, #544]
    1400:	ldr	x2, [sp, #552]
    1404:	and	w3, w10, #0x1
    1408:	bl	2e8 <_ZNK5clang7tooling22IncludeCategoryManager18getIncludePriorityEN4llvm9StringRefEb>
    140c:	add	x1, sp, #0x234
    1410:	str	w0, [sp, #564]
    1414:	ldr	x8, [sp, #144]
    1418:	add	x0, x8, #0x190
    141c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1420:	add	x8, sp, #0x218
    1424:	str	x0, [sp, #536]
    1428:	ldr	x9, [sp, #144]
    142c:	add	x0, x9, #0x190
    1430:	str	x8, [sp, #72]
    1434:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1438:	add	x1, sp, #0x210
    143c:	str	x0, [sp, #528]
    1440:	ldr	x0, [sp, #72]
    1444:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1448:	tbnz	w0, #0, 1450 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x2f0>
    144c:	b	1454 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x2f4>
    1450:	b	146c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x30c>
    1454:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1458:	add	x0, x0, #0x0
    145c:	ldr	x1, [sp, #160]
    1460:	mov	w2, #0x147                 	// #327
    1464:	ldr	x3, [sp, #152]
    1468:	bl	0 <__assert_fail>
    146c:	add	x0, sp, #0x218
    1470:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1474:	ldr	w8, [x0, #4]
    1478:	str	w8, [sp, #524]
    147c:	ldr	x9, [sp, #144]
    1480:	add	x0, x9, #0x60
    1484:	add	x1, sp, #0x234
    1488:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    148c:	add	x9, sp, #0x200
    1490:	str	x0, [sp, #512]
    1494:	ldr	x10, [sp, #144]
    1498:	add	x0, x10, #0x60
    149c:	str	x9, [sp, #64]
    14a0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    14a4:	add	x1, sp, #0x1f8
    14a8:	str	x0, [sp, #504]
    14ac:	ldr	x0, [sp, #64]
    14b0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    14b4:	tbnz	w0, #0, 14bc <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x35c>
    14b8:	b	155c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x3fc>
    14bc:	add	x0, sp, #0x200
    14c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    14c4:	add	x8, x0, #0x8
    14c8:	str	x8, [sp, #496]
    14cc:	ldr	x0, [sp, #496]
    14d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    14d4:	str	x0, [sp, #488]
    14d8:	ldr	x0, [sp, #496]
    14dc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    14e0:	str	x0, [sp, #480]
    14e4:	ldr	x8, [sp, #488]
    14e8:	ldr	x9, [sp, #480]
    14ec:	cmp	x8, x9
    14f0:	b.eq	155c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x3fc>  // b.none
    14f4:	ldr	x8, [sp, #488]
    14f8:	ldr	x8, [x8]
    14fc:	str	x8, [sp, #472]
    1500:	add	x8, sp, #0x139
    1504:	ldur	q0, [x8, #255]
    1508:	ldr	x8, [sp, #176]
    150c:	str	q0, [x8]
    1510:	ldr	x1, [sp, #472]
    1514:	add	x0, sp, #0x1b0
    1518:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    151c:	ldr	x0, [sp, #448]
    1520:	ldr	x1, [sp, #456]
    1524:	ldr	x2, [sp, #432]
    1528:	ldr	x3, [sp, #440]
    152c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1530:	tbnz	w0, #0, 1538 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x3d8>
    1534:	b	154c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x3ec>
    1538:	ldr	x8, [sp, #472]
    153c:	add	x0, x8, #0x20
    1540:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1544:	str	w0, [sp, #524]
    1548:	b	155c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x3fc>
    154c:	ldr	x8, [sp, #488]
    1550:	add	x8, x8, #0x8
    1554:	str	x8, [sp, #488]
    1558:	b	14e4 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x384>
    155c:	ldr	w8, [sp, #524]
    1560:	mov	w9, w8
    1564:	ldr	x10, [sp, #144]
    1568:	add	x0, x10, #0x20
    156c:	str	x9, [sp, #56]
    1570:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    1574:	ldr	x9, [sp, #56]
    1578:	cmp	x9, x0
    157c:	b.hi	1584 <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x424>  // b.pmore
    1580:	b	159c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x43c>
    1584:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1588:	add	x0, x0, #0x0
    158c:	ldr	x1, [sp, #160]
    1590:	mov	w2, #0x152                 	// #338
    1594:	ldr	x3, [sp, #152]
    1598:	bl	0 <__assert_fail>
    159c:	add	x8, sp, #0x140
    15a0:	str	x8, [sp, #48]
    15a4:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    15a8:	add	x0, x0, #0x0
    15ac:	add	x1, sp, #0x238
    15b0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    15b4:	add	x8, sp, #0x190
    15b8:	ldr	x0, [sp, #48]
    15bc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    15c0:	ldr	x0, [sp, #48]
    15c4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    15c8:	ldr	w9, [sp, #524]
    15cc:	mov	w8, w9
    15d0:	ldr	x10, [sp, #144]
    15d4:	add	x0, x10, #0x20
    15d8:	str	x8, [sp, #40]
    15dc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    15e0:	ldr	x8, [sp, #40]
    15e4:	cmp	x8, x0
    15e8:	b.ne	164c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x4ec>  // b.any
    15ec:	ldr	x8, [sp, #144]
    15f0:	add	x0, x8, #0x20
    15f4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
    15f8:	tbnz	w0, #0, 164c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x4ec>
    15fc:	ldr	x8, [sp, #144]
    1600:	add	x0, x8, #0x20
    1604:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4backEv>
    1608:	ldrb	w9, [x0]
    160c:	cmp	w9, #0xa
    1610:	b.eq	164c <_ZNK5clang7tooling14HeaderIncludes6insertEN4llvm9StringRefEb+0x4ec>  // b.none
    1614:	add	x8, sp, #0x120
    1618:	str	x8, [sp, #32]
    161c:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1620:	add	x0, x0, #0x0
    1624:	add	x9, sp, #0x190
    1628:	mov	x1, x9
    162c:	str	x9, [sp, #24]
    1630:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1634:	ldr	x0, [sp, #24]
    1638:	ldr	x1, [sp, #32]
    163c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    1640:	ldr	x8, [sp, #32]
    1644:	mov	x0, x8
    1648:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    164c:	add	x0, sp, #0xc8
    1650:	ldr	x1, [sp, #144]
    1654:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1658:	ldr	w3, [sp, #524]
    165c:	add	x0, sp, #0xb8
    1660:	add	x8, sp, #0x190
    1664:	mov	x1, x8
    1668:	str	w3, [sp, #20]
    166c:	str	x8, [sp, #8]
    1670:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1674:	ldr	x1, [sp, #200]
    1678:	ldr	x2, [sp, #208]
    167c:	ldr	x5, [sp, #184]
    1680:	ldr	x6, [sp, #192]
    1684:	add	x8, sp, #0xd8
    1688:	mov	x0, x8
    168c:	ldr	w3, [sp, #20]
    1690:	mov	w9, wzr
    1694:	mov	w4, w9
    1698:	str	x8, [sp]
    169c:	bl	0 <_ZN5clang7tooling11ReplacementC1EN4llvm9StringRefEjjS3_>
    16a0:	ldr	x0, [sp, #168]
    16a4:	ldr	x1, [sp]
    16a8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    16ac:	ldr	x0, [sp]
    16b0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    16b4:	ldr	x0, [sp, #8]
    16b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    16bc:	add	x0, sp, #0x298
    16c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    16c4:	add	sp, sp, #0x3a0
    16c8:	ldr	x28, [sp, #16]
    16cc:	ldp	x29, x30, [sp], #32
    16d0:	ret

00000000000016d4 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb>:
    16d4:	stp	x29, x30, [sp, #-32]!
    16d8:	str	x28, [sp, #16]
    16dc:	mov	x29, sp
    16e0:	sub	sp, sp, #0x220
    16e4:	sub	x9, x29, #0x80
    16e8:	mov	w10, #0x1                   	// #1
    16ec:	stur	x8, [x29, #-8]
    16f0:	stur	x1, [x29, #-24]
    16f4:	stur	x2, [x29, #-16]
    16f8:	stur	x0, [x29, #-32]
    16fc:	and	w10, w3, w10
    1700:	sturb	w10, [x29, #-33]
    1704:	ldur	x11, [x29, #-32]
    1708:	ldur	q0, [x29, #-24]
    170c:	str	q0, [x9, #64]
    1710:	ldur	q0, [x29, #-24]
    1714:	str	q0, [x9, #32]
    1718:	ldur	x0, [x29, #-96]
    171c:	ldur	x1, [x29, #-88]
    1720:	str	x9, [sp, #112]
    1724:	str	x8, [sp, #104]
    1728:	str	x11, [sp, #96]
    172c:	bl	1100 <_ZN5clang7tooling12_GLOBAL__N_111trimIncludeEN4llvm9StringRefE>
    1730:	stur	x0, [x29, #-80]
    1734:	stur	x1, [x29, #-72]
    1738:	ldur	x0, [x29, #-64]
    173c:	ldur	x1, [x29, #-56]
    1740:	ldur	x2, [x29, #-80]
    1744:	ldur	x3, [x29, #-72]
    1748:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    174c:	tbnz	w0, #0, 1754 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x80>
    1750:	b	1758 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x84>
    1754:	b	1778 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0xa4>
    1758:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    175c:	add	x0, x0, #0x0
    1760:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1764:	add	x1, x1, #0x0
    1768:	mov	w2, #0x15f                 	// #351
    176c:	adrp	x3, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1770:	add	x3, x3, #0x0
    1774:	bl	0 <__assert_fail>
    1778:	mov	w8, wzr
    177c:	and	w8, w8, #0x1
    1780:	sturb	w8, [x29, #-97]
    1784:	ldr	x0, [sp, #104]
    1788:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    178c:	ldr	x9, [sp, #96]
    1790:	add	x0, x9, #0x40
    1794:	ldur	q0, [x29, #-24]
    1798:	ldr	x10, [sp, #112]
    179c:	str	q0, [x10]
    17a0:	ldur	x1, [x29, #-128]
    17a4:	ldur	x2, [x29, #-120]
    17a8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    17ac:	sub	x9, x29, #0x70
    17b0:	stur	x0, [x29, #-112]
    17b4:	ldr	x10, [sp, #96]
    17b8:	add	x0, x10, #0x40
    17bc:	str	x9, [sp, #88]
    17c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    17c4:	sub	x1, x29, #0x88
    17c8:	stur	x0, [x29, #-136]
    17cc:	ldr	x0, [sp, #88]
    17d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    17d4:	tbnz	w0, #0, 17dc <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x108>
    17d8:	b	17f4 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x120>
    17dc:	mov	w8, #0x1                   	// #1
    17e0:	and	w8, w8, #0x1
    17e4:	sturb	w8, [x29, #-97]
    17e8:	mov	w8, #0x1                   	// #1
    17ec:	stur	w8, [x29, #-140]
    17f0:	b	1a14 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x340>
    17f4:	sub	x0, x29, #0x70
    17f8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    17fc:	add	x8, x0, #0x8
    1800:	stur	x8, [x29, #-152]
    1804:	ldur	x0, [x29, #-152]
    1808:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    180c:	stur	x0, [x29, #-160]
    1810:	ldur	x0, [x29, #-152]
    1814:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1818:	stur	x0, [x29, #-168]
    181c:	ldur	x8, [x29, #-160]
    1820:	ldur	x9, [x29, #-168]
    1824:	cmp	x8, x9
    1828:	b.eq	1a00 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x32c>  // b.none
    182c:	ldur	x8, [x29, #-160]
    1830:	stur	x8, [x29, #-176]
    1834:	ldurb	w9, [x29, #-33]
    1838:	tbnz	w9, #0, 1840 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x16c>
    183c:	b	1880 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x1ac>
    1840:	ldur	x1, [x29, #-176]
    1844:	sub	x8, x29, #0xc0
    1848:	mov	x0, x8
    184c:	str	x8, [sp, #80]
    1850:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1854:	sub	x0, x29, #0xd0
    1858:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    185c:	add	x1, x1, #0x0
    1860:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1864:	ldur	x1, [x29, #-208]
    1868:	ldur	x2, [x29, #-200]
    186c:	ldr	x0, [sp, #80]
    1870:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1874:	mov	w9, #0x1                   	// #1
    1878:	str	w9, [sp, #76]
    187c:	tbnz	w0, #0, 18d0 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x1fc>
    1880:	ldurb	w8, [x29, #-33]
    1884:	mov	w9, #0x0                   	// #0
    1888:	str	w9, [sp, #72]
    188c:	tbnz	w8, #0, 18c8 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x1f4>
    1890:	ldur	x1, [x29, #-176]
    1894:	sub	x8, x29, #0xe0
    1898:	mov	x0, x8
    189c:	str	x8, [sp, #64]
    18a0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18a4:	sub	x0, x29, #0xf0
    18a8:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18ac:	add	x1, x1, #0x0
    18b0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18b4:	ldur	x1, [x29, #-240]
    18b8:	ldur	x2, [x29, #-232]
    18bc:	ldr	x0, [sp, #64]
    18c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18c4:	str	w0, [sp, #72]
    18c8:	ldr	w8, [sp, #72]
    18cc:	str	w8, [sp, #76]
    18d0:	ldr	w8, [sp, #76]
    18d4:	tbnz	w8, #0, 18dc <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x208>
    18d8:	b	18e0 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x20c>
    18dc:	b	19f0 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x31c>
    18e0:	add	x0, sp, #0xd0
    18e4:	ldr	x1, [sp, #96]
    18e8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18ec:	ldur	x8, [x29, #-176]
    18f0:	add	x0, x8, #0x20
    18f4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    18f8:	ldur	x8, [x29, #-176]
    18fc:	add	x8, x8, #0x20
    1900:	str	w0, [sp, #60]
    1904:	mov	x0, x8
    1908:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    190c:	add	x8, sp, #0xc0
    1910:	str	w0, [sp, #56]
    1914:	mov	x0, x8
    1918:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    191c:	add	x1, x1, #0x0
    1920:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1924:	ldr	x1, [sp, #208]
    1928:	ldr	x2, [sp, #216]
    192c:	ldr	x5, [sp, #192]
    1930:	ldr	x6, [sp, #200]
    1934:	add	x8, sp, #0xe0
    1938:	mov	x0, x8
    193c:	ldr	w3, [sp, #60]
    1940:	ldr	w4, [sp, #56]
    1944:	str	x8, [sp, #48]
    1948:	bl	0 <_ZN5clang7tooling11ReplacementC1EN4llvm9StringRefEjjS3_>
    194c:	sub	x8, x29, #0xf8
    1950:	str	x8, [sp, #40]
    1954:	ldr	x0, [sp, #104]
    1958:	ldr	x1, [sp, #48]
    195c:	bl	0 <_ZN5clang7tooling12Replacements3addERKNS0_11ReplacementE>
    1960:	ldr	x0, [sp, #48]
    1964:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1968:	ldr	x0, [sp, #40]
    196c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1970:	tbnz	w0, #0, 1978 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x2a4>
    1974:	b	19e8 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x314>
    1978:	sub	x0, x29, #0xf8
    197c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1980:	add	x8, sp, #0x78
    1984:	str	x0, [sp, #32]
    1988:	mov	x0, x8
    198c:	ldr	x1, [sp, #32]
    1990:	str	x8, [sp, #24]
    1994:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1998:	add	x8, sp, #0x80
    199c:	str	x8, [sp, #16]
    19a0:	ldr	x0, [sp, #24]
    19a4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19a8:	add	x8, sp, #0xa0
    19ac:	str	x8, [sp, #8]
    19b0:	adrp	x0, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19b4:	add	x0, x0, #0x0
    19b8:	ldr	x1, [sp, #16]
    19bc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19c0:	ldr	x0, [sp, #16]
    19c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    19c8:	ldr	x0, [sp, #24]
    19cc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19d0:	ldr	x0, [sp, #8]
    19d4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
    19d8:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19dc:	add	x1, x1, #0x0
    19e0:	mov	w2, #0x16d                 	// #365
    19e4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    19e8:	sub	x0, x29, #0xf8
    19ec:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    19f0:	ldur	x8, [x29, #-160]
    19f4:	add	x8, x8, #0x28
    19f8:	stur	x8, [x29, #-160]
    19fc:	b	181c <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x148>
    1a00:	mov	w8, #0x1                   	// #1
    1a04:	and	w8, w8, #0x1
    1a08:	sturb	w8, [x29, #-97]
    1a0c:	mov	w8, #0x1                   	// #1
    1a10:	stur	w8, [x29, #-140]
    1a14:	ldurb	w8, [x29, #-97]
    1a18:	tbnz	w8, #0, 1a24 <_ZNK5clang7tooling14HeaderIncludes6removeEN4llvm9StringRefEb+0x350>
    1a1c:	ldr	x0, [sp, #104]
    1a20:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1a24:	add	sp, sp, #0x220
    1a28:	ldr	x28, [sp, #16]
    1a2c:	ldp	x29, x30, [sp], #32
    1a30:	ret

0000000000001a34 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_0clESt8functionIFjRKNS_13SourceManagerERNS_5LexerENS_5TokenEEE>:
    1a34:	sub	sp, sp, #0x60
    1a38:	stp	x29, x30, [sp, #80]
    1a3c:	add	x29, sp, #0x50
    1a40:	mov	x8, xzr
    1a44:	add	x9, sp, #0x10
    1a48:	add	x10, sp, #0x8
    1a4c:	stur	x0, [x29, #-8]
    1a50:	ldur	x11, [x29, #-8]
    1a54:	ldr	x12, [x11]
    1a58:	ldr	q0, [x12]
    1a5c:	stur	q0, [x29, #-32]
    1a60:	ldr	x12, [x11, #8]
    1a64:	ldr	q0, [x12]
    1a68:	str	q0, [sp, #32]
    1a6c:	ldr	x4, [x11, #16]
    1a70:	str	x1, [sp, #8]
    1a74:	mov	x0, x9
    1a78:	mov	x1, x10
    1a7c:	mov	x2, x8
    1a80:	str	x4, [sp]
    1a84:	bl	1d08 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEC2IZZNS1_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsENS_9StringRefESE_RKNSC_12IncludeStyleEENK3$_0clESt8functionIFjS4_S6_S7_EEEUlS4_S6_S7_E_EEOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceISN_E4typeESA_EE5valueEvE4typeE>
    1a88:	ldur	x0, [x29, #-32]
    1a8c:	ldur	x1, [x29, #-24]
    1a90:	ldr	x2, [sp, #32]
    1a94:	ldr	x3, [sp, #40]
    1a98:	ldr	x5, [sp, #16]
    1a9c:	ldr	x6, [sp, #24]
    1aa0:	ldr	x4, [sp]
    1aa4:	bl	1bb4 <_ZN5clang7tooling12_GLOBAL__N_127getOffsetAfterTokenSequenceEN4llvm9StringRefES3_RKNS0_12IncludeStyleENS2_12function_refIFjRKNS_13SourceManagerERNS_5LexerERNS_5TokenEEEE>
    1aa8:	ldp	x29, x30, [sp, #80]
    1aac:	add	sp, sp, #0x60
    1ab0:	ret

0000000000001ab4 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_1vvEET_>:
    1ab4:	sub	sp, sp, #0x40
    1ab8:	stp	x29, x30, [sp, #48]
    1abc:	add	x29, sp, #0x30
    1ac0:	sub	x8, x29, #0x1
    1ac4:	sturb	w1, [x29, #-1]
    1ac8:	stur	x0, [x29, #-16]
    1acc:	ldur	x9, [x29, #-16]
    1ad0:	mov	x0, x9
    1ad4:	str	x8, [sp, #24]
    1ad8:	str	x9, [sp, #16]
    1adc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1ae0:	ldr	x0, [sp, #24]
    1ae4:	bl	1f98 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E21_M_not_empty_functionIS9_EEbRKT_>
    1ae8:	tbnz	w0, #0, 1af0 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_1vvEET_+0x3c>
    1aec:	b	1b28 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_1vvEET_+0x74>
    1af0:	sub	x0, x29, #0x1
    1af4:	bl	1ffc <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EONSt16remove_referenceIT_E4typeEOSB_>
    1af8:	ldr	x8, [sp, #16]
    1afc:	str	x0, [sp, #8]
    1b00:	mov	x0, x8
    1b04:	ldr	x1, [sp, #8]
    1b08:	bl	1fb0 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E15_M_init_functorERSt9_Any_dataOS9_>
    1b0c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1b10:	add	x8, x8, #0x0
    1b14:	ldr	x9, [sp, #16]
    1b18:	str	x8, [x9, #24]
    1b1c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1b20:	add	x8, x8, #0x0
    1b24:	str	x8, [x9, #16]
    1b28:	ldp	x29, x30, [sp, #48]
    1b2c:	add	sp, sp, #0x40
    1b30:	ret

0000000000001b34 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_2vvEET_>:
    1b34:	sub	sp, sp, #0x40
    1b38:	stp	x29, x30, [sp, #48]
    1b3c:	add	x29, sp, #0x30
    1b40:	sub	x8, x29, #0x1
    1b44:	sturb	w1, [x29, #-1]
    1b48:	stur	x0, [x29, #-16]
    1b4c:	ldur	x9, [x29, #-16]
    1b50:	mov	x0, x9
    1b54:	str	x8, [sp, #24]
    1b58:	str	x9, [sp, #16]
    1b5c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1b60:	ldr	x0, [sp, #24]
    1b64:	bl	2510 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E21_M_not_empty_functionIS9_EEbRKT_>
    1b68:	tbnz	w0, #0, 1b70 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_2vvEET_+0x3c>
    1b6c:	b	1ba8 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEC2IZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESD_RKNSA_12IncludeStyleEE3$_2vvEET_+0x74>
    1b70:	sub	x0, x29, #0x1
    1b74:	bl	2574 <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EONSt16remove_referenceIT_E4typeEOSB_>
    1b78:	ldr	x8, [sp, #16]
    1b7c:	str	x0, [sp, #8]
    1b80:	mov	x0, x8
    1b84:	ldr	x1, [sp, #8]
    1b88:	bl	2528 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E15_M_init_functorERSt9_Any_dataOS9_>
    1b8c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1b90:	add	x8, x8, #0x0
    1b94:	ldr	x9, [sp, #16]
    1b98:	str	x8, [x9, #24]
    1b9c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1ba0:	add	x8, x8, #0x0
    1ba4:	str	x8, [x9, #16]
    1ba8:	ldp	x29, x30, [sp, #48]
    1bac:	add	sp, sp, #0x40
    1bb0:	ret

0000000000001bb4 <_ZN5clang7tooling12_GLOBAL__N_127getOffsetAfterTokenSequenceEN4llvm9StringRefES3_RKNS0_12IncludeStyleENS2_12function_refIFjRKNS_13SourceManagerERNS_5LexerERNS_5TokenEEEE>:
    1bb4:	stp	x29, x30, [sp, #-32]!
    1bb8:	str	x28, [sp, #16]
    1bbc:	mov	x29, sp
    1bc0:	sub	sp, sp, #0x5d0
    1bc4:	sub	x8, x29, #0x70
    1bc8:	mov	x9, xzr
    1bcc:	sub	x10, x29, #0x30
    1bd0:	sub	x11, x29, #0x50
    1bd4:	add	x12, sp, #0x298
    1bd8:	add	x13, sp, #0x70
    1bdc:	add	x14, sp, #0x58
    1be0:	stur	x0, [x29, #-16]
    1be4:	stur	x1, [x29, #-8]
    1be8:	stur	x2, [x29, #-32]
    1bec:	stur	x3, [x29, #-24]
    1bf0:	stur	x5, [x29, #-48]
    1bf4:	stur	x6, [x29, #-40]
    1bf8:	stur	x4, [x29, #-56]
    1bfc:	ldr	q0, [x8, #96]
    1c00:	str	q0, [x8, #16]
    1c04:	ldr	q0, [x8, #80]
    1c08:	str	q0, [x8]
    1c0c:	ldur	x1, [x29, #-96]
    1c10:	ldur	x2, [x29, #-88]
    1c14:	ldur	x3, [x29, #-112]
    1c18:	ldur	x4, [x29, #-104]
    1c1c:	mov	x0, x11
    1c20:	str	x9, [sp, #80]
    1c24:	str	x10, [sp, #72]
    1c28:	str	x11, [sp, #64]
    1c2c:	str	x12, [sp, #56]
    1c30:	str	x13, [sp, #48]
    1c34:	str	x14, [sp, #40]
    1c38:	bl	0 <_ZN5clang20SourceManagerForFileC1EN4llvm9StringRefES2_>
    1c3c:	ldr	x0, [sp, #64]
    1c40:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1c44:	stur	x0, [x29, #-120]
    1c48:	ldur	x0, [x29, #-120]
    1c4c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1c50:	str	w0, [sp, #660]
    1c54:	ldur	x0, [x29, #-120]
    1c58:	ldur	x8, [x29, #-120]
    1c5c:	str	x0, [sp, #32]
    1c60:	mov	x0, x8
    1c64:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1c68:	str	w0, [sp, #656]
    1c6c:	ldr	w15, [sp, #656]
    1c70:	mov	w1, w15
    1c74:	ldr	x0, [sp, #32]
    1c78:	ldr	x2, [sp, #80]
    1c7c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1c80:	ldur	x3, [x29, #-120]
    1c84:	ldr	x8, [sp, #48]
    1c88:	str	x0, [sp, #24]
    1c8c:	str	x3, [sp, #16]
    1c90:	bl	1d38 <_ZN5clang7tooling12_GLOBAL__N_114createLangOptsEv>
    1c94:	ldr	w15, [sp, #660]
    1c98:	mov	w1, w15
    1c9c:	ldr	x0, [sp, #56]
    1ca0:	ldr	x2, [sp, #24]
    1ca4:	ldr	x3, [sp, #16]
    1ca8:	ldr	x4, [sp, #48]
    1cac:	bl	0 <_ZN5clang5LexerC1ENS_6FileIDEPKN4llvm12MemoryBufferERKNS_13SourceManagerERKNS_11LangOptionsE>
    1cb0:	ldr	x0, [sp, #48]
    1cb4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1cb8:	ldr	x0, [sp, #56]
    1cbc:	ldr	x1, [sp, #40]
    1cc0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1cc4:	ldur	x1, [x29, #-120]
    1cc8:	ldr	x8, [sp, #72]
    1ccc:	mov	x0, x8
    1cd0:	ldr	x2, [sp, #56]
    1cd4:	ldr	x3, [sp, #40]
    1cd8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1cdc:	ldr	x8, [sp, #56]
    1ce0:	str	w0, [sp, #12]
    1ce4:	mov	x0, x8
    1ce8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1cec:	ldr	x0, [sp, #64]
    1cf0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1cf4:	ldr	w0, [sp, #12]
    1cf8:	add	sp, sp, #0x5d0
    1cfc:	ldr	x28, [sp, #16]
    1d00:	ldp	x29, x30, [sp], #32
    1d04:	ret

0000000000001d08 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEC2IZZNS1_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsENS_9StringRefESE_RKNSC_12IncludeStyleEENK3$_0clESt8functionIFjS4_S6_S7_EEEUlS4_S6_S7_E_EEOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceISN_E4typeESA_EE5valueEvE4typeE>:
    1d08:	sub	sp, sp, #0x20
    1d0c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1d10:	add	x8, x8, #0x0
    1d14:	str	x0, [sp, #24]
    1d18:	str	x1, [sp, #16]
    1d1c:	str	x2, [sp, #8]
    1d20:	ldr	x9, [sp, #24]
    1d24:	str	x8, [x9]
    1d28:	ldr	x8, [sp, #16]
    1d2c:	str	x8, [x9, #8]
    1d30:	add	sp, sp, #0x20
    1d34:	ret

0000000000001d38 <_ZN5clang7tooling12_GLOBAL__N_114createLangOptsEv>:
    1d38:	sub	sp, sp, #0x30
    1d3c:	stp	x29, x30, [sp, #32]
    1d40:	add	x29, sp, #0x20
    1d44:	stur	x8, [x29, #-8]
    1d48:	mov	w9, wzr
    1d4c:	sturb	w9, [x29, #-9]
    1d50:	mov	x0, x8
    1d54:	str	x8, [sp, #8]
    1d58:	bl	0 <_ZN5clang11LangOptionsC1Ev>
    1d5c:	ldr	x8, [sp, #8]
    1d60:	ldr	w9, [x8]
    1d64:	orr	w9, w9, #0x100
    1d68:	str	w9, [x8]
    1d6c:	ldr	w9, [x8]
    1d70:	orr	w9, w9, #0x200
    1d74:	str	w9, [x8]
    1d78:	ldr	w9, [x8]
    1d7c:	orr	w9, w9, #0x400
    1d80:	str	w9, [x8]
    1d84:	ldr	w9, [x8]
    1d88:	orr	w9, w9, #0x80000
    1d8c:	str	w9, [x8]
    1d90:	ldur	x10, [x8, #4]
    1d94:	orr	x10, x10, #0x800000000
    1d98:	stur	x10, [x8, #4]
    1d9c:	ldr	w9, [x8]
    1da0:	orr	w9, w9, #0x100000
    1da4:	str	w9, [x8]
    1da8:	ldr	w9, [x8]
    1dac:	orr	w9, w9, #0x2000
    1db0:	str	w9, [x8]
    1db4:	ldr	w9, [x8]
    1db8:	orr	w9, w9, #0x20
    1dbc:	str	w9, [x8]
    1dc0:	ldr	w9, [x8]
    1dc4:	orr	w9, w9, #0x1000000
    1dc8:	str	w9, [x8]
    1dcc:	ldr	w9, [x8]
    1dd0:	orr	w9, w9, #0x400000
    1dd4:	str	w9, [x8]
    1dd8:	mov	w9, #0x1                   	// #1
    1ddc:	sturb	w9, [x29, #-9]
    1de0:	ldurb	w9, [x29, #-9]
    1de4:	tbnz	w9, #0, 1df8 <_ZN5clang7tooling12_GLOBAL__N_114createLangOptsEv+0xc0>
    1de8:	b	1dec <_ZN5clang7tooling12_GLOBAL__N_114createLangOptsEv+0xb4>
    1dec:	ldr	x0, [sp, #8]
    1df0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1df4:	b	1df8 <_ZN5clang7tooling12_GLOBAL__N_114createLangOptsEv+0xc0>
    1df8:	ldp	x29, x30, [sp, #32]
    1dfc:	add	sp, sp, #0x30
    1e00:	ret

0000000000001e04 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEE11callback_fnIZZNS1_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsENS_9StringRefESE_RKNSC_12IncludeStyleEENK3$_0clESt8functionIFjS4_S6_S7_EEEUlS4_S6_S7_E_EEjlS4_S6_S8_>:
    1e04:	sub	sp, sp, #0x70
    1e08:	stp	x29, x30, [sp, #96]
    1e0c:	add	x29, sp, #0x60
    1e10:	add	x8, sp, #0x20
    1e14:	stur	x0, [x29, #-8]
    1e18:	stur	x1, [x29, #-16]
    1e1c:	stur	x2, [x29, #-24]
    1e20:	stur	x3, [x29, #-32]
    1e24:	ldur	x9, [x29, #-8]
    1e28:	ldur	x0, [x29, #-16]
    1e2c:	str	x8, [sp, #24]
    1e30:	str	x9, [sp, #16]
    1e34:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1e38:	ldur	x8, [x29, #-24]
    1e3c:	str	x0, [sp, #8]
    1e40:	mov	x0, x8
    1e44:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1e48:	ldur	x8, [x29, #-32]
    1e4c:	str	x0, [sp]
    1e50:	mov	x0, x8
    1e54:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1e58:	ldr	q0, [x0]
    1e5c:	str	q0, [sp, #32]
    1e60:	ldr	x8, [x0, #16]
    1e64:	str	x8, [sp, #48]
    1e68:	ldr	x0, [sp, #16]
    1e6c:	ldr	x1, [sp, #8]
    1e70:	ldr	x2, [sp]
    1e74:	ldr	x3, [sp, #24]
    1e78:	bl	1e88 <_ZZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_0clESt8functionIFjRKNS_13SourceManagerERNS_5LexerENS_5TokenEEEENKUlSB_SD_SE_E_clESB_SD_SE_>
    1e7c:	ldp	x29, x30, [sp, #96]
    1e80:	add	sp, sp, #0x70
    1e84:	ret

0000000000001e88 <_ZZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_0clESt8functionIFjRKNS_13SourceManagerERNS_5LexerENS_5TokenEEEENKUlSB_SD_SE_E_clESB_SD_SE_>:
    1e88:	sub	sp, sp, #0x80
    1e8c:	stp	x29, x30, [sp, #112]
    1e90:	add	x29, sp, #0x70
    1e94:	sub	x8, x29, #0x1c
    1e98:	sub	x9, x29, #0x24
    1e9c:	add	x10, sp, #0x30
    1ea0:	stur	x0, [x29, #-8]
    1ea4:	stur	x1, [x29, #-16]
    1ea8:	stur	x2, [x29, #-24]
    1eac:	ldur	x11, [x29, #-8]
    1eb0:	ldur	x0, [x29, #-24]
    1eb4:	mov	x1, x3
    1eb8:	str	x3, [sp, #40]
    1ebc:	str	x8, [sp, #32]
    1ec0:	str	x9, [sp, #24]
    1ec4:	str	x10, [sp, #16]
    1ec8:	str	x11, [sp, #8]
    1ecc:	bl	1f48 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE>
    1ed0:	ldur	x0, [x29, #-16]
    1ed4:	ldr	x8, [sp, #40]
    1ed8:	str	x0, [sp]
    1edc:	mov	x0, x8
    1ee0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1ee4:	stur	w0, [x29, #-32]
    1ee8:	ldur	w12, [x29, #-32]
    1eec:	mov	w1, w12
    1ef0:	ldr	x0, [sp]
    1ef4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1ef8:	stur	w0, [x29, #-28]
    1efc:	ldr	x8, [sp, #8]
    1f00:	ldr	x0, [x8]
    1f04:	ldur	x1, [x29, #-16]
    1f08:	ldur	x2, [x29, #-24]
    1f0c:	ldr	x9, [sp, #40]
    1f10:	ldr	q0, [x9]
    1f14:	str	q0, [sp, #48]
    1f18:	ldr	x10, [x9, #16]
    1f1c:	str	x10, [sp, #64]
    1f20:	ldr	x3, [sp, #16]
    1f24:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1f28:	stur	w0, [x29, #-36]
    1f2c:	ldr	x0, [sp, #32]
    1f30:	ldr	x1, [sp, #24]
    1f34:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1f38:	ldr	w0, [x0]
    1f3c:	ldp	x29, x30, [sp, #112]
    1f40:	add	sp, sp, #0x80
    1f44:	ret

0000000000001f48 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE>:
    1f48:	sub	sp, sp, #0x20
    1f4c:	stp	x29, x30, [sp, #16]
    1f50:	add	x29, sp, #0x10
    1f54:	str	x0, [sp, #8]
    1f58:	str	x1, [sp]
    1f5c:	ldr	x0, [sp]
    1f60:	mov	w1, #0x4                   	// #4
    1f64:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1f68:	tbnz	w0, #0, 1f70 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x28>
    1f6c:	b	1f8c <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x44>
    1f70:	ldr	x0, [sp, #8]
    1f74:	ldr	x1, [sp]
    1f78:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    1f7c:	tbnz	w0, #0, 1f84 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x3c>
    1f80:	b	1f88 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x40>
    1f84:	b	1f8c <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x44>
    1f88:	b	1f5c <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE+0x14>
    1f8c:	ldp	x29, x30, [sp, #16]
    1f90:	add	sp, sp, #0x20
    1f94:	ret

0000000000001f98 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E21_M_not_empty_functionIS9_EEbRKT_>:
    1f98:	sub	sp, sp, #0x10
    1f9c:	str	x0, [sp, #8]
    1fa0:	mov	w8, #0x1                   	// #1
    1fa4:	and	w0, w8, #0x1
    1fa8:	add	sp, sp, #0x10
    1fac:	ret

0000000000001fb0 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E15_M_init_functorERSt9_Any_dataOS9_>:
    1fb0:	sub	sp, sp, #0x40
    1fb4:	stp	x29, x30, [sp, #48]
    1fb8:	add	x29, sp, #0x30
    1fbc:	stur	x0, [x29, #-8]
    1fc0:	stur	x1, [x29, #-16]
    1fc4:	ldur	x0, [x29, #-8]
    1fc8:	ldur	x8, [x29, #-16]
    1fcc:	str	x0, [sp, #16]
    1fd0:	mov	x0, x8
    1fd4:	bl	1ffc <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EONSt16remove_referenceIT_E4typeEOSB_>
    1fd8:	ldurb	w2, [x29, #-17]
    1fdc:	ldr	x8, [sp, #16]
    1fe0:	str	x0, [sp, #8]
    1fe4:	mov	x0, x8
    1fe8:	ldr	x1, [sp, #8]
    1fec:	bl	2140 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>
    1ff0:	ldp	x29, x30, [sp, #48]
    1ff4:	add	sp, sp, #0x40
    1ff8:	ret

0000000000001ffc <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EONSt16remove_referenceIT_E4typeEOSB_>:
    1ffc:	sub	sp, sp, #0x10
    2000:	str	x0, [sp, #8]
    2004:	ldr	x0, [sp, #8]
    2008:	add	sp, sp, #0x10
    200c:	ret

0000000000002010 <_ZNSt17_Function_handlerIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESB_RKNS8_12IncludeStyleEE3$_1E9_M_invokeERKSt9_Any_dataS3_S5_OS6_>:
    2010:	sub	sp, sp, #0x70
    2014:	stp	x29, x30, [sp, #96]
    2018:	add	x29, sp, #0x60
    201c:	add	x8, sp, #0x20
    2020:	stur	x0, [x29, #-8]
    2024:	stur	x1, [x29, #-16]
    2028:	stur	x2, [x29, #-24]
    202c:	stur	x3, [x29, #-32]
    2030:	ldur	x0, [x29, #-8]
    2034:	str	x8, [sp, #24]
    2038:	bl	2178 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E14_M_get_pointerERKSt9_Any_data>
    203c:	ldur	x8, [x29, #-16]
    2040:	str	x0, [sp, #16]
    2044:	mov	x0, x8
    2048:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    204c:	ldur	x8, [x29, #-24]
    2050:	str	x0, [sp, #8]
    2054:	mov	x0, x8
    2058:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    205c:	ldur	x8, [x29, #-32]
    2060:	str	x0, [sp]
    2064:	mov	x0, x8
    2068:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    206c:	ldr	q0, [x0]
    2070:	str	q0, [sp, #32]
    2074:	ldr	x8, [x0, #16]
    2078:	str	x8, [sp, #48]
    207c:	ldr	x0, [sp, #16]
    2080:	ldr	x1, [sp, #8]
    2084:	ldr	x2, [sp]
    2088:	ldr	x3, [sp, #24]
    208c:	bl	21a8 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>
    2090:	ldp	x29, x30, [sp, #96]
    2094:	add	sp, sp, #0x70
    2098:	ret

000000000000209c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    209c:	sub	sp, sp, #0x40
    20a0:	stp	x29, x30, [sp, #48]
    20a4:	add	x29, sp, #0x30
    20a8:	stur	x0, [x29, #-8]
    20ac:	stur	x1, [x29, #-16]
    20b0:	stur	w2, [x29, #-20]
    20b4:	ldur	w8, [x29, #-20]
    20b8:	cmp	w8, #0x1
    20bc:	str	w8, [sp, #20]
    20c0:	b.eq	20e8 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x4c>  // b.none
    20c4:	b	20c8 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x2c>
    20c8:	ldr	w8, [sp, #20]
    20cc:	cmp	w8, #0x2
    20d0:	b.eq	210c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x70>  // b.none
    20d4:	b	20d8 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x3c>
    20d8:	ldr	w8, [sp, #20]
    20dc:	cmp	w8, #0x3
    20e0:	b.eq	2120 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x84>  // b.none
    20e4:	b	212c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    20e8:	ldur	x0, [x29, #-16]
    20ec:	bl	2178 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E14_M_get_pointerERKSt9_Any_data>
    20f0:	ldur	x8, [x29, #-8]
    20f4:	str	x0, [sp, #8]
    20f8:	mov	x0, x8
    20fc:	bl	2468 <_ZNSt9_Any_data9_M_accessIPZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERT_v>
    2100:	ldr	x8, [sp, #8]
    2104:	str	x8, [x0]
    2108:	b	212c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    210c:	ldur	x0, [x29, #-8]
    2110:	ldur	x1, [x29, #-16]
    2114:	ldurb	w2, [x29, #-21]
    2118:	bl	248c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>
    211c:	b	212c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    2120:	ldur	x0, [x29, #-8]
    2124:	ldurb	w1, [x29, #-22]
    2128:	bl	24c4 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
    212c:	mov	w8, wzr
    2130:	and	w0, w8, #0x1
    2134:	ldp	x29, x30, [sp, #48]
    2138:	add	sp, sp, #0x40
    213c:	ret

0000000000002140 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>:
    2140:	sub	sp, sp, #0x30
    2144:	stp	x29, x30, [sp, #32]
    2148:	add	x29, sp, #0x20
    214c:	sturb	w2, [x29, #-1]
    2150:	str	x0, [sp, #16]
    2154:	str	x1, [sp, #8]
    2158:	ldr	x0, [sp, #16]
    215c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2160:	ldr	x8, [sp, #8]
    2164:	mov	x0, x8
    2168:	bl	1ffc <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EONSt16remove_referenceIT_E4typeEOSB_>
    216c:	ldp	x29, x30, [sp, #32]
    2170:	add	sp, sp, #0x30
    2174:	ret

0000000000002178 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E14_M_get_pointerERKSt9_Any_data>:
    2178:	sub	sp, sp, #0x20
    217c:	stp	x29, x30, [sp, #16]
    2180:	add	x29, sp, #0x10
    2184:	str	x0, [sp, #8]
    2188:	ldr	x0, [sp, #8]
    218c:	bl	22c0 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERKT_v>
    2190:	str	x0, [sp]
    2194:	ldr	x0, [sp]
    2198:	bl	22e4 <_ZSt11__addressofIKZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EPT_RSA_>
    219c:	ldp	x29, x30, [sp, #16]
    21a0:	add	sp, sp, #0x20
    21a4:	ret

00000000000021a8 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>:
    21a8:	sub	sp, sp, #0xc0
    21ac:	stp	x29, x30, [sp, #176]
    21b0:	add	x29, sp, #0xb0
    21b4:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    21b8:	add	x8, x8, #0x0
    21bc:	mov	w9, #0x1                   	// #1
    21c0:	sub	x10, x29, #0x30
    21c4:	sub	x11, x29, #0x48
    21c8:	stur	x0, [x29, #-16]
    21cc:	stur	x1, [x29, #-24]
    21d0:	stur	x2, [x29, #-32]
    21d4:	ldur	x0, [x29, #-32]
    21d8:	str	x0, [sp, #48]
    21dc:	mov	x0, x10
    21e0:	mov	x1, x8
    21e4:	str	x3, [sp, #40]
    21e8:	str	w9, [sp, #36]
    21ec:	str	x11, [sp, #24]
    21f0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    21f4:	ldr	x0, [sp, #24]
    21f8:	ldr	w1, [sp, #36]
    21fc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2200:	ldur	x1, [x29, #-48]
    2204:	ldur	x2, [x29, #-40]
    2208:	ldr	x0, [sp, #48]
    220c:	ldr	x3, [sp, #40]
    2210:	ldr	x4, [sp, #24]
    2214:	bl	22f8 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE>
    2218:	tbnz	w0, #0, 2220 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x78>
    221c:	b	22ac <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x104>
    2220:	ldur	x0, [x29, #-32]
    2224:	ldr	x1, [sp, #40]
    2228:	bl	1f48 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE>
    222c:	ldur	x0, [x29, #-32]
    2230:	add	x8, sp, #0x58
    2234:	str	x0, [sp, #16]
    2238:	mov	x0, x8
    223c:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2240:	add	x1, x1, #0x0
    2244:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2248:	add	x8, sp, #0x40
    224c:	mov	x0, x8
    2250:	mov	w1, #0x1                   	// #1
    2254:	str	x8, [sp, #8]
    2258:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    225c:	ldr	x1, [sp, #88]
    2260:	ldr	x2, [sp, #96]
    2264:	ldr	x0, [sp, #16]
    2268:	ldr	x3, [sp, #40]
    226c:	ldr	x4, [sp, #8]
    2270:	bl	22f8 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE>
    2274:	tbnz	w0, #0, 227c <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0xd4>
    2278:	b	22ac <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x104>
    227c:	ldur	x0, [x29, #-24]
    2280:	ldr	x1, [sp, #40]
    2284:	str	x0, [sp]
    2288:	mov	x0, x1
    228c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2290:	str	w0, [sp, #60]
    2294:	ldr	w8, [sp, #60]
    2298:	mov	w1, w8
    229c:	ldr	x0, [sp]
    22a0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    22a4:	stur	w0, [x29, #-4]
    22a8:	b	22b0 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_1clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x108>
    22ac:	stur	wzr, [x29, #-4]
    22b0:	ldur	w0, [x29, #-4]
    22b4:	ldp	x29, x30, [sp, #176]
    22b8:	add	sp, sp, #0xc0
    22bc:	ret

00000000000022c0 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERKT_v>:
    22c0:	sub	sp, sp, #0x20
    22c4:	stp	x29, x30, [sp, #16]
    22c8:	add	x29, sp, #0x10
    22cc:	str	x0, [sp, #8]
    22d0:	ldr	x0, [sp, #8]
    22d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    22d8:	ldp	x29, x30, [sp, #16]
    22dc:	add	sp, sp, #0x20
    22e0:	ret

00000000000022e4 <_ZSt11__addressofIKZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_1EPT_RSA_>:
    22e4:	sub	sp, sp, #0x10
    22e8:	str	x0, [sp, #8]
    22ec:	ldr	x0, [sp, #8]
    22f0:	add	sp, sp, #0x10
    22f4:	ret

00000000000022f8 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE>:
    22f8:	sub	sp, sp, #0x90
    22fc:	stp	x29, x30, [sp, #128]
    2300:	add	x29, sp, #0x80
    2304:	stur	x1, [x29, #-16]
    2308:	stur	x2, [x29, #-8]
    230c:	stur	x0, [x29, #-24]
    2310:	stur	x3, [x29, #-32]
    2314:	ldur	x0, [x29, #-32]
    2318:	mov	w1, #0x42                  	// #66
    231c:	str	x4, [sp, #8]
    2320:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2324:	mov	w8, #0x0                   	// #0
    2328:	str	w8, [sp, #4]
    232c:	tbnz	w0, #0, 2334 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x3c>
    2330:	b	2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    2334:	ldur	x0, [x29, #-24]
    2338:	ldur	x1, [x29, #-32]
    233c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2340:	mov	w8, #0x0                   	// #0
    2344:	str	w8, [sp, #4]
    2348:	tbnz	w0, #0, 2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    234c:	ldur	x0, [x29, #-32]
    2350:	mov	w1, #0x6                   	// #6
    2354:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2358:	mov	w8, #0x0                   	// #0
    235c:	str	w8, [sp, #4]
    2360:	tbnz	w0, #0, 2368 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x70>
    2364:	b	2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    2368:	ldur	x0, [x29, #-32]
    236c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2370:	stur	x0, [x29, #-56]
    2374:	stur	x1, [x29, #-48]
    2378:	ldur	q0, [x29, #-16]
    237c:	str	q0, [sp, #48]
    2380:	ldur	x0, [x29, #-56]
    2384:	ldur	x1, [x29, #-48]
    2388:	ldr	x2, [sp, #48]
    238c:	ldr	x3, [sp, #56]
    2390:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2394:	mov	w8, #0x0                   	// #0
    2398:	str	w8, [sp, #4]
    239c:	tbnz	w0, #0, 23a4 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0xac>
    23a0:	b	2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    23a4:	ldur	x0, [x29, #-24]
    23a8:	ldur	x1, [x29, #-32]
    23ac:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    23b0:	mov	w8, #0x0                   	// #0
    23b4:	str	w8, [sp, #4]
    23b8:	tbnz	w0, #0, 2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    23bc:	ldur	x0, [x29, #-32]
    23c0:	mov	w1, #0x6                   	// #6
    23c4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    23c8:	mov	w8, #0x0                   	// #0
    23cc:	str	w8, [sp, #4]
    23d0:	tbnz	w0, #0, 23d8 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0xe0>
    23d4:	b	2430 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x138>
    23d8:	ldr	x0, [sp, #8]
    23dc:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    23e0:	mov	w8, #0x1                   	// #1
    23e4:	str	w8, [sp]
    23e8:	tbnz	w0, #0, 23f0 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0xf8>
    23ec:	b	2428 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x130>
    23f0:	ldur	x0, [x29, #-32]
    23f4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    23f8:	str	x0, [sp, #32]
    23fc:	str	x1, [sp, #40]
    2400:	ldr	x0, [sp, #8]
    2404:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2408:	ldr	q0, [x0]
    240c:	str	q0, [sp, #16]
    2410:	ldr	x0, [sp, #32]
    2414:	ldr	x1, [sp, #40]
    2418:	ldr	x2, [sp, #16]
    241c:	ldr	x3, [sp, #24]
    2420:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2424:	str	w0, [sp]
    2428:	ldr	w8, [sp]
    242c:	str	w8, [sp, #4]
    2430:	ldr	w8, [sp, #4]
    2434:	and	w8, w8, #0x1
    2438:	sturb	w8, [x29, #-33]
    243c:	ldurb	w8, [x29, #-33]
    2440:	tbnz	w8, #0, 2448 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x150>
    2444:	b	2454 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE+0x15c>
    2448:	ldur	x0, [x29, #-24]
    244c:	ldur	x1, [x29, #-32]
    2450:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2454:	ldurb	w8, [x29, #-33]
    2458:	and	w0, w8, #0x1
    245c:	ldp	x29, x30, [sp, #128]
    2460:	add	sp, sp, #0x90
    2464:	ret

0000000000002468 <_ZNSt9_Any_data9_M_accessIPZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERT_v>:
    2468:	sub	sp, sp, #0x20
    246c:	stp	x29, x30, [sp, #16]
    2470:	add	x29, sp, #0x10
    2474:	str	x0, [sp, #8]
    2478:	ldr	x0, [sp, #8]
    247c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2480:	ldp	x29, x30, [sp, #16]
    2484:	add	sp, sp, #0x20
    2488:	ret

000000000000248c <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>:
    248c:	sub	sp, sp, #0x30
    2490:	stp	x29, x30, [sp, #32]
    2494:	add	x29, sp, #0x20
    2498:	sturb	w2, [x29, #-1]
    249c:	str	x0, [sp, #16]
    24a0:	str	x1, [sp, #8]
    24a4:	ldr	x0, [sp, #16]
    24a8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    24ac:	ldr	x8, [sp, #8]
    24b0:	mov	x0, x8
    24b4:	bl	22c0 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERKT_v>
    24b8:	ldp	x29, x30, [sp, #32]
    24bc:	add	sp, sp, #0x30
    24c0:	ret

00000000000024c4 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
    24c4:	sub	sp, sp, #0x20
    24c8:	stp	x29, x30, [sp, #16]
    24cc:	add	x29, sp, #0x10
    24d0:	sturb	w1, [x29, #-1]
    24d4:	str	x0, [sp]
    24d8:	ldr	x0, [sp]
    24dc:	bl	24ec <_ZNSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERT_v>
    24e0:	ldp	x29, x30, [sp, #16]
    24e4:	add	sp, sp, #0x20
    24e8:	ret

00000000000024ec <_ZNSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_1EERT_v>:
    24ec:	sub	sp, sp, #0x20
    24f0:	stp	x29, x30, [sp, #16]
    24f4:	add	x29, sp, #0x10
    24f8:	str	x0, [sp, #8]
    24fc:	ldr	x0, [sp, #8]
    2500:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2504:	ldp	x29, x30, [sp, #16]
    2508:	add	sp, sp, #0x20
    250c:	ret

0000000000002510 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E21_M_not_empty_functionIS9_EEbRKT_>:
    2510:	sub	sp, sp, #0x10
    2514:	str	x0, [sp, #8]
    2518:	mov	w8, #0x1                   	// #1
    251c:	and	w0, w8, #0x1
    2520:	add	sp, sp, #0x10
    2524:	ret

0000000000002528 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E15_M_init_functorERSt9_Any_dataOS9_>:
    2528:	sub	sp, sp, #0x40
    252c:	stp	x29, x30, [sp, #48]
    2530:	add	x29, sp, #0x30
    2534:	stur	x0, [x29, #-8]
    2538:	stur	x1, [x29, #-16]
    253c:	ldur	x0, [x29, #-8]
    2540:	ldur	x8, [x29, #-16]
    2544:	str	x0, [sp, #16]
    2548:	mov	x0, x8
    254c:	bl	2574 <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EONSt16remove_referenceIT_E4typeEOSB_>
    2550:	ldurb	w2, [x29, #-17]
    2554:	ldr	x8, [sp, #16]
    2558:	str	x0, [sp, #8]
    255c:	mov	x0, x8
    2560:	ldr	x1, [sp, #8]
    2564:	bl	26b8 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>
    2568:	ldp	x29, x30, [sp, #48]
    256c:	add	sp, sp, #0x40
    2570:	ret

0000000000002574 <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EONSt16remove_referenceIT_E4typeEOSB_>:
    2574:	sub	sp, sp, #0x10
    2578:	str	x0, [sp, #8]
    257c:	ldr	x0, [sp, #8]
    2580:	add	sp, sp, #0x10
    2584:	ret

0000000000002588 <_ZNSt17_Function_handlerIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEZNS0_7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefESB_RKNS8_12IncludeStyleEE3$_2E9_M_invokeERKSt9_Any_dataS3_S5_OS6_>:
    2588:	sub	sp, sp, #0x70
    258c:	stp	x29, x30, [sp, #96]
    2590:	add	x29, sp, #0x60
    2594:	add	x8, sp, #0x20
    2598:	stur	x0, [x29, #-8]
    259c:	stur	x1, [x29, #-16]
    25a0:	stur	x2, [x29, #-24]
    25a4:	stur	x3, [x29, #-32]
    25a8:	ldur	x0, [x29, #-8]
    25ac:	str	x8, [sp, #24]
    25b0:	bl	26f0 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E14_M_get_pointerERKSt9_Any_data>
    25b4:	ldur	x8, [x29, #-16]
    25b8:	str	x0, [sp, #16]
    25bc:	mov	x0, x8
    25c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    25c4:	ldur	x8, [x29, #-24]
    25c8:	str	x0, [sp, #8]
    25cc:	mov	x0, x8
    25d0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    25d4:	ldur	x8, [x29, #-32]
    25d8:	str	x0, [sp]
    25dc:	mov	x0, x8
    25e0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    25e4:	ldr	q0, [x0]
    25e8:	str	q0, [sp, #32]
    25ec:	ldr	x8, [x0, #16]
    25f0:	str	x8, [sp, #48]
    25f4:	ldr	x0, [sp, #16]
    25f8:	ldr	x1, [sp, #8]
    25fc:	ldr	x2, [sp]
    2600:	ldr	x3, [sp, #24]
    2604:	bl	2720 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_2clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>
    2608:	ldp	x29, x30, [sp, #96]
    260c:	add	sp, sp, #0x70
    2610:	ret

0000000000002614 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    2614:	sub	sp, sp, #0x40
    2618:	stp	x29, x30, [sp, #48]
    261c:	add	x29, sp, #0x30
    2620:	stur	x0, [x29, #-8]
    2624:	stur	x1, [x29, #-16]
    2628:	stur	w2, [x29, #-20]
    262c:	ldur	w8, [x29, #-20]
    2630:	cmp	w8, #0x1
    2634:	str	w8, [sp, #20]
    2638:	b.eq	2660 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x4c>  // b.none
    263c:	b	2640 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x2c>
    2640:	ldr	w8, [sp, #20]
    2644:	cmp	w8, #0x2
    2648:	b.eq	2684 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x70>  // b.none
    264c:	b	2650 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x3c>
    2650:	ldr	w8, [sp, #20]
    2654:	cmp	w8, #0x3
    2658:	b.eq	2698 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x84>  // b.none
    265c:	b	26a4 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    2660:	ldur	x0, [x29, #-16]
    2664:	bl	26f0 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E14_M_get_pointerERKSt9_Any_data>
    2668:	ldur	x8, [x29, #-8]
    266c:	str	x0, [sp, #8]
    2670:	mov	x0, x8
    2674:	bl	282c <_ZNSt9_Any_data9_M_accessIPZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERT_v>
    2678:	ldr	x8, [sp, #8]
    267c:	str	x8, [x0]
    2680:	b	26a4 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    2684:	ldur	x0, [x29, #-8]
    2688:	ldur	x1, [x29, #-16]
    268c:	ldurb	w2, [x29, #-21]
    2690:	bl	2850 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>
    2694:	b	26a4 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
    2698:	ldur	x0, [x29, #-8]
    269c:	ldurb	w1, [x29, #-22]
    26a0:	bl	2888 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
    26a4:	mov	w8, wzr
    26a8:	and	w0, w8, #0x1
    26ac:	ldp	x29, x30, [sp, #48]
    26b0:	add	sp, sp, #0x40
    26b4:	ret

00000000000026b8 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>:
    26b8:	sub	sp, sp, #0x30
    26bc:	stp	x29, x30, [sp, #32]
    26c0:	add	x29, sp, #0x20
    26c4:	sturb	w2, [x29, #-1]
    26c8:	str	x0, [sp, #16]
    26cc:	str	x1, [sp, #8]
    26d0:	ldr	x0, [sp, #16]
    26d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    26d8:	ldr	x8, [sp, #8]
    26dc:	mov	x0, x8
    26e0:	bl	2574 <_ZSt4moveIRZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EONSt16remove_referenceIT_E4typeEOSB_>
    26e4:	ldp	x29, x30, [sp, #32]
    26e8:	add	sp, sp, #0x30
    26ec:	ret

00000000000026f0 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E14_M_get_pointerERKSt9_Any_data>:
    26f0:	sub	sp, sp, #0x20
    26f4:	stp	x29, x30, [sp, #16]
    26f8:	add	x29, sp, #0x10
    26fc:	str	x0, [sp, #8]
    2700:	ldr	x0, [sp, #8]
    2704:	bl	27f4 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERKT_v>
    2708:	str	x0, [sp]
    270c:	ldr	x0, [sp]
    2710:	bl	2818 <_ZSt11__addressofIKZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EPT_RSA_>
    2714:	ldp	x29, x30, [sp, #16]
    2718:	add	sp, sp, #0x20
    271c:	ret

0000000000002720 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_2clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>:
    2720:	sub	sp, sp, #0xa0
    2724:	stp	x29, x30, [sp, #144]
    2728:	add	x29, sp, #0x90
    272c:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2730:	add	x8, x8, #0x0
    2734:	adrp	x9, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2738:	add	x9, x9, #0x0
    273c:	sub	x10, x29, #0x30
    2740:	add	x11, sp, #0x48
    2744:	add	x12, sp, #0x38
    2748:	stur	x0, [x29, #-16]
    274c:	stur	x1, [x29, #-24]
    2750:	stur	x2, [x29, #-32]
    2754:	ldur	x0, [x29, #-32]
    2758:	str	x0, [sp, #40]
    275c:	mov	x0, x10
    2760:	mov	x1, x8
    2764:	str	x3, [sp, #32]
    2768:	str	x9, [sp, #24]
    276c:	str	x11, [sp, #16]
    2770:	str	x12, [sp, #8]
    2774:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2778:	ldr	x0, [sp, #8]
    277c:	ldr	x1, [sp, #24]
    2780:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2784:	ldr	x0, [sp, #16]
    2788:	ldr	x1, [sp, #8]
    278c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2790:	ldur	x1, [x29, #-48]
    2794:	ldur	x2, [x29, #-40]
    2798:	ldr	x0, [sp, #40]
    279c:	ldr	x3, [sp, #32]
    27a0:	ldr	x4, [sp, #16]
    27a4:	bl	22f8 <_ZN5clang7tooling12_GLOBAL__N_132checkAndConsumeDirectiveWithNameERNS_5LexerEN4llvm9StringRefERNS_5TokenENS4_8OptionalIS5_EE>
    27a8:	tbnz	w0, #0, 27b0 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_2clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x90>
    27ac:	b	27e0 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_2clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0xc0>
    27b0:	ldur	x0, [x29, #-24]
    27b4:	ldr	x1, [sp, #32]
    27b8:	str	x0, [sp]
    27bc:	mov	x0, x1
    27c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    27c4:	str	w0, [sp, #52]
    27c8:	ldr	w8, [sp, #52]
    27cc:	mov	w1, w8
    27d0:	ldr	x0, [sp]
    27d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    27d8:	stur	w0, [x29, #-4]
    27dc:	b	27e4 <_ZZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_2clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0xc4>
    27e0:	stur	wzr, [x29, #-4]
    27e4:	ldur	w0, [x29, #-4]
    27e8:	ldp	x29, x30, [sp, #144]
    27ec:	add	sp, sp, #0xa0
    27f0:	ret

00000000000027f4 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERKT_v>:
    27f4:	sub	sp, sp, #0x20
    27f8:	stp	x29, x30, [sp, #16]
    27fc:	add	x29, sp, #0x10
    2800:	str	x0, [sp, #8]
    2804:	ldr	x0, [sp, #8]
    2808:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    280c:	ldp	x29, x30, [sp, #16]
    2810:	add	sp, sp, #0x20
    2814:	ret

0000000000002818 <_ZSt11__addressofIKZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES4_RKNS1_12IncludeStyleEE3$_2EPT_RSA_>:
    2818:	sub	sp, sp, #0x10
    281c:	str	x0, [sp, #8]
    2820:	ldr	x0, [sp, #8]
    2824:	add	sp, sp, #0x10
    2828:	ret

000000000000282c <_ZNSt9_Any_data9_M_accessIPZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERT_v>:
    282c:	sub	sp, sp, #0x20
    2830:	stp	x29, x30, [sp, #16]
    2834:	add	x29, sp, #0x10
    2838:	str	x0, [sp, #8]
    283c:	ldr	x0, [sp, #8]
    2840:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2844:	ldp	x29, x30, [sp, #16]
    2848:	add	sp, sp, #0x20
    284c:	ret

0000000000002850 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>:
    2850:	sub	sp, sp, #0x30
    2854:	stp	x29, x30, [sp, #32]
    2858:	add	x29, sp, #0x20
    285c:	sturb	w2, [x29, #-1]
    2860:	str	x0, [sp, #16]
    2864:	str	x1, [sp, #8]
    2868:	ldr	x0, [sp, #16]
    286c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2870:	ldr	x8, [sp, #8]
    2874:	mov	x0, x8
    2878:	bl	27f4 <_ZNKSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERKT_v>
    287c:	ldp	x29, x30, [sp, #32]
    2880:	add	sp, sp, #0x30
    2884:	ret

0000000000002888 <_ZNSt14_Function_base13_Base_managerIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
    2888:	sub	sp, sp, #0x20
    288c:	stp	x29, x30, [sp, #16]
    2890:	add	x29, sp, #0x10
    2894:	sturb	w1, [x29, #-1]
    2898:	str	x0, [sp]
    289c:	ldr	x0, [sp]
    28a0:	bl	28b0 <_ZNSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERT_v>
    28a4:	ldp	x29, x30, [sp, #16]
    28a8:	add	sp, sp, #0x20
    28ac:	ret

00000000000028b0 <_ZNSt9_Any_data9_M_accessIZN5clang7tooling12_GLOBAL__N_137getOffsetAfterHeaderGuardsAndCommentsEN4llvm9StringRefES5_RKNS2_12IncludeStyleEE3$_2EERT_v>:
    28b0:	sub	sp, sp, #0x20
    28b4:	stp	x29, x30, [sp, #16]
    28b8:	add	x29, sp, #0x10
    28bc:	str	x0, [sp, #8]
    28c0:	ldr	x0, [sp, #8]
    28c4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    28c8:	ldp	x29, x30, [sp, #16]
    28cc:	add	sp, sp, #0x20
    28d0:	ret

00000000000028d4 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEC2IZNS1_7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetENS_9StringRefESE_RKNSC_12IncludeStyleEE3$_3EEOT_PNSt9enable_ifIXntsr3std7is_sameINSt16remove_referenceISJ_E4typeESA_EE5valueEvE4typeE>:
    28d4:	sub	sp, sp, #0x20
    28d8:	adrp	x8, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    28dc:	add	x8, x8, #0x0
    28e0:	str	x0, [sp, #24]
    28e4:	str	x1, [sp, #16]
    28e8:	str	x2, [sp, #8]
    28ec:	ldr	x9, [sp, #24]
    28f0:	str	x8, [x9]
    28f4:	ldr	x8, [sp, #16]
    28f8:	str	x8, [x9, #8]
    28fc:	add	sp, sp, #0x20
    2900:	ret

0000000000002904 <_ZN4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEE11callback_fnIZNS1_7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetENS_9StringRefESE_RKNSC_12IncludeStyleEE3$_3EEjlS4_S6_S8_>:
    2904:	sub	sp, sp, #0x70
    2908:	stp	x29, x30, [sp, #96]
    290c:	add	x29, sp, #0x60
    2910:	add	x8, sp, #0x20
    2914:	stur	x0, [x29, #-8]
    2918:	stur	x1, [x29, #-16]
    291c:	stur	x2, [x29, #-24]
    2920:	stur	x3, [x29, #-32]
    2924:	ldur	x9, [x29, #-8]
    2928:	ldur	x0, [x29, #-16]
    292c:	str	x8, [sp, #24]
    2930:	str	x9, [sp, #16]
    2934:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2938:	ldur	x8, [x29, #-24]
    293c:	str	x0, [sp, #8]
    2940:	mov	x0, x8
    2944:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2948:	ldur	x8, [x29, #-32]
    294c:	str	x0, [sp]
    2950:	mov	x0, x8
    2954:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2958:	ldr	q0, [x0]
    295c:	str	q0, [sp, #32]
    2960:	ldr	x8, [x0, #16]
    2964:	str	x8, [sp, #48]
    2968:	ldr	x0, [sp, #16]
    296c:	ldr	x1, [sp, #8]
    2970:	ldr	x2, [sp]
    2974:	ldr	x3, [sp, #24]
    2978:	bl	2988 <_ZZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_3clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>
    297c:	ldp	x29, x30, [sp, #96]
    2980:	add	sp, sp, #0x70
    2984:	ret

0000000000002988 <_ZZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_3clERKNS_13SourceManagerERNS_5LexerENS_5TokenE>:
    2988:	sub	sp, sp, #0x50
    298c:	stp	x29, x30, [sp, #64]
    2990:	add	x29, sp, #0x40
    2994:	stur	x0, [x29, #-8]
    2998:	stur	x1, [x29, #-16]
    299c:	stur	x2, [x29, #-24]
    29a0:	ldur	x0, [x29, #-24]
    29a4:	mov	x1, x3
    29a8:	str	x3, [sp, #16]
    29ac:	bl	1f48 <_ZN5clang7tooling12_GLOBAL__N_112skipCommentsERNS_5LexerERNS_5TokenE>
    29b0:	ldur	x0, [x29, #-16]
    29b4:	ldr	x1, [sp, #16]
    29b8:	str	x0, [sp, #8]
    29bc:	mov	x0, x1
    29c0:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    29c4:	str	w0, [sp, #32]
    29c8:	ldr	w8, [sp, #32]
    29cc:	mov	w1, w8
    29d0:	ldr	x0, [sp, #8]
    29d4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    29d8:	stur	w0, [x29, #-28]
    29dc:	ldur	x0, [x29, #-24]
    29e0:	ldr	x1, [sp, #16]
    29e4:	bl	2a30 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE>
    29e8:	tbnz	w0, #0, 29f0 <_ZZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_3clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x68>
    29ec:	b	2a20 <_ZZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_3clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x98>
    29f0:	ldur	x0, [x29, #-16]
    29f4:	ldr	x1, [sp, #16]
    29f8:	str	x0, [sp]
    29fc:	mov	x0, x1
    2a00:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2a04:	str	w0, [sp, #28]
    2a08:	ldr	w8, [sp, #28]
    2a0c:	mov	w1, w8
    2a10:	ldr	x0, [sp]
    2a14:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2a18:	stur	w0, [x29, #-28]
    2a1c:	b	29dc <_ZZN5clang7tooling12_GLOBAL__N_127getMaxHeaderInsertionOffsetEN4llvm9StringRefES3_RKNS0_12IncludeStyleEENK3$_3clERKNS_13SourceManagerERNS_5LexerENS_5TokenE+0x54>
    2a20:	ldur	w0, [x29, #-28]
    2a24:	ldp	x29, x30, [sp, #64]
    2a28:	add	sp, sp, #0x50
    2a2c:	ret

0000000000002a30 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE>:
    2a30:	sub	sp, sp, #0x60
    2a34:	stp	x29, x30, [sp, #80]
    2a38:	add	x29, sp, #0x50
    2a3c:	add	x8, sp, #0x28
    2a40:	stur	x0, [x29, #-16]
    2a44:	stur	x1, [x29, #-24]
    2a48:	ldur	x9, [x29, #-16]
    2a4c:	str	x9, [sp, #40]
    2a50:	ldur	x9, [x29, #-24]
    2a54:	str	x9, [x8, #8]
    2a58:	ldur	x0, [x29, #-24]
    2a5c:	mov	w1, #0x42                  	// #66
    2a60:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2a64:	mov	w10, #0x0                   	// #0
    2a68:	str	w10, [sp, #4]
    2a6c:	tbnz	w0, #0, 2a74 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x44>
    2a70:	b	2ae0 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xb0>
    2a74:	ldur	x0, [x29, #-16]
    2a78:	ldur	x1, [x29, #-24]
    2a7c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2a80:	mov	w8, #0x0                   	// #0
    2a84:	str	w8, [sp, #4]
    2a88:	tbnz	w0, #0, 2ae0 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xb0>
    2a8c:	ldur	x0, [x29, #-24]
    2a90:	mov	w1, #0x6                   	// #6
    2a94:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2a98:	mov	w8, #0x0                   	// #0
    2a9c:	str	w8, [sp, #4]
    2aa0:	tbnz	w0, #0, 2aa8 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x78>
    2aa4:	b	2ae0 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xb0>
    2aa8:	ldur	x0, [x29, #-24]
    2aac:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2ab0:	str	x0, [sp, #24]
    2ab4:	str	x1, [sp, #32]
    2ab8:	add	x0, sp, #0x8
    2abc:	adrp	x1, 0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2ac0:	add	x1, x1, #0x0
    2ac4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2ac8:	ldr	x0, [sp, #24]
    2acc:	ldr	x1, [sp, #32]
    2ad0:	ldr	x2, [sp, #8]
    2ad4:	ldr	x3, [sp, #16]
    2ad8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2adc:	str	w0, [sp, #4]
    2ae0:	ldr	w8, [sp, #4]
    2ae4:	tbnz	w8, #0, 2aec <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xbc>
    2ae8:	b	2bac <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x17c>
    2aec:	ldur	x0, [x29, #-16]
    2af0:	ldur	x1, [x29, #-24]
    2af4:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2af8:	tbnz	w0, #0, 2b00 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xd0>
    2afc:	b	2b10 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xe0>
    2b00:	mov	w8, wzr
    2b04:	and	w8, w8, #0x1
    2b08:	sturb	w8, [x29, #-1]
    2b0c:	b	2bb8 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x188>
    2b10:	ldur	x0, [x29, #-24]
    2b14:	mov	w1, #0xd                   	// #13
    2b18:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2b1c:	tbnz	w0, #0, 2b24 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0xf4>
    2b20:	b	2b38 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x108>
    2b24:	add	x0, sp, #0x28
    2b28:	bl	2bcc <_ZZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenEENK3$_4clEv>
    2b2c:	and	w8, w0, #0x1
    2b30:	sturb	w8, [x29, #-1]
    2b34:	b	2bb8 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x188>
    2b38:	ldur	x0, [x29, #-24]
    2b3c:	mov	w1, #0x2e                  	// #46
    2b40:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2b44:	tbnz	w0, #0, 2b4c <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x11c>
    2b48:	b	2bac <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x17c>
    2b4c:	ldur	x0, [x29, #-16]
    2b50:	ldur	x1, [x29, #-24]
    2b54:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2b58:	mov	w8, #0x0                   	// #0
    2b5c:	str	w8, [sp]
    2b60:	tbnz	w0, #0, 2b74 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x144>
    2b64:	ldur	x0, [x29, #-24]
    2b68:	mov	w1, #0x33                  	// #51
    2b6c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2b70:	str	w0, [sp]
    2b74:	ldr	w8, [sp]
    2b78:	tbnz	w8, #0, 2b80 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x150>
    2b7c:	b	2b84 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x154>
    2b80:	b	2b4c <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x11c>
    2b84:	ldur	x0, [x29, #-24]
    2b88:	mov	w1, #0x33                  	// #51
    2b8c:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2b90:	tbnz	w0, #0, 2b98 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x168>
    2b94:	b	2bac <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x17c>
    2b98:	add	x0, sp, #0x28
    2b9c:	bl	2bcc <_ZZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenEENK3$_4clEv>
    2ba0:	and	w8, w0, #0x1
    2ba4:	sturb	w8, [x29, #-1]
    2ba8:	b	2bb8 <_ZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenE+0x188>
    2bac:	mov	w8, wzr
    2bb0:	and	w8, w8, #0x1
    2bb4:	sturb	w8, [x29, #-1]
    2bb8:	ldurb	w8, [x29, #-1]
    2bbc:	and	w0, w8, #0x1
    2bc0:	ldp	x29, x30, [sp, #80]
    2bc4:	add	sp, sp, #0x60
    2bc8:	ret

0000000000002bcc <_ZZN5clang7tooling12_GLOBAL__N_133checkAndConsumeInclusiveDirectiveERNS_5LexerERNS_5TokenEENK3$_4clEv>:
    2bcc:	sub	sp, sp, #0x20
    2bd0:	stp	x29, x30, [sp, #16]
    2bd4:	add	x29, sp, #0x10
    2bd8:	str	x0, [sp, #8]
    2bdc:	ldr	x8, [sp, #8]
    2be0:	ldr	x0, [x8]
    2be4:	ldr	x1, [x8, #8]
    2be8:	bl	0 <_ZN5clang7tooling22IncludeCategoryManagerC1ERKNS0_12IncludeStyleEN4llvm9StringRefE>
    2bec:	mov	w9, #0x1                   	// #1
    2bf0:	and	w9, w9, #0x1
    2bf4:	mov	w0, w9
    2bf8:	ldp	x29, x30, [sp, #16]
    2bfc:	add	sp, sp, #0x20
    2c00:	ret

Disassembly of section .text._ZN5clang7tooling12IncludeStyleC2ERKS1_:

0000000000000000 <_ZN5clang7tooling12IncludeStyleC2ERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	w10, [x9]
  20:	str	w10, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x9, [sp, #16]
  2c:	add	x1, x9, #0x8
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN5clang7tooling12IncludeStyleC2ERKS1_>
  38:	ldr	x8, [sp, #8]
  3c:	add	x0, x8, #0x20
  40:	ldr	x9, [sp, #16]
  44:	add	x1, x9, #0x20
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  4c:	ldr	x8, [sp, #8]
  50:	add	x0, x8, #0x40
  54:	ldr	x9, [sp, #16]
  58:	add	x1, x9, #0x40
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_5RegexELj4EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_5RegexELj4EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_5RegexELj4EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_:

0000000000000000 <_ZN9__gnu_cxxneIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  28:	ldr	x8, [sp, #32]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  38:	ldr	x8, [sp, #24]
  3c:	cmp	x8, x0
  40:	b.cc	54 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_+0x54>  // b.lo, b.ul, b.last
  44:	ldr	x0, [sp, #32]
  48:	mov	x8, xzr
  4c:	mov	x1, x8
  50:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  5c:	ldur	x8, [x29, #-16]
  60:	str	x0, [sp, #16]
  64:	mov	x0, x8
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  6c:	add	x8, sp, #0x28
  70:	str	x0, [sp, #8]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #8]
  7c:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  80:	ldur	x0, [x29, #-24]
  84:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  88:	ldr	w3, [x0]
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x2, [sp, #48]
  94:	ldr	x0, [sp, #16]
  98:	bl	0 <_ZN4llvm5RegexC1ENS_9StringRefEj>
  9c:	ldr	x0, [sp, #32]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  a4:	add	x1, x0, #0x1
  a8:	ldr	x0, [sp, #32]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEE12emplace_backIJRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS1_Ut_EEEERS1_DpOT_>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x28
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef8endswithES0_:

0000000000000000 <_ZNK4llvm9StringRef8endswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	68 <_ZNK4llvm9StringRef8endswithES0_+0x68>  // b.lo, b.ul, b.last
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  40:	ldur	x8, [x29, #-8]
  44:	mov	x9, xzr
  48:	subs	x8, x9, x8
  4c:	add	x0, x0, x8
  50:	ldur	x1, [x29, #-16]
  54:	ldur	x2, [x29, #-8]
  58:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  5c:	cmp	w0, #0x0
  60:	cset	w10, eq  // eq = none
  64:	str	w10, [sp, #12]
  68:	ldr	w8, [sp, #12]
  6c:	and	w0, w8, #0x1
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEixEm:

0000000000000000 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x28                  	// #40
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	58 <_ZNK4llvm9StringRef10startswithES0_+0x58>  // b.lo, b.ul, b.last
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRef10drop_frontEm:

0000000000000000 <_ZNK4llvm9StringRef10drop_frontEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  24:	ldr	x8, [sp, #16]
  28:	mov	w9, #0x0                   	// #0
  2c:	cmp	x0, x8
  30:	str	w9, [sp, #4]
  34:	b.cc	40 <_ZNK4llvm9StringRef10drop_frontEm+0x40>  // b.lo, b.ul, b.last
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm9StringRef10drop_frontEm+0x4c>
  48:	b	50 <_ZNK4llvm9StringRef10drop_frontEm+0x50>
  4c:	b	70 <_ZNK4llvm9StringRef10drop_frontEm+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x283                 	// #643
  64:	adrp	x3, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x1, [sp, #16]
  74:	ldr	x0, [sp, #8]
  78:	mov	x2, #0xffffffffffffffff    	// #-1
  7c:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  80:	stur	x0, [x29, #-16]
  84:	stur	x1, [x29, #-8]
  88:	ldur	x0, [x29, #-16]
  8c:	ldur	x1, [x29, #-8]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNK4llvm9StringRef9drop_backEm:

0000000000000000 <_ZNK4llvm9StringRef9drop_backEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm9StringRef9drop_backEm>
  24:	ldr	x8, [sp, #16]
  28:	mov	w9, #0x0                   	// #0
  2c:	cmp	x0, x8
  30:	str	w9, [sp, #4]
  34:	b.cc	40 <_ZNK4llvm9StringRef9drop_backEm+0x40>  // b.lo, b.ul, b.last
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm9StringRef9drop_backEm+0x4c>
  48:	b	50 <_ZNK4llvm9StringRef9drop_backEm+0x50>
  4c:	b	70 <_ZNK4llvm9StringRef9drop_backEm+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm9StringRef9drop_backEm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm9StringRef9drop_backEm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x28b                 	// #651
  64:	adrp	x3, 0 <_ZNK4llvm9StringRef9drop_backEm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZNK4llvm9StringRef9drop_backEm>
  78:	ldr	x8, [sp, #16]
  7c:	subs	x2, x0, x8
  80:	ldr	x0, [sp, #8]
  84:	mov	x8, xzr
  88:	mov	x1, x8
  8c:	bl	0 <_ZNK4llvm9StringRef9drop_backEm>
  90:	stur	x0, [x29, #-16]
  94:	stur	x1, [x29, #-8]
  98:	ldur	x0, [x29, #-16]
  9c:	ldur	x1, [x29, #-8]
  a0:	ldp	x29, x30, [sp, #48]
  a4:	add	sp, sp, #0x40
  a8:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x1, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  28:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEC2Ev:

0000000000000000 <_ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEC2Ev:

0000000000000000 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt3setIiSt4lessIiESaIiEEC2Ev:

0000000000000000 <_ZNSt3setIiSt4lessIiESaIiEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt3setIiSt4lessIiESaIiEEaSESt16initializer_listIiE:

0000000000000000 <_ZNSt3setIiSt4lessIiESaIiEEaSESt16initializer_listIiE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	mov	x0, x8
  24:	str	x8, [sp, #32]
  28:	str	x9, [sp, #24]
  2c:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEEaSESt16initializer_listIiE>
  30:	ldr	x8, [sp, #32]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEEaSESt16initializer_listIiE>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEEaSESt16initializer_listIiE>
  58:	ldr	x0, [sp, #24]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNSt3setIiSt4lessIiESaIiEE6insertERKi:

0000000000000000 <_ZNSt3setIiSt4lessIiESaIiEE6insertERKi>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-24]
  18:	str	x1, [sp, #32]
  1c:	ldur	x0, [x29, #-24]
  20:	ldr	x1, [sp, #32]
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEE6insertERKi>
  30:	str	x0, [sp, #16]
  34:	str	x1, [sp, #24]
  38:	ldr	x8, [sp]
  3c:	add	x2, x8, #0x8
  40:	ldr	x0, [sp, #8]
  44:	mov	x1, x8
  48:	bl	0 <_ZNSt3setIiSt4lessIiESaIiEE6insertERKi>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj32EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj4EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj4EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj4EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN5clang7tooling5RangeC2Ejj:

0000000000000000 <_ZN5clang7tooling5RangeC2Ejj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	str	w2, [sp]
  10:	ldr	x8, [sp, #8]
  14:	ldr	w9, [sp, #4]
  18:	str	w9, [x8]
  1c:	ldr	w9, [sp]
  20:	str	w9, [x8, #4]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN5clang7tooling14HeaderIncludes7IncludeC2EN4llvm9StringRefENS0_5RangeE:

0000000000000000 <_ZN5clang7tooling14HeaderIncludes7IncludeC2EN4llvm9StringRefENS0_5RangeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	str	x3, [sp, #24]
  1c:	str	x0, [sp, #16]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	mov	x8, x9
  2c:	ldr	x0, [sp, #8]
  30:	str	x9, [sp]
  34:	bl	0 <_ZN5clang7tooling14HeaderIncludes7IncludeC2EN4llvm9StringRefENS0_5RangeE>
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x9, [sp]
  40:	str	x8, [x9, #32]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN5clang7tooling14HeaderIncludes7IncludeD2Ev:

0000000000000000 <_ZN5clang7tooling14HeaderIncludes7IncludeD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt3setIiSt4lessIiESaIiEE5beginEv:

0000000000000000 <_ZNKSt3setIiSt4lessIiESaIiEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNKSt3setIiSt4lessIiESaIiEE5beginEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8__detaileqISt4pairIKiiELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEES8_:

0000000000000000 <_ZNSt8__detaileqISt4pairIKiiELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEES8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_:

0000000000000000 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #8]
  1c:	bl	0 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_>
  20:	stur	x0, [x29, #-8]
  24:	ldur	x0, [x29, #-8]
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNKSt23_Rb_tree_const_iteratorIiEdeEv:

0000000000000000 <_ZNKSt23_Rb_tree_const_iteratorIiEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt23_Rb_tree_const_iteratorIiEdeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv:

0000000000000000 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEixERS5_:

0000000000000000 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEixERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEEixERS5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt23_Rb_tree_const_iteratorIiEppEv:

0000000000000000 <_ZNSt23_Rb_tree_const_iteratorIiEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt3setIiSt4lessIiESaIiEE3endEv:

0000000000000000 <_ZNKSt3setIiSt4lessIiESaIiEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNKSt3setIiSt4lessIiESaIiEE3endEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZStneRKSt23_Rb_tree_const_iteratorIiES2_:

0000000000000000 <_ZStneRKSt23_Rb_tree_const_iteratorIiES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZSt4prevISt23_Rb_tree_const_iteratorIiEET_S2_NSt15iterator_traitsIS2_E15difference_typeE:

0000000000000000 <_ZSt4prevISt23_Rb_tree_const_iteratorIiEET_S2_NSt15iterator_traitsIS2_E15difference_typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #8]
  20:	subs	x1, x8, x10
  24:	mov	x0, x9
  28:	bl	0 <_ZSt4prevISt23_Rb_tree_const_iteratorIiEET_S2_NSt15iterator_traitsIS2_E15difference_typeE>
  2c:	ldr	x8, [sp, #16]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj4EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj32EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x1, [x29, #-32]
  10:	mov	x8, #0x8                   	// #8
  14:	stur	x2, [x29, #-24]
  18:	stur	x0, [x29, #-40]
  1c:	ldur	x9, [x29, #-40]
  20:	ldur	q0, [x29, #-32]
  24:	stur	q0, [x29, #-64]
  28:	ldur	x1, [x29, #-64]
  2c:	ldur	x2, [x29, #-56]
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x9, [sp, #32]
  3c:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  40:	stur	w0, [x29, #-44]
  44:	ldr	x8, [sp, #32]
  48:	ldr	x9, [x8]
  4c:	ldur	w10, [x29, #-44]
  50:	mov	w11, w10
  54:	ldr	x12, [sp, #40]
  58:	mul	x11, x12, x11
  5c:	add	x9, x9, x11
  60:	stur	x9, [x29, #-72]
  64:	ldur	x9, [x29, #-72]
  68:	ldr	x9, [x9]
  6c:	cbz	x9, e0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>
  70:	ldur	x8, [x29, #-72]
  74:	ldr	x8, [x8]
  78:	str	x8, [sp, #24]
  7c:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  80:	ldr	x8, [sp, #24]
  84:	cmp	x8, x0
  88:	b.eq	e0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>  // b.none
  8c:	ldr	x8, [sp, #32]
  90:	ldr	x9, [x8]
  94:	ldur	w10, [x29, #-44]
  98:	mov	w11, w10
  9c:	mov	x12, #0x8                   	// #8
  a0:	mul	x11, x12, x11
  a4:	add	x1, x9, x11
  a8:	sub	x9, x29, #0x50
  ac:	mov	x0, x9
  b0:	mov	w10, wzr
  b4:	and	w2, w10, #0x1
  b8:	str	x9, [sp, #16]
  bc:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  c0:	sub	x1, x29, #0x51
  c4:	mov	w10, #0x0                   	// #0
  c8:	sturb	w10, [x29, #-81]
  cc:	ldr	x0, [sp, #16]
  d0:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  d4:	stur	x0, [x29, #-16]
  d8:	stur	x1, [x29, #-8]
  dc:	b	1dc <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x1dc>
  e0:	ldur	x8, [x29, #-72]
  e4:	ldr	x8, [x8]
  e8:	str	x8, [sp, #8]
  ec:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f0:	ldr	x8, [sp, #8]
  f4:	cmp	x8, x0
  f8:	b.ne	10c <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x10c>  // b.any
  fc:	ldr	x8, [sp, #32]
 100:	ldr	w9, [x8, #16]
 104:	subs	w9, w9, #0x1
 108:	str	w9, [x8, #16]
 10c:	ldur	q0, [x29, #-32]
 110:	str	q0, [sp, #64]
 114:	ldr	x8, [sp, #32]
 118:	add	x2, x8, #0x18
 11c:	ldr	x0, [sp, #64]
 120:	ldr	x1, [sp, #72]
 124:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 128:	ldur	x8, [x29, #-72]
 12c:	str	x0, [x8]
 130:	ldr	x8, [sp, #32]
 134:	ldr	w9, [x8, #12]
 138:	add	w9, w9, #0x1
 13c:	str	w9, [x8, #12]
 140:	ldr	w9, [x8, #12]
 144:	ldr	w10, [x8, #16]
 148:	add	w9, w9, w10
 14c:	ldr	w10, [x8, #8]
 150:	cmp	w9, w10
 154:	b.hi	15c <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x15c>  // b.pmore
 158:	b	17c <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x17c>
 15c:	adrp	x0, 0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 160:	add	x0, x0, #0x0
 164:	adrp	x1, 0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 168:	add	x1, x1, #0x0
 16c:	mov	w2, #0x1bb                 	// #443
 170:	adrp	x3, 0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 174:	add	x3, x3, #0x0
 178:	bl	0 <__assert_fail>
 17c:	ldur	w1, [x29, #-44]
 180:	ldr	x0, [sp, #32]
 184:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 188:	stur	w0, [x29, #-44]
 18c:	ldr	x8, [sp, #32]
 190:	ldr	x9, [x8]
 194:	ldur	w10, [x29, #-44]
 198:	mov	w11, w10
 19c:	mov	x12, #0x8                   	// #8
 1a0:	mul	x11, x12, x11
 1a4:	add	x1, x9, x11
 1a8:	add	x9, sp, #0x38
 1ac:	mov	x0, x9
 1b0:	mov	w10, wzr
 1b4:	and	w2, w10, #0x1
 1b8:	str	x9, [sp]
 1bc:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1c0:	add	x1, sp, #0x37
 1c4:	mov	w10, #0x1                   	// #1
 1c8:	strb	w10, [sp, #55]
 1cc:	ldr	x0, [sp]
 1d0:	bl	0 <_ZN4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1d4:	stur	x0, [x29, #-16]
 1d8:	stur	x1, [x29, #-8]
 1dc:	ldur	x0, [x29, #-16]
 1e0:	ldur	x1, [x29, #-8]
 1e4:	ldp	x29, x30, [sp, #176]
 1e8:	add	sp, sp, #0xc0
 1ec:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE9push_backEOS4_>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZSt4moveIRN5clang7tooling14HeaderIncludes7IncludeEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRN5clang7tooling14HeaderIncludes7IncludeEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE4backEv>
  58:	mov	x8, #0xffffffffffffffd8    	// #-40
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNK5clang7tooling5Range9getOffsetEv:

0000000000000000 <_ZNK5clang7tooling5Range9getOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEixERSE_:

0000000000000000 <_ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEixERSE_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEEixERSE_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE9push_backERKS6_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE:

0000000000000000 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0xffffffff            	// #-1
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	ldur	q0, [x29, #-24]
  24:	str	q0, [sp, #16]
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #24]
  30:	mov	x0, x9
  34:	str	w8, [sp, #12]
  38:	str	x9, [sp]
  3c:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  40:	stur	w0, [x29, #-36]
  44:	ldur	w8, [x29, #-36]
  48:	ldr	w10, [sp, #12]
  4c:	cmp	w8, w10
  50:	b.ne	64 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE+0x64>  // b.any
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE>
  5c:	stur	x0, [x29, #-8]
  60:	b	8c <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE+0x8c>
  64:	ldr	x8, [sp]
  68:	ldr	x9, [x8]
  6c:	ldursw	x10, [x29, #-36]
  70:	mov	x11, #0x8                   	// #8
  74:	mul	x10, x11, x10
  78:	add	x1, x9, x10
  7c:	sub	x0, x29, #0x8
  80:	mov	w12, #0x1                   	// #1
  84:	and	w2, w12, #0x1
  88:	bl	0 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE4findENS_9StringRefE>
  8c:	ldur	x0, [x29, #-8]
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EneERKS8_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EneERKS8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EneERKS8_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x8                   	// #8
  20:	ldr	w12, [x9, #8]
  24:	mov	w9, w12
  28:	mul	x9, x11, x9
  2c:	add	x1, x10, x9
  30:	mov	x0, x8
  34:	mov	w12, #0x1                   	// #1
  38:	and	w2, w12, #0x1
  3c:	bl	0 <_ZNK4llvm9StringMapINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEENS_15MallocAllocatorEE3endEv>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEESt20forward_iterator_tagKNS_14StringMapEntryIS7_EElPSC_RSC_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  30:	mov	x8, #0x28                  	// #40
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_:

0000000000000000 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x28
  10:	add	x10, sp, #0x28
  14:	add	x11, sp, #0x18
  18:	stur	x8, [x29, #-8]
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-24]
  24:	ldur	x1, [x29, #-16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #16]
  30:	str	x10, [sp, #8]
  34:	str	x11, [sp]
  38:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  3c:	ldur	x0, [x29, #-24]
  40:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  44:	ldr	x8, [sp]
  48:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  4c:	ldr	x8, [sp, #8]
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  58:	ldur	x1, [x29, #-40]
  5c:	ldur	x2, [x29, #-32]
  60:	ldr	x0, [sp, #16]
  64:	ldr	x3, [sp, #8]
  68:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  74:	ldr	x0, [sp]
  78:	bl	0 <_ZN4llvm7formatvIJRNS_9StringRefEEEENS_14formatv_objectIDTclsr3stdE10make_tuplespclsr6detailE20build_format_adapterclsr3stdE7forwardIT_Efp0_EEEEEEPKcDpOS4_>
  7c:	ldp	x29, x30, [sp, #96]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZNK4llvm19formatv_object_basecvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm19formatv_object_basecvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm19formatv_object_basecvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEED2Ev:

0000000000000000 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x40
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_:

0000000000000000 <_ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #8]
  1c:	bl	0 <_ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE4findERS5_>
  20:	stur	x0, [x29, #-8]
  24:	ldur	x0, [x29, #-8]
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt8__detailneISt4pairIKiiELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEES8_:

0000000000000000 <_ZNSt8__detailneISt4pairIKiiELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEES8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv:

0000000000000000 <_ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNKSt13unordered_mapIiiSt4hashIiESt8equal_toIiESaISt4pairIKiiEEE3endEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEptEv:

0000000000000000 <_ZNKSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEptEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE4findERSE_:

0000000000000000 <_ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE4findERSE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #8]
  1c:	bl	0 <_ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE4findERSE_>
  20:	stur	x0, [x29, #-8]
  24:	ldur	x0, [x29, #-8]
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt8__detailneISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEESH_:

0000000000000000 <_ZNSt8__detailneISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEbRKNS_19_Node_iterator_baseIT_XT0_EEESH_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE3endEv:

0000000000000000 <_ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNKSt13unordered_mapIiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEESt4hashIiESt8equal_toIiESaISt4pairIKiS8_EEE3endEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv:

0000000000000000 <_ZNKSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvmltENS_9StringRefES0_:

0000000000000000 <_ZN4llvmltENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0xffffffff            	// #-1
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	str	x2, [sp, #32]
  20:	str	x3, [sp, #40]
  24:	ldr	q0, [sp, #32]
  28:	str	q0, [sp, #16]
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	mov	x0, x9
  38:	str	w8, [sp, #12]
  3c:	bl	0 <_ZN4llvmltENS_9StringRefES0_>
  40:	ldr	w8, [sp, #12]
  44:	cmp	w0, w8
  48:	cset	w10, eq  // eq = none
  4c:	and	w0, w10, #0x1
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
  24:	str	x0, [sp, #32]
  28:	mov	w9, wzr
  2c:	mov	w10, #0x1                   	// #1
  30:	and	w9, w9, #0x1
  34:	strb	w9, [sp, #31]
  38:	ldr	x0, [sp, #16]
  3c:	str	w10, [sp, #12]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	ldr	x8, [sp, #32]
  48:	ldur	x0, [x29, #-24]
  4c:	str	x8, [sp]
  50:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  54:	ldr	x8, [sp]
  58:	add	x1, x8, x0
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  64:	ldur	x1, [x29, #-16]
  68:	ldr	x2, [sp, #32]
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  74:	ldur	x1, [x29, #-24]
  78:	ldr	x8, [sp, #16]
  7c:	mov	x0, x8
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  84:	ldr	w9, [sp, #12]
  88:	and	w10, w9, w9
  8c:	strb	w10, [sp, #31]
  90:	ldrb	w10, [sp, #31]
  94:	tbnz	w10, #0, a0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_+0xa0>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  a0:	ldp	x29, x30, [sp, #64]
  a4:	add	sp, sp, #0x50
  a8:	ret

Disassembly of section .text._ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2EOS3_:

0000000000000000 <_ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2EOS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2EOS3_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalIN5clang7tooling11ReplacementEEC2EOS3_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN5clang7tooling11ReplacementD2Ev:

0000000000000000 <_ZN5clang7tooling11ReplacementD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x28
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN5clang7tooling12ReplacementsC2Ev:

0000000000000000 <_ZN5clang7tooling12ReplacementsC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN5clang7tooling12ReplacementsC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK5clang7tooling5Range9getLengthEv:

0000000000000000 <_ZNK5clang7tooling5Range9getLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm5ErrorcvbEv>
  20:	cmp	x0, #0x0
  24:	cset	w9, eq  // eq = none
  28:	ldr	x0, [sp]
  2c:	and	w1, w9, #0x1
  30:	bl	0 <_ZN4llvm5ErrorcvbEv>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm5ErrorcvbEv>
  3c:	cmp	x0, #0x0
  40:	cset	w9, ne  // ne = any
  44:	and	w0, w9, #0x1
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x9, xzr
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	str	x1, [sp, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldur	x2, [x29, #-16]
  24:	mov	x1, x9
  28:	str	x8, [sp, #16]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmPKc>
  30:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm8toStringB5cxx11ENS_5ErrorE:

0000000000000000 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  10:	add	x1, x1, #0x0
  14:	sub	x9, x29, #0x58
  18:	sub	x10, x29, #0x60
  1c:	add	x11, sp, #0x68
  20:	add	x12, sp, #0x58
  24:	stur	x8, [x29, #-8]
  28:	str	x0, [sp, #80]
  2c:	mov	x0, x9
  30:	str	x8, [sp, #72]
  34:	str	x1, [sp, #64]
  38:	str	x9, [sp, #56]
  3c:	str	x10, [sp, #48]
  40:	str	x11, [sp, #40]
  44:	str	x12, [sp, #32]
  48:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  4c:	ldr	x0, [sp, #80]
  50:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  54:	ldr	x8, [sp, #48]
  58:	str	x0, [sp, #24]
  5c:	mov	x0, x8
  60:	ldr	x1, [sp, #24]
  64:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  68:	ldr	x8, [sp, #56]
  6c:	str	x8, [sp, #104]
  70:	ldr	x0, [sp, #48]
  74:	ldr	x1, [sp, #40]
  78:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  7c:	ldr	x0, [sp, #48]
  80:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  84:	ldr	x0, [sp, #56]
  88:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  8c:	ldr	x8, [sp, #56]
  90:	str	x0, [sp, #16]
  94:	mov	x0, x8
  98:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  9c:	ldr	x8, [sp, #32]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x8
  a8:	ldr	x1, [sp, #64]
  ac:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  b0:	ldr	x2, [sp, #88]
  b4:	ldr	x3, [sp, #96]
  b8:	ldr	x8, [sp, #72]
  bc:	ldr	x0, [sp, #16]
  c0:	ldr	x1, [sp, #8]
  c4:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  d0:	ldp	x29, x30, [sp, #208]
  d4:	add	sp, sp, #0xe0
  d8:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC2EOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	str	x8, [x9]
  20:	mov	x0, x9
  24:	mov	w10, #0x1                   	// #1
  28:	and	w1, w10, #0x1
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  3c:	ldr	x8, [sp, #8]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp]
  4c:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm5ErrorD2Ev>
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZN4llvm5ErrorD2Ev>
  28:	str	x0, [sp, #8]
  2c:	cbz	x0, 44 <_ZN4llvm5ErrorD2Ev+0x44>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9, #8]
  3c:	mov	x0, x8
  40:	blr	x9
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN5clang7tooling12ReplacementsD2Ev:

0000000000000000 <_ZN5clang7tooling12ReplacementsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN5clang7tooling12ReplacementsD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_:

0000000000000000 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #32]
  24:	str	x9, [sp, #24]
  28:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  2c:	ldur	x8, [x29, #-16]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  3c:	ldr	x8, [sp, #32]
  40:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #32]
  50:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  5c:	ldur	x0, [x29, #-16]
  60:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  64:	stur	x0, [x29, #-32]
  68:	ldur	x0, [x29, #-16]
  6c:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  70:	str	x0, [sp, #40]
  74:	ldr	x8, [sp, #24]
  78:	ldr	x2, [x8]
  7c:	mov	x0, x8
  80:	str	x2, [sp, #8]
  84:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  88:	ldur	x8, [x29, #-32]
  8c:	ldr	x1, [sp, #40]
  90:	str	x0, [sp]
  94:	mov	x0, x8
  98:	ldr	x2, [sp, #8]
  9c:	ldr	x3, [sp]
  a0:	bl	0 <_ZNSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2ERKS5_>
  a4:	ldr	x8, [sp, #24]
  a8:	str	x0, [x8, #8]
  ac:	ldp	x29, x30, [sp, #80]
  b0:	add	sp, sp, #0x60
  b4:	ret

Disassembly of section .text._ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x28                  	// #40
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx14__alloc_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEES4_E17_S_select_on_copyERKS5_:

0000000000000000 <_ZN9__gnu_cxx14__alloc_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEES4_E17_S_select_on_copyERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx14__alloc_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEES4_E17_S_select_on_copyERKS5_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2EmRKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2EmRKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2EmRKS4_>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EEC2EmRKS4_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEED2Ev:

0000000000000000 <_ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x8, [sp]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE37select_on_container_copy_constructionERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE37select_on_container_copy_constructionERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE37select_on_container_copy_constructionERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEEC2ERKS3_:

0000000000000000 <_ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEEC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIN5clang7tooling12IncludeStyle15IncludeCategoryEEC2ERKS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE12_Vector_implC2ERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE12_Vector_implC2ERKS4_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE12_Vector_implC2ERKS4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE17_M_create_storageEm:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE17_M_create_storageEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE17_M_create_storageEm>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldr	x9, [x8]
  34:	str	x9, [x8, #8]
  38:	ldr	x9, [x8]
  3c:	ldr	x10, [sp, #16]
  40:	mov	x11, #0x28                  	// #40
  44:	mul	x10, x11, x10
  48:	add	x9, x9, x10
  4c:	str	x9, [x8, #16]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN5clang7tooling12IncludeStyle15IncludeCategoryESaIS3_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE8allocateERS4_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN5clang7tooling12IncludeStyle15IncludeCategoryEEE8allocateERS4_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x28                  	// #40
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3333333333333333    	// #3689348814741910323
   8:	movk	x8, #0x333, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN5clang7tooling12IncludeStyle15IncludeCategoryEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_:

0000000000000000 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x28
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZSt10_ConstructIN5clang7tooling12IncludeStyle15IncludeCategoryEJRKS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN5clang7tooling12IncludeStyle15IncludeCategoryEJRKS3_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN5clang7tooling12IncludeStyle15IncludeCategoryEJRKS3_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructIN5clang7tooling12IncludeStyle15IncludeCategoryEJRKS3_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN5clang7tooling12IncludeStyle15IncludeCategoryEEPT_RS4_:

0000000000000000 <_ZSt11__addressofIN5clang7tooling12IncludeStyle15IncludeCategoryEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN5clang7tooling12IncludeStyle15IncludeCategoryEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRKN5clang7tooling12IncludeStyle15IncludeCategoryEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN5clang7tooling12IncludeStyle15IncludeCategoryC2ERKS2_:

0000000000000000 <_ZN5clang7tooling12IncludeStyle15IncludeCategoryC2ERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	x8, [x8, #32]
  30:	ldr	x9, [sp, #8]
  34:	str	x8, [x9, #32]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	sub	x10, x29, #0x28
  18:	add	x11, sp, #0x30
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x2, [x29, #-40]
  28:	ldur	x12, [x29, #-24]
  2c:	add	x1, x12, #0x8
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x10, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	str	x12, [sp, #16]
  44:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  48:	ldr	x8, [x0]
  4c:	stur	x8, [x29, #-32]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [x8]
  58:	ldur	x10, [x29, #-32]
  5c:	add	x1, x9, x10
  60:	ldr	x9, [x8, #8]
  64:	ldur	x10, [x29, #-32]
  68:	subs	x9, x9, x10
  6c:	str	x9, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	ldr	x9, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	mov	x1, x9
  80:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  84:	ldr	x2, [x0]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x1                   	// #1
  10:	mov	x9, xzr
  14:	fmov	s0, #1.000000000000000000e+00
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	stur	x8, [x29, #-16]
  28:	str	x9, [sp, #24]
  2c:	str	s0, [sp, #20]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  38:	ldr	x8, [sp, #8]
  3c:	add	x9, x8, #0x30
  40:	str	x9, [x8]
  44:	ldur	x9, [x29, #-16]
  48:	str	x9, [x8, #8]
  4c:	add	x0, x8, #0x10
  50:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  54:	ldr	x8, [sp, #8]
  58:	str	xzr, [x8, #24]
  5c:	add	x0, x8, #0x20
  60:	ldr	s0, [sp, #20]
  64:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  68:	ldr	x8, [sp, #24]
  6c:	ldr	x9, [sp, #8]
  70:	str	x8, [x9, #48]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEEC2Ev:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8__detail15_Hash_node_baseC2Ev:

0000000000000000 <_ZNSt8__detail15_Hash_node_baseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt8__detail20_Prime_rehash_policyC2Ef:

0000000000000000 <_ZNSt8__detail20_Prime_rehash_policyC2Ef>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	s0, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	str	xzr, [x8, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEELb1EEC2Ev:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEELb1EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEC2Ev:

0000000000000000 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEED2Ev:

0000000000000000 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN5clang20SourceManagerForFile3getEv:

0000000000000000 <_ZN5clang20SourceManagerForFile3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN5clang20SourceManagerForFile3getEv>
  20:	tbnz	w0, #0, 28 <_ZN5clang20SourceManagerForFile3getEv+0x28>
  24:	b	2c <_ZN5clang20SourceManagerForFile3getEv+0x2c>
  28:	b	4c <_ZN5clang20SourceManagerForFile3getEv+0x4c>
  2c:	adrp	x0, 0 <_ZN5clang20SourceManagerForFile3getEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN5clang20SourceManagerForFile3getEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x76d                 	// #1901
  40:	adrp	x3, 0 <_ZN5clang20SourceManagerForFile3getEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	add	x0, x8, #0x10
  54:	bl	0 <_ZN5clang20SourceManagerForFile3getEv>
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZNK5clang13SourceManager13getMainFileIDEv:

0000000000000000 <_ZNK5clang13SourceManager13getMainFileIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	w9, [x8, #312]
  10:	str	w9, [sp, #12]
  14:	ldr	w9, [sp, #12]
  18:	mov	w0, w9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK5clang13SourceManager9getBufferENS_6FileIDEPb:

0000000000000000 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, #0x0                   	// #0
  10:	sub	x9, x29, #0x21
  14:	stur	w1, [x29, #-12]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	ldur	x10, [x29, #-24]
  24:	sturb	w8, [x29, #-33]
  28:	ldur	w8, [x29, #-12]
  2c:	str	w8, [sp, #44]
  30:	ldr	w8, [sp, #44]
  34:	mov	w1, w8
  38:	mov	x0, x10
  3c:	mov	x2, x9
  40:	str	x10, [sp, #32]
  44:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  48:	str	x0, [sp, #48]
  4c:	ldurb	w8, [x29, #-33]
  50:	tbnz	w8, #0, 60 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb+0x60>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  5c:	tbnz	w0, #0, 84 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb+0x84>
  60:	ldur	x8, [x29, #-32]
  64:	cbz	x8, 74 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb+0x74>
  68:	ldur	x8, [x29, #-32]
  6c:	mov	w9, #0x1                   	// #1
  70:	strb	w9, [x8]
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNK5clang13SourceManager24getFakeBufferForRecoveryEv>
  7c:	stur	x0, [x29, #-8]
  80:	b	dc <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb+0xdc>
  84:	ldr	x0, [sp, #48]
  88:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  8c:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  90:	ldr	x8, [sp, #32]
  94:	ldr	x1, [x8, #8]
  98:	str	x0, [sp, #24]
  9c:	mov	x0, x8
  a0:	str	x1, [sp, #16]
  a4:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  a8:	add	x8, sp, #0x28
  ac:	str	wzr, [sp, #40]
  b0:	str	x0, [sp, #8]
  b4:	mov	x0, x8
  b8:	bl	0 <_ZNK5clang13SourceManager9getBufferENS_6FileIDEPb>
  bc:	ldur	x4, [x29, #-32]
  c0:	ldr	w9, [sp, #40]
  c4:	mov	w3, w9
  c8:	ldr	x0, [sp, #24]
  cc:	ldr	x1, [sp, #16]
  d0:	ldr	x2, [sp, #8]
  d4:	bl	0 <_ZNK5clang6SrcMgr12ContentCache9getBufferERNS_17DiagnosticsEngineERNS_11FileManagerENS_14SourceLocationEPb>
  d8:	stur	x0, [x29, #-8]
  dc:	ldur	x0, [x29, #-8]
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZN5clang11LangOptionsD2Ev:

0000000000000000 <_ZN5clang11LangOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x1f8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x1e0
  28:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x1c8
  34:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x1a8
  40:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  44:	ldr	x8, [sp]
  48:	add	x0, x8, #0x190
  4c:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  50:	ldr	x8, [sp]
  54:	add	x0, x8, #0x170
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  5c:	ldr	x8, [sp]
  60:	add	x0, x8, #0x150
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  68:	ldr	x8, [sp]
  6c:	add	x0, x8, #0x130
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  74:	ldr	x8, [sp]
  78:	add	x0, x8, #0x110
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  80:	ldr	x8, [sp]
  84:	add	x0, x8, #0xe0
  88:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  8c:	ldr	x8, [sp]
  90:	add	x0, x8, #0xc8
  94:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  98:	ldr	x8, [sp]
  9c:	add	x0, x8, #0xb0
  a0:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  a4:	ldr	x8, [sp]
  a8:	add	x0, x8, #0x98
  ac:	bl	0 <_ZN5clang11LangOptionsD2Ev>
  b0:	ldp	x29, x30, [sp, #16]
  b4:	add	sp, sp, #0x20
  b8:	ret

Disassembly of section .text._ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE:

0000000000000000 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldrb	w9, [x8, #26]
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #8]
  24:	str	w10, [sp, #4]
  28:	tbnz	w9, #0, 30 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE+0x30>
  2c:	b	38 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE+0x44>
  40:	b	48 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE+0x48>
  44:	b	68 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE+0x68>
  48:	adrp	x0, 0 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xc3                  	// #195
  5c:	adrp	x3, 0 <_ZN5clang5Lexer15LexFromRawLexerERNS_5TokenE>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x1, [sp, #16]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN5clang5Lexer3LexERNS_5TokenE>
  74:	ldr	x8, [sp, #8]
  78:	ldr	x9, [x8, #688]
  7c:	ldr	x10, [x8, #120]
  80:	cmp	x9, x10
  84:	cset	w11, eq  // eq = none
  88:	and	w11, w11, #0x1
  8c:	mov	w0, w11
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x30
  98:	ret

Disassembly of section .text._ZNK4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEclES4_S6_S8_:

0000000000000000 <_ZNK4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEclES4_S6_S8_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [x8]
  24:	ldr	x0, [x8, #8]
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	str	x9, [sp, #32]
  38:	bl	0 <_ZNK4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEclES4_S6_S8_>
  3c:	ldur	x8, [x29, #-24]
  40:	str	x0, [sp, #24]
  44:	mov	x0, x8
  48:	bl	0 <_ZNK4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEclES4_S6_S8_>
  4c:	ldur	x8, [x29, #-32]
  50:	str	x0, [sp, #16]
  54:	mov	x0, x8
  58:	bl	0 <_ZNK4llvm12function_refIFjRKN5clang13SourceManagerERNS1_5LexerERNS1_5TokenEEEclES4_S6_S8_>
  5c:	ldr	x8, [sp, #40]
  60:	str	x0, [sp, #8]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	ldr	x9, [sp, #32]
  78:	blr	x9
  7c:	ldp	x29, x30, [sp, #80]
  80:	add	sp, sp, #0x60
  84:	ret

Disassembly of section .text._ZN5clang5LexerD2Ev:

0000000000000000 <_ZN5clang5LexerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN5clang5LexerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x88
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN5clang5LexerD2Ev>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN5clang5LexerD2Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN5clang20SourceManagerForFileD2Ev:

0000000000000000 <_ZN5clang20SourceManagerForFileD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN5clang20SourceManagerForFileD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x8
  28:	bl	0 <_ZN5clang20SourceManagerForFileD2Ev>
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZN5clang20SourceManagerForFileD2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN5clang13SourceManagerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN5clang13SourceManagerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb:

0000000000000000 <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	w1, [x29, #-12]
  10:	str	x0, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	ldr	x8, [sp, #24]
  1c:	ldur	w9, [x29, #-12]
  20:	str	x8, [sp, #8]
  24:	cbz	w9, 38 <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb+0x38>
  28:	ldur	w8, [x29, #-12]
  2c:	mov	w9, #0xffffffff            	// #-1
  30:	cmp	w8, w9
  34:	b.ne	68 <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb+0x68>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	cbz	x8, 4c <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb+0x4c>
  40:	ldr	x8, [sp, #16]
  44:	mov	w9, #0x1                   	// #1
  48:	strb	w9, [x8]
  4c:	ldr	x8, [sp, #8]
  50:	add	x0, x8, #0xc8
  54:	mov	x9, xzr
  58:	mov	x1, x9
  5c:	bl	0 <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb>
  60:	stur	x0, [x29, #-8]
  64:	b	7c <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb+0x7c>
  68:	ldur	w1, [x29, #-12]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZNK5clang13SourceManager12getSLocEntryENS_6FileIDEPb>
  78:	stur	x0, [x29, #-8]
  7c:	ldur	x0, [x29, #-8]
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZNK5clang6SrcMgr9SLocEntry6isFileEv:

0000000000000000 <_ZNK5clang6SrcMgr9SLocEntry6isFileEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK5clang6SrcMgr9SLocEntry6isFileEv>
  18:	eor	w8, w0, #0x1
  1c:	and	w0, w8, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK5clang6SrcMgr9SLocEntry7getFileEv:

0000000000000000 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv+0x30>
  2c:	b	38 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv+0x44>
  40:	b	48 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv+0x48>
  44:	b	68 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv+0x68>
  48:	adrp	x0, 0 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x1c8                 	// #456
  5c:	adrp	x3, 0 <_ZNK5clang6SrcMgr9SLocEntry7getFileEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x8, [sp, #16]
  6c:	add	x0, x8, #0x8
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZNK5clang6SrcMgr8FileInfo15getContentCacheEv:

0000000000000000 <_ZNK5clang6SrcMgr8FileInfo15getContentCacheEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNK5clang6SrcMgr8FileInfo15getContentCacheEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK5clang13SourceManager14getFileManagerEv:

0000000000000000 <_ZNK5clang13SourceManager14getFileManagerEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN5clang14SourceLocationC2Ev:

0000000000000000 <_ZN5clang14SourceLocationC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	wzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x28                  	// #40
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK5clang13SourceManager16getSLocEntryByIDEiPb:

0000000000000000 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0xffffffff            	// #-1
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	str	x2, [sp, #16]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	w10, [x29, #-20]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	w10, w8
  2c:	str	x9, [sp, #8]
  30:	str	w11, [sp, #4]
  34:	b.eq	40 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0x40>  // b.none
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0x4c>
  48:	b	50 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0x50>
  4c:	b	70 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0x70>
  50:	adrp	x0, 0 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x6f1                 	// #1777
  64:	adrp	x3, 0 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldur	w8, [x29, #-20]
  74:	cmp	w8, #0x0
  78:	cset	w8, ge  // ge = tcont
  7c:	tbnz	w8, #0, 98 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0x98>
  80:	ldur	w1, [x29, #-20]
  84:	ldr	x2, [sp, #16]
  88:	ldr	x0, [sp, #8]
  8c:	bl	0 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>
  90:	stur	x0, [x29, #-8]
  94:	b	ac <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb+0xac>
  98:	ldur	w1, [x29, #-20]
  9c:	ldr	x2, [sp, #16]
  a0:	ldr	x0, [sp, #8]
  a4:	bl	0 <_ZNK5clang13SourceManager16getSLocEntryByIDEiPb>
  a8:	stur	x0, [x29, #-8]
  ac:	ldur	x0, [x29, #-8]
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK5clang13SourceManager22getLoadedSLocEntryByIDEiPb:

0000000000000000 <_ZNK5clang13SourceManager22getLoadedSLocEntryByIDEiPb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	str	x2, [sp, #8]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	subs	w8, w8, w9
  28:	subs	w1, w8, #0x2
  2c:	ldr	x2, [sp, #8]
  30:	bl	0 <_ZNK5clang13SourceManager22getLoadedSLocEntryByIDEiPb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK5clang13SourceManager17getLocalSLocEntryEjPb:

0000000000000000 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	w9, [x29, #-12]
  20:	mov	w10, w9
  24:	add	x0, x8, #0xc8
  28:	str	x8, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	bl	0 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>
  34:	mov	w9, #0x0                   	// #0
  38:	ldr	x8, [sp, #8]
  3c:	cmp	x8, x0
  40:	str	w9, [sp, #4]
  44:	b.cs	50 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb+0x50>  // b.hs, b.nlast
  48:	mov	w8, #0x1                   	// #1
  4c:	str	w8, [sp, #4]
  50:	ldr	w8, [sp, #4]
  54:	tbnz	w8, #0, 5c <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb+0x5c>
  58:	b	60 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb+0x60>
  5c:	b	80 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb+0x80>
  60:	adrp	x0, 0 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>
  64:	add	x0, x0, #0x0
  68:	adrp	x1, 0 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>
  6c:	add	x1, x1, #0x0
  70:	mov	w2, #0x693                 	// #1683
  74:	adrp	x3, 0 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>
  78:	add	x3, x3, #0x0
  7c:	bl	0 <__assert_fail>
  80:	ldr	x8, [sp, #16]
  84:	add	x0, x8, #0xc8
  88:	ldur	w9, [x29, #-12]
  8c:	mov	w1, w9
  90:	bl	0 <_ZNK5clang13SourceManager17getLocalSLocEntryEjPb>
  94:	ldp	x29, x30, [sp, #48]
  98:	add	sp, sp, #0x40
  9c:	ret

Disassembly of section .text._ZNK5clang13SourceManager18getLoadedSLocEntryEjPb:

0000000000000000 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	str	x2, [sp, #32]
  18:	ldur	x8, [x29, #-16]
  1c:	ldur	w9, [x29, #-20]
  20:	mov	w10, w9
  24:	add	x0, x8, #0xd8
  28:	str	x8, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  34:	mov	w9, #0x0                   	// #0
  38:	ldr	x8, [sp, #16]
  3c:	cmp	x8, x0
  40:	str	w9, [sp, #12]
  44:	b.cs	50 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0x50>  // b.hs, b.nlast
  48:	mov	w8, #0x1                   	// #1
  4c:	str	w8, [sp, #12]
  50:	ldr	w8, [sp, #12]
  54:	tbnz	w8, #0, 5c <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0x5c>
  58:	b	60 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0x60>
  5c:	b	80 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0x80>
  60:	adrp	x0, 0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  64:	add	x0, x0, #0x0
  68:	adrp	x1, 0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  6c:	add	x1, x1, #0x0
  70:	mov	w2, #0x69d                 	// #1693
  74:	adrp	x3, 0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  78:	add	x3, x3, #0x0
  7c:	bl	0 <__assert_fail>
  80:	ldr	x8, [sp, #24]
  84:	add	x0, x8, #0xf0
  88:	ldur	w1, [x29, #-20]
  8c:	bl	0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  90:	tbnz	w0, #0, 98 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0x98>
  94:	b	b4 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0xb4>
  98:	ldr	x8, [sp, #24]
  9c:	add	x0, x8, #0xd8
  a0:	ldur	w9, [x29, #-20]
  a4:	mov	w1, w9
  a8:	bl	0 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb>
  ac:	stur	x0, [x29, #-8]
  b0:	b	c8 <_ZNK5clang13SourceManager18getLoadedSLocEntryEjPb+0xc8>
  b4:	ldur	w1, [x29, #-20]
  b8:	ldr	x2, [sp, #32]
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK5clang13SourceManager13loadSLocEntryEjPb>
  c4:	stur	x0, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #64]
  d0:	add	sp, sp, #0x50
  d4:	ret

Disassembly of section .text._ZNK4llvm9BitVectorixEj:

0000000000000000 <_ZNK4llvm9BitVectorixEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	ldr	w10, [x8, #16]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	w9, w10
  28:	str	x8, [sp, #16]
  2c:	str	w11, [sp, #12]
  30:	b.cs	3c <_ZNK4llvm9BitVectorixEj+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #12]
  3c:	ldr	w8, [sp, #12]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm9BitVectorixEj+0x48>
  44:	b	4c <_ZNK4llvm9BitVectorixEj+0x4c>
  48:	b	6c <_ZNK4llvm9BitVectorixEj+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm9BitVectorixEj>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm9BitVectorixEj>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x1f0                 	// #496
  60:	adrp	x3, 0 <_ZNK4llvm9BitVectorixEj>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldur	w8, [x29, #-12]
  70:	mov	w9, #0x40                  	// #64
  74:	udiv	w10, w8, w9
  78:	mul	w10, w10, w9
  7c:	subs	w8, w8, w10
  80:	mov	x11, #0x1                   	// #1
  84:	mov	w12, w8
  88:	lsl	x11, x11, x12
  8c:	str	x11, [sp, #24]
  90:	ldur	w8, [x29, #-12]
  94:	udiv	w8, w8, w9
  98:	mov	w11, w8
  9c:	ubfx	x1, x11, #0, #32
  a0:	ldr	x0, [sp, #16]
  a4:	bl	0 <_ZNK4llvm9BitVectorixEj>
  a8:	ldr	x11, [x0]
  ac:	ldr	x12, [sp, #24]
  b0:	tst	x11, x12
  b4:	cset	w8, ne  // ne = any
  b8:	and	w0, w8, #0x1
  bc:	ldp	x29, x30, [sp, #48]
  c0:	add	sp, sp, #0x40
  c4:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x28                  	// #40
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefImEixEm:

0000000000000000 <_ZNK4llvm15MutableArrayRefImEixEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNK4llvm15MutableArrayRefImEixEm>
  2c:	mov	w10, #0x0                   	// #0
  30:	ldr	x8, [sp, #16]
  34:	cmp	x8, x0
  38:	str	w10, [sp, #12]
  3c:	b.cs	48 <_ZNK4llvm15MutableArrayRefImEixEm+0x48>  // b.hs, b.nlast
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	tbnz	w8, #0, 54 <_ZNK4llvm15MutableArrayRefImEixEm+0x54>
  50:	b	58 <_ZNK4llvm15MutableArrayRefImEixEm+0x58>
  54:	b	78 <_ZNK4llvm15MutableArrayRefImEixEm+0x78>
  58:	adrp	x0, 0 <_ZNK4llvm15MutableArrayRefImEixEm>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZNK4llvm15MutableArrayRefImEixEm>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x1ab                 	// #427
  6c:	adrp	x3, 0 <_ZNK4llvm15MutableArrayRefImEixEm>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm15MutableArrayRefImEixEm>
  80:	ldur	x8, [x29, #-16]
  84:	mov	x9, #0x8                   	// #8
  88:	mul	x8, x9, x8
  8c:	add	x0, x0, x8
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefImE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefImE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefImE4dataEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefImE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefImE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefImE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefImE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang6SrcMgr9SLocEntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK5clang6SrcMgr9SLocEntry11isExpansionEv:

0000000000000000 <_ZNK5clang6SrcMgr9SLocEntry11isExpansionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	lsr	w9, w9, #31
  14:	cmp	w9, #0x0
  18:	cset	w9, ne  // ne = any
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPKN5clang6SrcMgr12ContentCacheELj3ENS2_18CharacteristicKindENS_21PointerLikeTypeTraitsIS5_EENS_18PointerIntPairInfoIS5_Lj3ES8_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPKN5clang6SrcMgr12ContentCacheELj3ENS2_18CharacteristicKindENS_21PointerLikeTypeTraitsIS5_EENS_18PointerIntPairInfoIS5_Lj3ES8_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPKN5clang6SrcMgr12ContentCacheELj3ENS2_18CharacteristicKindENS_21PointerLikeTypeTraitsIS5_EENS_18PointerIntPairInfoIS5_Lj3ES8_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPKN5clang6SrcMgr12ContentCacheELj3ENS_21PointerLikeTypeTraitsIS5_EEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPKN5clang6SrcMgr12ContentCacheELj3ENS_21PointerLikeTypeTraitsIS5_EEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xfffffffffffffff8
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPKN5clang6SrcMgr12ContentCacheELj3ENS_21PointerLikeTypeTraitsIS5_EEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPKN5clang6SrcMgr12ContentCacheEE18getFromVoidPointerEPKv:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPKN5clang6SrcMgr12ContentCacheEE18getFromVoidPointerEPKv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm21PointerLikeTypeTraitsIPKN5clang6SrcMgr12ContentCacheEE18getFromVoidPointerEPKv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPN5clang6SrcMgr12ContentCacheEE18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPN5clang6SrcMgr12ContentCacheEE18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm6TripleESaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm6TripleESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm6TripleESaIS1_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm6TripleESaIS1_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm6TripleESaIS1_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN5clang14CommentOptionsD2Ev:

0000000000000000 <_ZN5clang14CommentOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN5clang14CommentOptionsD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm6TripleES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm6TripleES1_EvT_S3_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm6TripleES1_EvT_S3_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x38                  	// #56
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm6TripleEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm6TripleEEvT_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm6TripleEEvT_S3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x38
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm6TripleEEEvT_S5_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIN4llvm6TripleEEvPT_:

0000000000000000 <_ZSt8_DestroyIN4llvm6TripleEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyIN4llvm6TripleEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm6TripleEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm6TripleEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm6TripleESaIS1_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm6TripleEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm6TripleEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm6TripleEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm6TripleEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm6TripleEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIN4llvm6TripleEED2Ev:

0000000000000000 <_ZNSaIN4llvm6TripleEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm6TripleEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm6TripleEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm6TripleEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt7forwardIRKN5clang13SourceManagerEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN5clang13SourceManagerEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN5clang5LexerEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN5clang5LexerEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN5clang5TokenEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN5clang5TokenEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN5clang17PreprocessorLexerD2Ev:

0000000000000000 <_ZN5clang17PreprocessorLexerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN5clang17PreprocessorLexerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x40
  28:	bl	0 <_ZN5clang17PreprocessorLexerD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIN5clang17PPConditionalInfoELj4EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang17PPConditionalInfoELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang17PPConditionalInfoELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIN5clang17PPConditionalInfoEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIN5clang17PPConditionalInfoEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIN5clang17PPConditionalInfoEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIN5clang17PPConditionalInfoEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIN5clang17PPConditionalInfoEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang17PPConditionalInfoEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN5clang13SourceManagerESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN5clang13SourceManagerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN5clang13SourceManagerEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN5clang13SourceManagerEEclEPS1_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN5clang13SourceManagerD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN5clang13SourceManagerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN5clang13SourceManagerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN5clang13SourceManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN5clang13SourceManagerESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN5clang13SourceManagerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN5clang13SourceManagerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang13SourceManagerESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN5clang13SourceManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN5clang13SourceManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang13SourceManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang13SourceManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang13SourceManagerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang13SourceManagerEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang13SourceManagerEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN5clang13SourceManagerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN5clang13SourceManagerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN5clang17DiagnosticsEngineEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN5clang17DiagnosticsEngineEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN5clang17DiagnosticsEngineEEclEPS1_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN5clang17DiagnosticsEngineD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN5clang17DiagnosticsEngineEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN5clang17DiagnosticsEngineEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN5clang17DiagnosticsEngineEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN5clang17DiagnosticsEngineEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN5clang17DiagnosticsEngineEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN5clang17DiagnosticsEngineELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN5clang17DiagnosticsEngineELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang17DiagnosticsEngineESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN5clang17DiagnosticsEngineESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN5clang17DiagnosticsEngineEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang17DiagnosticsEngineEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang17DiagnosticsEngineEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang17DiagnosticsEngineEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang17DiagnosticsEngineEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang17DiagnosticsEngineEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN5clang17DiagnosticsEngineEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN5clang17DiagnosticsEngineEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN5clang11FileManagerESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN5clang11FileManagerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN5clang11FileManagerEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN5clang11FileManagerEEclEPS1_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN5clang11FileManagerD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN5clang11FileManagerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN5clang11FileManagerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN5clang11FileManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN5clang11FileManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN5clang11FileManagerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN5clang11FileManagerESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN5clang11FileManagerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN5clang11FileManagerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN5clang11FileManagerESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN5clang11FileManagerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN5clang11FileManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang11FileManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN5clang11FileManagerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang11FileManagerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang11FileManagerEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN5clang11FileManagerEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN5clang11FileManagerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN5clang11FileManagerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK5clang13SourceManager13getFileOffsetENS_14SourceLocationE:

0000000000000000 <_ZNK5clang13SourceManager13getFileOffsetENS_14SourceLocationE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w1, [x29, #-4]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	w8, [x29, #-4]
  1c:	str	w8, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	mov	w1, w8
  28:	bl	0 <_ZNK5clang13SourceManager13getFileOffsetENS_14SourceLocationE>
  2c:	str	x0, [sp, #8]
  30:	ldr	w0, [sp, #12]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK5clang5Token11getLocationEv:

0000000000000000 <_ZNK5clang5Token11getLocationEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x8, [sp]
  14:	ldr	w0, [x8]
  18:	bl	0 <_ZNK5clang5Token11getLocationEv>
  1c:	stur	w0, [x29, #-4]
  20:	ldur	w9, [x29, #-4]
  24:	mov	w0, w9
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_:

0000000000000000 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	stur	x3, [x29, #-32]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_>
  2c:	tbnz	w0, #0, 34 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_+0x34>
  30:	b	38 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_+0x38>
  34:	bl	0 <_ZSt25__throw_bad_function_callv>
  38:	ldr	x8, [sp, #40]
  3c:	ldr	x9, [x8, #24]
  40:	ldur	x0, [x29, #-16]
  44:	str	x9, [sp, #32]
  48:	bl	0 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_>
  4c:	ldur	x8, [x29, #-24]
  50:	str	x0, [sp, #24]
  54:	mov	x0, x8
  58:	bl	0 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_>
  5c:	ldur	x1, [x29, #-32]
  60:	str	x0, [sp, #16]
  64:	mov	x0, x1
  68:	bl	0 <_ZNKSt8functionIFjRKN5clang13SourceManagerERNS0_5LexerENS0_5TokenEEEclES3_S5_S6_>
  6c:	ldr	x8, [sp, #40]
  70:	str	x0, [sp, #8]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #24]
  7c:	ldr	x2, [sp, #16]
  80:	ldr	x3, [sp, #8]
  84:	ldr	x9, [sp, #32]
  88:	blr	x9
  8c:	ldp	x29, x30, [sp, #80]
  90:	add	sp, sp, #0x60
  94:	ret

Disassembly of section .text._ZNK5clang5Token2isENS_3tok9TokenKindE:

0000000000000000 <_ZNK5clang5Token2isENS_3tok9TokenKindE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strh	w1, [sp, #6]
   c:	ldr	x8, [sp, #8]
  10:	ldrh	w9, [x8, #16]
  14:	ldrh	w10, [sp, #6]
  18:	cmp	w9, w10
  1c:	cset	w9, eq  // eq = none
  20:	and	w0, w9, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE:

0000000000000000 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	w8, #0x0                   	// #0
  10:	sub	x2, x29, #0x21
  14:	stur	w1, [x29, #-12]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	ldur	w10, [x29, #-12]
  24:	stur	w10, [x29, #-32]
  28:	ldur	w10, [x29, #-32]
  2c:	mov	w1, w10
  30:	mov	x0, x9
  34:	str	w8, [sp, #36]
  38:	str	x2, [sp, #24]
  3c:	str	x9, [sp, #16]
  40:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  44:	stur	w0, [x29, #-28]
  48:	ldr	w8, [sp, #36]
  4c:	sturb	w8, [x29, #-33]
  50:	ldur	w10, [x29, #-28]
  54:	stur	w10, [x29, #-52]
  58:	ldur	w10, [x29, #-52]
  5c:	mov	w1, w10
  60:	ldr	x0, [sp, #16]
  64:	ldr	x2, [sp, #24]
  68:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  6c:	stur	x0, [x29, #-48]
  70:	ldurb	w8, [x29, #-33]
  74:	tbnz	w8, #0, 7c <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE+0x7c>
  78:	b	b4 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE+0xb4>
  7c:	add	x8, sp, #0x30
  80:	str	wzr, [sp, #48]
  84:	mov	x0, x8
  88:	str	x8, [sp, #8]
  8c:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  90:	add	x1, sp, #0x2c
  94:	str	wzr, [sp, #44]
  98:	ldr	x0, [sp, #8]
  9c:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  a0:	add	x1, sp, #0x34
  a4:	stur	x0, [sp, #52]
  a8:	sub	x0, x29, #0x8
  ac:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  b0:	b	e8 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE+0xe8>
  b4:	sub	x0, x29, #0xc
  b8:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  bc:	ldur	x8, [x29, #-48]
  c0:	str	w0, [sp, #4]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  cc:	ldr	w9, [sp, #4]
  d0:	subs	w10, w9, w0
  d4:	add	x1, sp, #0x28
  d8:	str	w10, [sp, #40]
  dc:	sub	x0, x29, #0x1c
  e0:	bl	0 <_ZNK5clang13SourceManager16getDecomposedLocENS_14SourceLocationE>
  e4:	stur	x0, [x29, #-8]
  e8:	ldur	x0, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #112]
  f0:	add	sp, sp, #0x80
  f4:	ret

Disassembly of section .text._ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE:

0000000000000000 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	stur	w1, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x9, [sp]
  24:	bl	0 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE>
  28:	str	w0, [sp, #12]
  2c:	ldr	x8, [sp]
  30:	ldr	w10, [x8, #272]
  34:	str	w10, [sp, #8]
  38:	ldr	w2, [sp, #12]
  3c:	ldr	w10, [sp, #8]
  40:	mov	w1, w10
  44:	mov	x0, x8
  48:	bl	0 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE>
  4c:	tbnz	w0, #0, 54 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE+0x54>
  50:	b	64 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE+0x64>
  54:	ldr	x8, [sp]
  58:	ldr	w9, [x8, #272]
  5c:	stur	w9, [x29, #-4]
  60:	b	74 <_ZNK5clang13SourceManager9getFileIDENS_14SourceLocationE+0x74>
  64:	ldr	w1, [sp, #12]
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNK5clang13SourceManager13getFileIDSlowEj>
  70:	stur	w0, [x29, #-4]
  74:	ldur	w8, [x29, #-4]
  78:	mov	w0, w8
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZSt9make_pairIN5clang6FileIDEiESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_:

0000000000000000 <_ZSt9make_pairIN5clang6FileIDEiESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZSt9make_pairIN5clang6FileIDEiESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIN5clang6FileIDEiESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZSt9make_pairIN5clang6FileIDEiESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  4c:	ldur	x0, [x29, #-8]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN5clang6FileIDC2Ev:

0000000000000000 <_ZN5clang6FileIDC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	wzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt4pairIN5clang6FileIDEjEC2IS1_iLb1EEEOS_IT_T0_E:

0000000000000000 <_ZNSt4pairIN5clang6FileIDEjEC2IS1_iLb1EEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt4pairIN5clang6FileIDEjEC2IS1_iLb1EEEOS_IT_T0_E>
  24:	ldr	w9, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	w9, [x8]
  30:	ldr	x10, [sp, #16]
  34:	add	x0, x10, #0x4
  38:	bl	0 <_ZNSt4pairIN5clang6FileIDEjEC2IS1_iLb1EEEOS_IT_T0_E>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp, #8]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt9make_pairIRN5clang6FileIDEjESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIRN5clang6FileIDEjESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZSt9make_pairIRN5clang6FileIDEjESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIRN5clang6FileIDEjESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZSt9make_pairIRN5clang6FileIDEjESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  4c:	ldur	x0, [x29, #-8]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNK5clang14SourceLocation9getOffsetEv:

0000000000000000 <_ZNK5clang14SourceLocation9getOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	and	w0, w9, #0x7fffffff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK5clang6SrcMgr9SLocEntry9getOffsetEv:

0000000000000000 <_ZNK5clang6SrcMgr9SLocEntry9getOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	and	w0, w9, #0x7fffffff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj:

0000000000000000 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, xzr
  10:	stur	w1, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	w2, [x29, #-20]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	w10, [x29, #-8]
  24:	str	w10, [sp, #28]
  28:	ldr	w10, [sp, #28]
  2c:	mov	w1, w10
  30:	mov	x0, x9
  34:	mov	x2, x8
  38:	str	x9, [sp, #16]
  3c:	bl	0 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>
  40:	str	x0, [sp, #32]
  44:	ldur	w10, [x29, #-20]
  48:	ldr	x0, [sp, #32]
  4c:	str	w10, [sp, #12]
  50:	bl	0 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>
  54:	ldr	w10, [sp, #12]
  58:	cmp	w10, w0
  5c:	b.cs	70 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0x70>  // b.hs, b.nlast
  60:	mov	w8, wzr
  64:	and	w8, w8, #0x1
  68:	sturb	w8, [x29, #-1]
  6c:	b	10c <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0x10c>
  70:	ldur	w8, [x29, #-8]
  74:	mov	w9, #0xfffffffe            	// #-2
  78:	cmp	w8, w9
  7c:	b.ne	90 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0x90>  // b.any
  80:	mov	w8, #0x1                   	// #1
  84:	and	w8, w8, #0x1
  88:	sturb	w8, [x29, #-1]
  8c:	b	10c <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0x10c>
  90:	ldur	w8, [x29, #-8]
  94:	add	w8, w8, #0x1
  98:	ldr	x9, [sp, #16]
  9c:	add	x0, x9, #0xc8
  a0:	str	w8, [sp, #8]
  a4:	bl	0 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>
  a8:	ldr	w8, [sp, #8]
  ac:	cmp	w8, w0
  b0:	b.ne	d4 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0xd4>  // b.any
  b4:	ldur	w8, [x29, #-20]
  b8:	ldr	x9, [sp, #16]
  bc:	ldr	w10, [x9, #232]
  c0:	cmp	w8, w10
  c4:	cset	w8, cc  // cc = lo, ul, last
  c8:	and	w8, w8, #0x1
  cc:	sturb	w8, [x29, #-1]
  d0:	b	10c <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj+0x10c>
  d4:	ldur	w8, [x29, #-20]
  d8:	ldur	w9, [x29, #-8]
  dc:	add	w1, w9, #0x1
  e0:	ldr	x0, [sp, #16]
  e4:	mov	x10, xzr
  e8:	mov	x2, x10
  ec:	str	w8, [sp, #4]
  f0:	bl	0 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>
  f4:	bl	0 <_ZNK5clang13SourceManager16isOffsetInFileIDENS_6FileIDEj>
  f8:	ldr	w8, [sp, #4]
  fc:	cmp	w8, w0
 100:	cset	w9, cc  // cc = lo, ul, last
 104:	and	w9, w9, #0x1
 108:	sturb	w9, [x29, #-1]
 10c:	ldurb	w8, [x29, #-1]
 110:	and	w0, w8, #0x1
 114:	ldp	x29, x30, [sp, #64]
 118:	add	sp, sp, #0x50
 11c:	ret

Disassembly of section .text._ZSt7forwardIN5clang6FileIDEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN5clang6FileIDEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN5clang6FileIDEiEC2IS1_iLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN5clang6FileIDEiEC2IS1_iLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN5clang6FileIDEiEC2IS1_iLb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN5clang6FileIDEiEC2IS1_iLb1EEEOT_OT0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt7forwardIRN5clang6FileIDEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN5clang6FileIDEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN5clang6FileIDEjEC2IRS1_jLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN5clang6FileIDEjEC2IRS1_jLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN5clang6FileIDEjEC2IRS1_jLb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN5clang6FileIDEjEC2IRS1_jLb1EEEOT_OT0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN5clang14SourceLocation18getFromRawEncodingEj:

0000000000000000 <_ZN5clang14SourceLocation18getFromRawEncodingEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	sub	x8, x29, #0x4
  10:	str	w0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN5clang14SourceLocation18getFromRawEncodingEj>
  1c:	ldr	w9, [sp, #8]
  20:	stur	w9, [x29, #-4]
  24:	ldur	w9, [x29, #-4]
  28:	mov	w0, w9
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt14_Function_base8_M_emptyEv:

0000000000000000 <_ZNKSt14_Function_base8_M_emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #16]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt7forwardIN5clang5TokenEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN5clang5TokenEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt14_Function_baseC2Ev:

0000000000000000 <_ZNSt14_Function_baseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9, #16]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNKSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK5clang5Token16getRawIdentifierEv:

0000000000000000 <_ZNK5clang5Token16getRawIdentifierEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	mov	x0, x8
  18:	mov	w1, #0x6                   	// #6
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZNK5clang5Token16getRawIdentifierEv>
  24:	tbnz	w0, #0, 2c <_ZNK5clang5Token16getRawIdentifierEv+0x2c>
  28:	b	30 <_ZNK5clang5Token16getRawIdentifierEv+0x30>
  2c:	b	50 <_ZNK5clang5Token16getRawIdentifierEv+0x50>
  30:	adrp	x0, 0 <_ZNK5clang5Token16getRawIdentifierEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK5clang5Token16getRawIdentifierEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xce                  	// #206
  44:	adrp	x3, 0 <_ZNK5clang5Token16getRawIdentifierEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp, #16]
  54:	ldr	x1, [x8, #8]
  58:	mov	x0, x8
  5c:	str	x1, [sp, #8]
  60:	bl	0 <_ZNK5clang5Token16getRawIdentifierEv>
  64:	mov	w8, w0
  68:	ubfx	x2, x8, #0, #32
  6c:	sub	x0, x29, #0x10
  70:	ldr	x1, [sp, #8]
  74:	bl	0 <_ZNK5clang5Token16getRawIdentifierEv>
  78:	ldur	x0, [x29, #-16]
  7c:	ldur	x1, [x29, #-8]
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_9StringRefEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_9StringRefEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_9StringRefEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_9StringRefEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINS_9StringRefEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_9StringRefEEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK5clang5Token9getLengthEv:

0000000000000000 <_ZNK5clang5Token9getLengthEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK5clang5Token9getLengthEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 34 <_ZNK5clang5Token9getLengthEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZNK5clang5Token9getLengthEv+0x40>
  3c:	b	44 <_ZNK5clang5Token9getLengthEv+0x44>
  40:	b	64 <_ZNK5clang5Token9getLengthEv+0x64>
  44:	adrp	x0, 0 <_ZNK5clang5Token9getLengthEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZNK5clang5Token9getLengthEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x82                  	// #130
  58:	adrp	x3, 0 <_ZNK5clang5Token9getLengthEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x8, [sp, #16]
  68:	ldr	w0, [x8, #4]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK5clang5Token12isAnnotationEv:

0000000000000000 <_ZNK5clang5Token12isAnnotationEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK5clang5Token12isAnnotationEv>
  18:	bl	0 <_ZN5clang3tok12isAnnotationENS0_9TokenKindE>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK5clang5Token7getKindEv:

0000000000000000 <_ZNK5clang5Token7getKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_9StringRefEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_9StringRefEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_9StringRefEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #16]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_9StringRefEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINS_9StringRefEE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_9StringRefEE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #16]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9StringRefEEC2EOS1_:

0000000000000000 <_ZN4llvm8OptionalINS_9StringRefEEC2EOS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINS_9StringRefEEC2EOS1_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINS_9StringRefEEC2EOS1_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_>
  30:	ldr	q0, [x0]
  34:	ldr	x9, [sp, #8]
  38:	str	q0, [x9]
  3c:	ldr	w8, [sp, #20]
  40:	strb	w8, [x9, #16]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #16]
  18:	str	x8, [sp]
  1c:	cbz	x9, 38 <_ZNSt14_Function_baseD2Ev+0x38>
  20:	ldr	x8, [sp]
  24:	ldr	x9, [x8, #16]
  28:	mov	x0, x8
  2c:	mov	x1, x8
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x9
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK5clang5Token5isNotENS_3tok9TokenKindE:

0000000000000000 <_ZNK5clang5Token5isNotENS_3tok9TokenKindE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strh	w1, [sp, #6]
   c:	ldr	x8, [sp, #8]
  10:	ldrh	w9, [x8, #16]
  14:	ldrh	w10, [sp, #6]
  18:	cmp	w9, w10
  1c:	cset	w9, ne  // ne = any
  20:	and	w0, w9, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x1                   	// #1
  10:	mov	x9, xzr
  14:	fmov	s0, #1.000000000000000000e+00
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	stur	x8, [x29, #-16]
  28:	str	x9, [sp, #24]
  2c:	str	s0, [sp, #20]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  38:	ldr	x8, [sp, #8]
  3c:	add	x9, x8, #0x30
  40:	str	x9, [x8]
  44:	ldur	x9, [x29, #-16]
  48:	str	x9, [x8, #8]
  4c:	add	x0, x8, #0x10
  50:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  54:	ldr	x8, [sp, #8]
  58:	str	xzr, [x8, #24]
  5c:	add	x0, x8, #0x20
  60:	ldr	s0, [sp, #20]
  64:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEEC2Ev>
  68:	ldr	x8, [sp, #24]
  6c:	ldr	x9, [sp, #8]
  70:	str	x8, [x9, #48]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEEC2Ev:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiiELb0EEEELb1EEC2Ev:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiiELb0EEEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiiELb0EEEELb1EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEC2Ev:

0000000000000000 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEEC2Ev:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE13_Rb_tree_implIS3_Lb1EEC2Ev:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE13_Rb_tree_implIS3_Lb1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE13_Rb_tree_implIS3_Lb1EEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE13_Rb_tree_implIS3_Lb1EEC2Ev>
  28:	ldr	x8, [sp]
  2c:	add	x0, x8, #0x8
  30:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE13_Rb_tree_implIS3_Lb1EEC2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSaISt13_Rb_tree_nodeIiEEC2Ev:

0000000000000000 <_ZNSaISt13_Rb_tree_nodeIiEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt13_Rb_tree_nodeIiEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt20_Rb_tree_key_compareISt4lessIiEEC2Ev:

0000000000000000 <_ZNSt20_Rb_tree_key_compareISt4lessIiEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15_Rb_tree_headerC2Ev:

0000000000000000 <_ZNSt15_Rb_tree_headerC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt15_Rb_tree_headerC2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15_Rb_tree_header8_M_resetEv:

0000000000000000 <_ZNSt15_Rb_tree_header8_M_resetEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9, #8]
  14:	str	x9, [x9, #16]
  18:	str	x9, [x9, #24]
  1c:	str	xzr, [x9, #32]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm9StringRef4trimES0_:

0000000000000000 <_ZNK4llvm9StringRef4trimES0_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	add	x8, sp, #0x38
  10:	stur	x1, [x29, #-32]
  14:	stur	x2, [x29, #-24]
  18:	stur	x0, [x29, #-40]
  1c:	ldur	x0, [x29, #-40]
  20:	ldur	q0, [x29, #-32]
  24:	str	q0, [sp, #32]
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x2, [sp, #40]
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZNK4llvm9StringRef4trimES0_>
  38:	str	x0, [sp, #56]
  3c:	str	x1, [sp, #64]
  40:	ldur	q0, [x29, #-32]
  44:	str	q0, [sp, #16]
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #24]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm9StringRef4trimES0_>
  58:	stur	x0, [x29, #-16]
  5c:	stur	x1, [x29, #-8]
  60:	ldur	x0, [x29, #-16]
  64:	ldur	x1, [x29, #-8]
  68:	ldp	x29, x30, [sp, #112]
  6c:	add	sp, sp, #0x80
  70:	ret

Disassembly of section .text._ZNK4llvm9StringRef5ltrimES0_:

0000000000000000 <_ZNK4llvm9StringRef5ltrimES0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x30
  14:	stur	x1, [x29, #-32]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x0, [x29, #-40]
  20:	ldur	x10, [x29, #-40]
  24:	add	x0, x10, #0x8
  28:	ldur	q0, [x29, #-32]
  2c:	str	q0, [sp, #32]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	str	x0, [sp, #24]
  3c:	mov	x0, x10
  40:	mov	x3, x8
  44:	str	x9, [sp, #16]
  48:	str	x10, [sp, #8]
  4c:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
  50:	str	x0, [sp, #48]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  60:	ldr	x1, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  6c:	stur	x0, [x29, #-16]
  70:	stur	x1, [x29, #-8]
  74:	ldur	x0, [x29, #-16]
  78:	ldur	x1, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #96]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZNK4llvm9StringRef5rtrimES0_:

0000000000000000 <_ZNK4llvm9StringRef5rtrimES0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x3, #0xffffffffffffffff    	// #-1
  10:	add	x8, sp, #0x30
  14:	stur	x1, [x29, #-32]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x0, [x29, #-40]
  20:	ldur	x9, [x29, #-40]
  24:	ldr	x10, [x9, #8]
  28:	add	x0, x9, #0x8
  2c:	ldur	q0, [x29, #-32]
  30:	str	q0, [sp, #32]
  34:	ldr	x1, [sp, #32]
  38:	ldr	x2, [sp, #40]
  3c:	str	x0, [sp, #24]
  40:	mov	x0, x9
  44:	str	x8, [sp, #16]
  48:	str	x9, [sp, #8]
  4c:	str	x10, [sp]
  50:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
  54:	add	x8, x0, #0x1
  58:	str	x8, [sp, #48]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZNK4llvm9StringRef5rtrimES0_>
  68:	ldr	x8, [x0]
  6c:	ldr	x9, [sp]
  70:	subs	x1, x9, x8
  74:	ldr	x0, [sp, #8]
  78:	bl	0 <_ZNK4llvm9StringRef5rtrimES0_>
  7c:	stur	x0, [x29, #-16]
  80:	stur	x1, [x29, #-8]
  84:	ldur	x0, [x29, #-16]
  88:	ldur	x1, [x29, #-8]
  8c:	ldp	x29, x30, [sp, #96]
  90:	add	sp, sp, #0x70
  94:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #72]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm19formatv_object_base3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm19formatv_object_base3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	add	x9, sp, #0x28
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x1, [x29, #-16]
  1c:	mov	w10, wzr
  20:	mov	w11, #0x1                   	// #1
  24:	and	w10, w10, #0x1
  28:	sturb	w10, [x29, #-17]
  2c:	mov	x0, x8
  30:	str	x8, [sp, #32]
  34:	str	x9, [sp, #24]
  38:	str	x1, [sp, #16]
  3c:	str	w11, [sp, #12]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [sp, #32]
  4c:	bl	0 <_ZNK4llvm19formatv_object_base3strB5cxx11Ev>
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #16]
  58:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_19formatv_object_baseE>
  5c:	ldr	x8, [sp, #24]
  60:	mov	x0, x8
  64:	bl	0 <_ZNK4llvm19formatv_object_base3strB5cxx11Ev>
  68:	ldr	w10, [sp, #12]
  6c:	and	w11, w10, w10
  70:	sturb	w11, [x29, #-17]
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  7c:	ldurb	w10, [x29, #-17]
  80:	tbnz	w10, #0, 8c <_ZNK4llvm19formatv_object_base3strB5cxx11Ev+0x8c>
  84:	ldr	x0, [sp, #32]
  88:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  8c:	ldp	x29, x30, [sp, #112]
  90:	add	sp, sp, #0x80
  94:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm18raw_string_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev:

0000000000000000 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm19formatv_object_baseD2Ev:

0000000000000000 <_ZN4llvm19formatv_object_baseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x28
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm19formatv_object_baseD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x10
  28:	bl	0 <_ZN4llvm19formatv_object_baseD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EED2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED2Ev:

0000000000000000 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6detail14format_adapterD2Ev:

0000000000000000 <_ZN4llvm6detail14format_adapterD2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm15ReplacementItemESaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm15ReplacementItemESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm15ReplacementItemESaIS1_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm15ReplacementItemESaIS1_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm15ReplacementItemESaIS1_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm15ReplacementItemES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm15ReplacementItemES1_EvT_S3_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm15ReplacementItemES1_EvT_S3_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm15ReplacementItemEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm15ReplacementItemEEvT_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm15ReplacementItemEEvT_S3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm15ReplacementItemEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm15ReplacementItemEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm15ReplacementItemESaIS1_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm15ReplacementItemEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm15ReplacementItemEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm15ReplacementItemEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm15ReplacementItemEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm15ReplacementItemEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIN4llvm15ReplacementItemEED2Ev:

0000000000000000 <_ZNSaIN4llvm15ReplacementItemEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm15ReplacementItemEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm15ReplacementItemEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm15ReplacementItemEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm6detail14format_adapterES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPN4llvm6detail14format_adapterES3_EvT_S5_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPPN4llvm6detail14format_adapterES3_EvT_S5_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm6detail14format_adapterEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPPN4llvm6detail14format_adapterEEvT_S5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPPN4llvm6detail14format_adapterEEvT_S5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm6detail14format_adapterEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm6detail14format_adapterEEEvT_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13_M_deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13_M_deallocateEPS3_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13_M_deallocateEPS3_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE10deallocateERS4_PS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE10deallocateERS4_PS3_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE10deallocateEPS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm9StringRef7compareES0_:

0000000000000000 <_ZNK4llvm9StringRef7compareES0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	str	x0, [sp, #32]
  1c:	ldr	x9, [sp, #32]
  20:	ldr	x0, [x9]
  24:	ldur	x1, [x29, #-24]
  28:	add	x10, x9, #0x8
  2c:	add	x8, x8, #0x8
  30:	str	x0, [sp, #16]
  34:	mov	x0, x10
  38:	str	x1, [sp, #8]
  3c:	mov	x1, x8
  40:	str	x9, [sp]
  44:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  48:	ldr	x2, [x0]
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  58:	str	w0, [sp, #28]
  5c:	ldr	w11, [sp, #28]
  60:	cbz	w11, 80 <_ZNK4llvm9StringRef7compareES0_+0x80>
  64:	ldr	w8, [sp, #28]
  68:	mov	w9, #0x1                   	// #1
  6c:	mov	w10, #0xffffffff            	// #-1
  70:	cmp	w8, #0x0
  74:	csel	w8, w10, w9, lt  // lt = tstop
  78:	stur	w8, [x29, #-4]
  7c:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  80:	ldr	x8, [sp]
  84:	ldr	x9, [x8, #8]
  88:	ldur	x10, [x29, #-16]
  8c:	cmp	x9, x10
  90:	b.ne	9c <_ZNK4llvm9StringRef7compareES0_+0x9c>  // b.any
  94:	stur	wzr, [x29, #-4]
  98:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  9c:	ldr	x8, [sp]
  a0:	ldr	x9, [x8, #8]
  a4:	ldur	x10, [x29, #-16]
  a8:	mov	w11, #0x1                   	// #1
  ac:	mov	w12, #0xffffffff            	// #-1
  b0:	cmp	x9, x10
  b4:	csel	w11, w12, w11, cc  // cc = lo, ul, last
  b8:	stur	w11, [x29, #-4]
  bc:	ldur	w0, [x29, #-4]
  c0:	ldp	x29, x30, [sp, #64]
  c4:	add	sp, sp, #0x50
  c8:	ret

Disassembly of section .text._ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EEC2Ev:

0000000000000000 <_ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EEC2Ev:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EEC2Ev:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EEC2Ev>
  28:	ldr	x8, [sp]
  2c:	add	x0, x8, #0x8
  30:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EEC2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEC2Ev:

0000000000000000 <_ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt20_Rb_tree_key_compareISt4lessIN5clang7tooling11ReplacementEEEC2Ev:

0000000000000000 <_ZNSt20_Rb_tree_key_compareISt4lessIN5clang7tooling11ReplacementEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm5Error10setCheckedEb:

0000000000000000 <_ZN4llvm5Error10setCheckedEb>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, wzr
   8:	mov	w9, #0x1                   	// #1
   c:	str	x0, [sp, #8]
  10:	and	w10, w1, w9
  14:	strb	w10, [sp, #7]
  18:	ldr	x11, [sp, #8]
  1c:	ldr	x12, [x11]
  20:	and	x12, x12, #0xfffffffffffffffe
  24:	ldrb	w10, [sp, #7]
  28:	tst	w10, #0x1
  2c:	csel	w8, w8, w9, ne  // ne = any
  30:	mov	w0, w8
  34:	sxtw	x13, w0
  38:	orr	x12, x12, x13
  3c:	str	x12, [x11]
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZNK4llvm5Error6getPtrEv:

0000000000000000 <_ZNK4llvm5Error6getPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	and	x8, x8, #0xfffffffffffffffe
  14:	mov	x0, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_:

0000000000000000 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x10
  14:	sub	x10, x29, #0x18
  18:	stur	x1, [x29, #-8]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	str	x10, [sp, #16]
  28:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  40:	ldur	x0, [x29, #-8]
  44:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  48:	ldr	x8, [sp, #24]
  4c:	ldr	x9, [sp, #16]
  50:	str	x0, [sp]
  54:	mov	x0, x9
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  60:	ldr	x0, [sp, #24]
  64:	ldr	x1, [sp, #32]
  68:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZN4llvm4joinIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES6_T_S8_NS_9StringRefE:

0000000000000000 <_ZN4llvm4joinIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES6_T_S8_NS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x8, [x29, #-8]
  10:	stur	x2, [x29, #-24]
  14:	stur	x3, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	str	x1, [sp, #40]
  20:	ldur	x0, [x29, #-32]
  24:	ldr	x1, [sp, #40]
  28:	ldur	q0, [x29, #-24]
  2c:	str	q0, [sp, #16]
  30:	ldr	x2, [sp, #16]
  34:	ldr	x3, [sp, #24]
  38:	ldrb	w4, [sp, #15]
  3c:	bl	0 <_ZN4llvm4joinIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES6_T_S8_NS_9StringRefE>
  40:	ldp	x29, x30, [sp, #80]
  44:	add	sp, sp, #0x60
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE3endEv>
  30:	mov	x8, #0x20                  	// #32
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm8cantFailENS_5ErrorEPKc:

0000000000000000 <_ZN4llvm8cantFailENS_5ErrorEPKc>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	stur	x1, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  18:	tbnz	w0, #0, 20 <_ZN4llvm8cantFailENS_5ErrorEPKc+0x20>
  1c:	b	a0 <_ZN4llvm8cantFailENS_5ErrorEPKc+0xa0>
  20:	ldur	x8, [x29, #-8]
  24:	cbnz	x8, 34 <_ZN4llvm8cantFailENS_5ErrorEPKc+0x34>
  28:	adrp	x8, 0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  2c:	add	x8, x8, #0x0
  30:	stur	x8, [x29, #-8]
  34:	sub	x8, x29, #0x28
  38:	mov	x0, x8
  3c:	str	x8, [sp, #8]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	add	x8, sp, #0x18
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	str	x8, [sp]
  54:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  58:	ldur	x1, [x29, #-8]
  5c:	ldr	x0, [sp]
  60:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  64:	adrp	x1, 0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  70:	ldr	x1, [sp, #16]
  74:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  78:	ldr	x8, [sp]
  7c:	mov	x0, x8
  80:	bl	0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  84:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
  88:	stur	x0, [x29, #-8]
  8c:	ldur	x0, [x29, #-8]
  90:	adrp	x1, 0 <_ZN4llvm8cantFailENS_5ErrorEPKc>
  94:	add	x1, x1, #0x0
  98:	mov	w2, #0x2c9                 	// #713
  9c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  a0:	ldp	x29, x30, [sp, #112]
  a4:	add	sp, sp, #0x80
  a8:	ret

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	stur	x8, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x0, [sp, #104]
  18:	str	x8, [sp, #96]
  1c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  20:	tbnz	w0, #0, 48 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x48>
  24:	sub	x8, x29, #0x18
  28:	str	x8, [sp, #88]
  2c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  30:	ldr	x0, [sp, #96]
  34:	ldr	x1, [sp, #88]
  38:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  3c:	ldr	x0, [sp, #88]
  40:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  44:	b	204 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x204>
  48:	sub	x8, x29, #0x20
  4c:	str	x8, [sp, #80]
  50:	ldr	x0, [sp, #104]
  54:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  58:	ldr	x0, [sp, #80]
  5c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  60:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  64:	tbnz	w0, #0, 6c <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x6c>
  68:	b	1ac <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1ac>
  6c:	sub	x0, x29, #0x20
  70:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  74:	stur	x0, [x29, #-40]
  78:	mov	w8, wzr
  7c:	and	w8, w8, #0x1
  80:	sturb	w8, [x29, #-41]
  84:	ldr	x0, [sp, #96]
  88:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  8c:	ldur	x9, [x29, #-40]
  90:	add	x9, x9, #0x8
  94:	stur	x9, [x29, #-56]
  98:	ldur	x0, [x29, #-56]
  9c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  a0:	stur	x0, [x29, #-64]
  a4:	ldur	x0, [x29, #-56]
  a8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  ac:	stur	x0, [x29, #-72]
  b0:	sub	x0, x29, #0x40
  b4:	sub	x1, x29, #0x48
  b8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  bc:	tbnz	w0, #0, c4 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xc4>
  c0:	b	184 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x184>
  c4:	sub	x0, x29, #0x40
  c8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  cc:	stur	x0, [x29, #-80]
  d0:	ldr	x0, [sp, #96]
  d4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  d8:	sub	x8, x29, #0x60
  dc:	str	x0, [sp, #72]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #72]
  e8:	str	x8, [sp, #64]
  ec:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  f0:	ldur	x0, [x29, #-80]
  f4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  f8:	sub	x8, x29, #0x70
  fc:	str	x0, [sp, #56]
 100:	mov	x0, x8
 104:	ldr	x1, [sp, #56]
 108:	str	x8, [sp, #48]
 10c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 110:	ldur	x0, [x29, #-16]
 114:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 118:	sub	x8, x29, #0x68
 11c:	str	x8, [sp, #40]
 120:	ldr	x9, [sp, #48]
 124:	str	x0, [sp, #32]
 128:	mov	x0, x9
 12c:	ldr	x1, [sp, #32]
 130:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 134:	sub	x8, x29, #0x58
 138:	str	x8, [sp, #24]
 13c:	ldr	x0, [sp, #64]
 140:	ldr	x1, [sp, #40]
 144:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 148:	ldr	x0, [sp, #96]
 14c:	ldr	x1, [sp, #24]
 150:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 154:	ldr	x8, [sp, #24]
 158:	mov	x0, x8
 15c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 160:	ldr	x0, [sp, #40]
 164:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 168:	ldr	x0, [sp, #48]
 16c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 170:	ldr	x0, [sp, #64]
 174:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 178:	sub	x0, x29, #0x40
 17c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 180:	b	b0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xb0>
 184:	mov	w8, #0x1                   	// #1
 188:	and	w8, w8, #0x1
 18c:	sturb	w8, [x29, #-41]
 190:	mov	w8, #0x1                   	// #1
 194:	stur	w8, [x29, #-116]
 198:	ldurb	w8, [x29, #-41]
 19c:	tbnz	w8, #0, 1a8 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1a8>
 1a0:	ldr	x0, [sp, #96]
 1a4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1a8:	b	1fc <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1fc>
 1ac:	sub	x0, x29, #0x20
 1b0:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1b4:	add	x8, sp, #0x70
 1b8:	str	x0, [sp, #16]
 1bc:	mov	x0, x8
 1c0:	ldr	x1, [sp, #16]
 1c4:	str	x8, [sp, #8]
 1c8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1cc:	ldur	x0, [x29, #-16]
 1d0:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1d4:	ldr	x8, [sp, #96]
 1d8:	ldr	x9, [sp, #8]
 1dc:	str	x0, [sp]
 1e0:	mov	x0, x9
 1e4:	ldr	x1, [sp]
 1e8:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1ec:	ldr	x0, [sp, #8]
 1f0:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 1f4:	mov	w10, #0x1                   	// #1
 1f8:	stur	w10, [x29, #-116]
 1fc:	sub	x0, x29, #0x20
 200:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 204:	ldp	x29, x30, [sp, #240]
 208:	add	sp, sp, #0x100
 20c:	ret

Disassembly of section .text._ZSt7forwardIZN4llvm8toStringB5cxx11ENS0_5ErrorEEUlRKNS0_13ErrorInfoBaseEE_EOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIZN4llvm8toStringB5cxx11ENS0_5ErrorEEUlRKNS0_13ErrorInfoBaseEE_EOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	cbz	x8, 44 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x44>
  28:	ldr	x8, [sp, #8]
  2c:	ldur	x1, [x29, #-8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9, #16]
  38:	mov	x0, x8
  3c:	blr	x9
  40:	b	54 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x54>
  44:	ldur	x0, [x29, #-8]
  48:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  4c:	add	x1, x1, #0x0
  50:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  54:	ldur	x0, [x29, #-8]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8, #40]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5Error7successEv:

0000000000000000 <_ZN4llvm5Error7successEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	xzr, [x8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm5Error7successEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessD2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ErrorSuccessD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5Error11takePayloadEv:

0000000000000000 <_ZN4llvm5Error11takePayloadEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x9, xzr
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x10, [x29, #-16]
  1c:	mov	w11, wzr
  20:	mov	w12, #0x1                   	// #1
  24:	and	w11, w11, w12
  28:	sturb	w11, [x29, #-17]
  2c:	mov	x0, x10
  30:	str	x8, [sp, #32]
  34:	str	x9, [sp, #24]
  38:	str	x10, [sp, #16]
  3c:	str	w12, [sp, #12]
  40:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  44:	ldr	x8, [sp, #32]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  58:	ldr	x0, [sp, #16]
  5c:	ldr	x1, [sp, #24]
  60:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  64:	ldr	x0, [sp, #16]
  68:	ldr	w11, [sp, #12]
  6c:	and	w1, w11, #0x1
  70:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  74:	ldr	w11, [sp, #12]
  78:	and	w12, w11, w11
  7c:	sturb	w12, [x29, #-17]
  80:	ldurb	w12, [x29, #-17]
  84:	tbnz	w12, #0, 90 <_ZN4llvm5Error11takePayloadEv+0x90>
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  90:	ldp	x29, x30, [sp, #64]
  94:	add	sp, sp, #0x50
  98:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	bl	0 <_ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv>
  1c:	ldr	x8, [sp, #16]
  20:	ldr	x9, [x8]
  24:	ldr	x9, [x9, #48]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #8]
  34:	blr	x9
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5ErrorC2Ev:

0000000000000000 <_ZN4llvm5ErrorC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	mov	x0, x9
  20:	mov	x1, x8
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm5ErrorC2Ev>
  2c:	ldr	x0, [sp]
  30:	mov	w10, wzr
  34:	and	w1, w10, #0x1
  38:	bl	0 <_ZN4llvm5ErrorC2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_:

0000000000000000 <_ZN9__gnu_cxxneIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x130
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	add	x29, sp, #0x110
  10:	stur	x8, [x29, #-8]
  14:	str	x0, [sp, #120]
  18:	str	x8, [sp, #112]
  1c:	str	x1, [sp, #104]
  20:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  24:	tbnz	w0, #0, 38 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x38>
  28:	ldr	x0, [sp, #112]
  2c:	ldr	x1, [sp, #104]
  30:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  34:	b	280 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x280>
  38:	ldr	x0, [sp, #104]
  3c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  40:	tbnz	w0, #0, 54 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x54>
  44:	ldr	x0, [sp, #112]
  48:	ldr	x1, [sp, #120]
  4c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  50:	b	280 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x280>
  54:	ldr	x0, [sp, #120]
  58:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  5c:	tbnz	w0, #0, 64 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x64>
  60:	b	168 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x168>
  64:	ldr	x0, [sp, #120]
  68:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  6c:	stur	x0, [x29, #-16]
  70:	ldr	x0, [sp, #104]
  74:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  78:	tbnz	w0, #0, 80 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x80>
  7c:	b	124 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x124>
  80:	sub	x8, x29, #0x18
  84:	str	x8, [sp, #96]
  88:	ldr	x0, [sp, #104]
  8c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  90:	ldr	x0, [sp, #96]
  94:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  98:	stur	x0, [x29, #-32]
  9c:	ldur	x8, [x29, #-32]
  a0:	add	x8, x8, #0x8
  a4:	stur	x8, [x29, #-40]
  a8:	ldur	x0, [x29, #-40]
  ac:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  b0:	stur	x0, [x29, #-48]
  b4:	ldur	x0, [x29, #-40]
  b8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  bc:	stur	x0, [x29, #-56]
  c0:	sub	x0, x29, #0x30
  c4:	sub	x1, x29, #0x38
  c8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  cc:	tbnz	w0, #0, d4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd4>
  d0:	b	118 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x118>
  d4:	sub	x0, x29, #0x30
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	stur	x0, [x29, #-64]
  e0:	ldur	x8, [x29, #-16]
  e4:	add	x0, x8, #0x8
  e8:	ldur	x8, [x29, #-64]
  ec:	str	x0, [sp, #88]
  f0:	mov	x0, x8
  f4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  f8:	ldr	x8, [sp, #88]
  fc:	str	x0, [sp, #80]
 100:	mov	x0, x8
 104:	ldr	x1, [sp, #80]
 108:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 10c:	sub	x0, x29, #0x30
 110:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 114:	b	c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc0>
 118:	sub	x0, x29, #0x18
 11c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 120:	b	158 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x158>
 124:	ldur	x8, [x29, #-16]
 128:	add	x0, x8, #0x8
 12c:	sub	x8, x29, #0x48
 130:	str	x8, [sp, #72]
 134:	ldr	x1, [sp, #104]
 138:	str	x0, [sp, #64]
 13c:	mov	x0, x1
 140:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 144:	ldr	x0, [sp, #64]
 148:	ldr	x1, [sp, #72]
 14c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 150:	ldr	x0, [sp, #72]
 154:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 158:	ldr	x0, [sp, #112]
 15c:	ldr	x1, [sp, #120]
 160:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 164:	b	280 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x280>
 168:	ldr	x0, [sp, #104]
 16c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 170:	tbnz	w0, #0, 178 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x178>
 174:	b	1ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1ec>
 178:	ldr	x0, [sp, #104]
 17c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 180:	stur	x0, [x29, #-80]
 184:	ldur	x8, [x29, #-80]
 188:	add	x0, x8, #0x8
 18c:	ldur	x8, [x29, #-80]
 190:	add	x8, x8, #0x8
 194:	str	x0, [sp, #56]
 198:	mov	x0, x8
 19c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1a0:	sub	x1, x29, #0x60
 1a4:	stur	x0, [x29, #-96]
 1a8:	sub	x0, x29, #0x58
 1ac:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1b0:	sub	x8, x29, #0x68
 1b4:	str	x8, [sp, #48]
 1b8:	ldr	x0, [sp, #120]
 1bc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1c0:	ldur	x1, [x29, #-88]
 1c4:	ldr	x0, [sp, #56]
 1c8:	ldr	x2, [sp, #48]
 1cc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1d0:	stur	x0, [x29, #-112]
 1d4:	ldr	x0, [sp, #48]
 1d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1dc:	ldr	x0, [sp, #112]
 1e0:	ldr	x1, [sp, #104]
 1e4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1e8:	b	280 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x280>
 1ec:	mov	x0, #0x20                  	// #32
 1f0:	bl	0 <_Znwm>
 1f4:	add	x8, sp, #0x88
 1f8:	str	x8, [sp, #40]
 1fc:	ldr	x1, [sp, #120]
 200:	str	x0, [sp, #32]
 204:	mov	x0, x1
 208:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 20c:	add	x8, sp, #0x80
 210:	str	x8, [sp, #24]
 214:	ldr	x0, [sp, #104]
 218:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 21c:	ldr	x0, [sp, #32]
 220:	ldr	x1, [sp, #40]
 224:	ldr	x2, [sp, #24]
 228:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 22c:	sub	x8, x29, #0x80
 230:	mov	x0, x8
 234:	ldr	x1, [sp, #32]
 238:	str	x8, [sp, #16]
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	sub	x8, x29, #0x78
 244:	mov	x0, x8
 248:	ldr	x1, [sp, #16]
 24c:	str	x8, [sp, #8]
 250:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 254:	ldr	x0, [sp, #112]
 258:	ldr	x1, [sp, #8]
 25c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 260:	ldr	x0, [sp, #8]
 264:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 268:	ldr	x0, [sp, #16]
 26c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 270:	ldr	x0, [sp, #24]
 274:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 278:	ldr	x0, [sp, #40]
 27c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 280:	ldr	x28, [sp, #288]
 284:	ldp	x29, x30, [sp, #272]
 288:	add	sp, sp, #0x130
 28c:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x0, [x29, #-40]
  18:	str	x8, [sp, #48]
  1c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  20:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x2c>
  28:	b	78 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x78>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  34:	ldur	x1, [x29, #-40]
  38:	str	x0, [sp, #40]
  3c:	mov	x0, x1
  40:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  44:	sub	x8, x29, #0x18
  48:	str	x0, [sp, #32]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #32]
  54:	str	x8, [sp, #24]
  58:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  5c:	ldr	x8, [sp, #48]
  60:	ldr	x0, [sp, #40]
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  74:	b	ac <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xac>
  78:	ldur	x0, [x29, #-40]
  7c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  80:	sub	x8, x29, #0x20
  84:	str	x0, [sp, #16]
  88:	mov	x0, x8
  8c:	ldr	x1, [sp, #16]
  90:	str	x8, [sp, #8]
  94:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  98:	ldr	x8, [sp, #48]
  9c:	ldr	x0, [sp, #8]
  a0:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  ac:	ldp	x29, x30, [sp, #96]
  b0:	add	sp, sp, #0x70
  b4:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w10, #0x1                   	// #1
  50:	mov	w11, wzr
  54:	and	w1, w11, #0x1
  58:	str	w10, [sp, #4]
  5c:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  60:	ldur	x0, [x29, #-16]
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  6c:	ldur	x0, [x29, #-16]
  70:	ldr	w10, [sp, #4]
  74:	and	w1, w10, #0x1
  78:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  7c:	ldr	x0, [sp, #16]
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x8
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessC2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ErrorSuccessC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE:

0000000000000000 <_ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	and	x9, x9, #0xfffffffffffffffe
  18:	ldr	x10, [x8]
  1c:	and	x10, x10, #0x1
  20:	orr	x9, x9, x10
  24:	str	x9, [x8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZN4llvm5Error15assertIsCheckedEv+0x30>
  2c:	b	44 <_ZN4llvm5Error15assertIsCheckedEv+0x44>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  38:	cmp	x0, #0x0
  3c:	cset	w8, ne  // ne = any
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm5Error15assertIsCheckedEv+0x50>
  4c:	b	58 <_ZN4llvm5Error15assertIsCheckedEv+0x58>
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNK4llvm5Error10getCheckedEv:

0000000000000000 <_ZNK4llvm5Error10getCheckedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	tst	x8, #0x1
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE7classIDEv:

0000000000000000 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE7classIDEv>:
   0:	adrp	x0, 0 <_ZN4llvm9ErrorList2IDE>
   4:	ldr	x0, [x0]
   8:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm5Error3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	stur	x8, [x29, #-16]
  1c:	bl	0 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>
  20:	mov	w9, #0x0                   	// #0
  24:	stur	w9, [x29, #-20]
  28:	cbz	x0, 5c <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv+0x5c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>
  34:	str	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>
  3c:	ldr	x8, [sp, #16]
  40:	ldr	x9, [x8]
  44:	ldr	x9, [x9, #48]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #8]
  54:	blr	x9
  58:	stur	w0, [x29, #-20]
  5c:	ldur	w8, [x29, #-20]
  60:	and	w0, w8, #0x1
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE9push_backEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE9push_backEOS5_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE9push_backEOS5_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6insertEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6insertEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x1, [x29, #-16]
  10:	stur	x0, [x29, #-24]
  14:	str	x2, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6insertEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  34:	ldr	x1, [sp, #24]
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6insertEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  4c:	stur	x0, [x29, #-8]
  50:	ldur	x0, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2IPS6_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISF_SE_EE7__valueESB_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2IPS6_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISF_SE_EE7__valueESB_E6__typeEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2IPS6_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISF_SE_EE7__valueESB_E6__typeEEE>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-24]
  2c:	stur	x8, [x29, #-32]
  30:	str	x9, [sp, #40]
  34:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  38:	ldur	x8, [x29, #-32]
  3c:	ldr	x9, [sp, #40]
  40:	str	x8, [x9]
  44:	add	x0, x9, #0x8
  48:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  54:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  58:	mov	w10, #0x0                   	// #0
  5c:	str	w10, [sp, #36]
  60:	tbnz	w0, #0, 84 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x84>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  6c:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  70:	mov	w8, #0x0                   	// #0
  74:	str	w8, [sp, #36]
  78:	tbnz	w0, #0, 84 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #36]
  84:	ldr	w8, [sp, #36]
  88:	tbnz	w8, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  8c:	b	94 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x94>
  90:	b	b4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x182                 	// #386
  a8:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldr	x8, [sp, #40]
  b8:	add	x0, x8, #0x8
  bc:	ldur	x1, [x29, #-16]
  c0:	str	x0, [sp, #24]
  c4:	mov	x0, x1
  c8:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  cc:	ldr	x8, [sp, #24]
  d0:	str	x0, [sp, #16]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #16]
  dc:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  e0:	ldr	x8, [sp, #40]
  e4:	add	x0, x8, #0x8
  e8:	ldur	x1, [x29, #-24]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x1
  f4:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	ldr	x8, [sp, #8]
  fc:	str	x0, [sp]
 100:	mov	x0, x8
 104:	ldr	x1, [sp]
 108:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 10c:	ldp	x29, x30, [sp, #80]
 110:	add	sp, sp, #0x60
 114:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_9ErrorListES2_IS6_EvEEOS_IT_T0_E>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE:

0000000000000000 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	str	x8, [x9]
  1c:	mov	x0, x1
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w10, wzr
  44:	and	w1, w10, #0x1
  48:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x8
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x8                   	// #8
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	mov	x9, #0x8                   	// #8
  70:	ldr	x10, [x8, #8]
  74:	stur	x10, [x29, #-48]
  78:	mov	x0, x8
  7c:	str	x9, [sp, #80]
  80:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  84:	stur	x0, [x29, #-64]
  88:	ldr	x0, [sp, #104]
  8c:	ldr	x1, [sp, #96]
  90:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  94:	stur	x0, [x29, #-56]
  98:	ldur	x1, [x29, #-32]
  9c:	ldr	x0, [sp, #88]
  a0:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a4:	stur	x0, [x29, #-72]
  a8:	ldur	x8, [x29, #-72]
  ac:	stur	x8, [x29, #-80]
  b0:	ldur	x8, [x29, #-72]
  b4:	ldur	x9, [x29, #-56]
  b8:	ldr	x10, [sp, #80]
  bc:	mul	x9, x10, x9
  c0:	add	x1, x8, x9
  c4:	ldur	x0, [x29, #-24]
  c8:	str	x1, [sp, #72]
  cc:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	ldr	x8, [sp, #88]
  d4:	str	x0, [sp, #64]
  d8:	mov	x0, x8
  dc:	ldr	x1, [sp, #72]
  e0:	ldr	x2, [sp, #64]
  e4:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e8:	ldur	x8, [x29, #-88]
  ec:	stur	x8, [x29, #-80]
  f0:	ldur	x0, [x29, #-40]
  f4:	ldr	x9, [sp, #104]
  f8:	str	x0, [sp, #56]
  fc:	mov	x0, x9
 100:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 104:	ldr	x1, [x0]
 108:	ldur	x2, [x29, #-72]
 10c:	ldr	x0, [sp, #88]
 110:	str	x1, [sp, #48]
 114:	str	x2, [sp, #40]
 118:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 11c:	ldr	x8, [sp, #56]
 120:	str	x0, [sp, #32]
 124:	mov	x0, x8
 128:	ldr	x1, [sp, #48]
 12c:	ldr	x2, [sp, #40]
 130:	ldr	x3, [sp, #32]
 134:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 138:	stur	x0, [x29, #-80]
 13c:	ldur	x8, [x29, #-80]
 140:	add	x8, x8, #0x8
 144:	stur	x8, [x29, #-80]
 148:	ldr	x0, [sp, #104]
 14c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 150:	ldr	x0, [x0]
 154:	ldur	x1, [x29, #-48]
 158:	ldur	x2, [x29, #-80]
 15c:	ldr	x8, [sp, #88]
 160:	str	x0, [sp, #24]
 164:	mov	x0, x8
 168:	str	x1, [sp, #16]
 16c:	str	x2, [sp, #8]
 170:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 174:	ldr	x8, [sp, #24]
 178:	str	x0, [sp]
 17c:	mov	x0, x8
 180:	ldr	x1, [sp, #16]
 184:	ldr	x2, [sp, #8]
 188:	ldr	x3, [sp]
 18c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 190:	stur	x0, [x29, #-80]
 194:	ldur	x1, [x29, #-40]
 198:	ldr	x8, [sp, #88]
 19c:	ldr	x9, [x8, #16]
 1a0:	ldur	x10, [x29, #-40]
 1a4:	subs	x9, x9, x10
 1a8:	ldur	x10, [x29, #-96]
 1ac:	sdiv	x2, x9, x10
 1b0:	mov	x0, x8
 1b4:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b8:	ldur	x8, [x29, #-72]
 1bc:	ldr	x9, [sp, #88]
 1c0:	str	x8, [x9]
 1c4:	ldur	x8, [x29, #-80]
 1c8:	str	x8, [x9, #8]
 1cc:	ldur	x8, [x29, #-72]
 1d0:	ldur	x10, [x29, #-32]
 1d4:	ldr	x11, [sp, #80]
 1d8:	mul	x10, x11, x10
 1dc:	add	x8, x8, x10
 1e0:	str	x8, [x9, #16]
 1e4:	ldp	x29, x30, [sp, #208]
 1e8:	add	sp, sp, #0xe0
 1ec:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE9constructIS6_JS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE9constructIS6_JS6_EEEvPT_DpOT0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_max_sizeERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_max_sizeERKS6_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_S_max_sizeERKS6_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8max_sizeERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8max_sizeERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x8
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x8
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_SaIS5_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEPT_RS6_:

0000000000000000 <_ZSt11__addressofISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE7destroyIS5_EEvRS6_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE7destroyIS5_EEvRS6_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE7destroyIS6_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE7destroyIS6_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x30
  14:	stur	x1, [x29, #-16]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	ldur	x10, [x29, #-24]
  24:	mov	x0, x10
  28:	str	x8, [sp, #56]
  2c:	str	x9, [sp, #48]
  30:	str	x10, [sp, #40]
  34:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  38:	stur	x0, [x29, #-48]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x1, [sp, #48]
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  48:	stur	x0, [x29, #-40]
  4c:	ldr	x8, [sp, #40]
  50:	ldr	x9, [x8, #8]
  54:	ldr	x10, [x8, #16]
  58:	cmp	x9, x10
  5c:	b.eq	104 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x104>  // b.none
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  68:	sub	x1, x29, #0x38
  6c:	stur	x0, [x29, #-56]
  70:	sub	x0, x29, #0x10
  74:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  78:	tbnz	w0, #0, 80 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x80>
  7c:	b	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xc0>
  80:	ldr	x8, [sp, #40]
  84:	ldr	x1, [x8, #8]
  88:	ldur	x0, [x29, #-32]
  8c:	str	x1, [sp, #32]
  90:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  94:	ldr	x8, [sp, #40]
  98:	str	x0, [sp, #24]
  9c:	mov	x0, x8
  a0:	ldr	x1, [sp, #32]
  a4:	ldr	x2, [sp, #24]
  a8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [x8, #8]
  b4:	add	x9, x9, #0x8
  b8:	str	x9, [x8, #8]
  bc:	b	100 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x100>
  c0:	ldr	x0, [sp, #40]
  c4:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  c8:	sub	x8, x29, #0x48
  cc:	stur	x0, [x29, #-72]
  d0:	ldur	x1, [x29, #-40]
  d4:	mov	x0, x8
  d8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  dc:	stur	x0, [x29, #-64]
  e0:	ldur	x0, [x29, #-32]
  e4:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  e8:	ldur	x1, [x29, #-64]
  ec:	ldr	x8, [sp, #40]
  f0:	str	x0, [sp, #16]
  f4:	mov	x0, x8
  f8:	ldr	x2, [sp, #16]
  fc:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 100:	b	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x144>
 104:	ldr	x0, [sp, #40]
 108:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 10c:	add	x8, sp, #0x48
 110:	str	x0, [sp, #72]
 114:	ldur	x1, [x29, #-40]
 118:	mov	x0, x8
 11c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 120:	str	x0, [sp, #80]
 124:	ldur	x0, [x29, #-32]
 128:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 12c:	ldr	x1, [sp, #80]
 130:	ldr	x8, [sp, #40]
 134:	str	x0, [sp, #8]
 138:	mov	x0, x8
 13c:	ldr	x2, [sp, #8]
 140:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 144:	ldr	x8, [sp, #40]
 148:	ldr	x9, [x8]
 14c:	ldur	x10, [x29, #-40]
 150:	mov	x11, #0x8                   	// #8
 154:	mul	x10, x11, x10
 158:	add	x9, x9, x10
 15c:	add	x1, sp, #0x40
 160:	str	x9, [sp, #64]
 164:	sub	x0, x29, #0x8
 168:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
 16c:	ldur	x0, [x29, #-8]
 170:	ldp	x29, x30, [sp, #160]
 174:	add	sp, sp, #0xb0
 178:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSF_SI_:

0000000000000000 <_ZN9__gnu_cxxmiIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSF_SI_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSF_SI_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSF_SI_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6cbeginEv:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6cbeginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE6cbeginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_:

0000000000000000 <_ZN9__gnu_cxxeqIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxeqIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, eq  // eq = none
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE4cendEv:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE4cendEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE4cendEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x8
  10:	stur	x1, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x1, [x9, #8]
  24:	ldr	x10, [x9, #8]
  28:	mov	x11, #0xfffffffffffffff8    	// #-8
  2c:	add	x0, x10, x11
  30:	stur	x8, [x29, #-32]
  34:	str	x9, [sp, #40]
  38:	str	x1, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  44:	ldr	x8, [sp, #40]
  48:	str	x0, [sp, #16]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #32]
  54:	ldr	x2, [sp, #16]
  58:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  5c:	ldr	x8, [sp, #40]
  60:	ldr	x9, [x8, #8]
  64:	add	x9, x9, #0x8
  68:	str	x9, [x8, #8]
  6c:	ldur	x0, [x29, #-32]
  70:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  74:	ldr	x0, [x0]
  78:	ldr	x8, [sp, #40]
  7c:	ldr	x9, [x8, #8]
  80:	mov	x10, #0xfffffffffffffff0    	// #-16
  84:	add	x1, x9, x10
  88:	ldr	x9, [x8, #8]
  8c:	ldr	x10, [sp, #24]
  90:	add	x2, x9, x10
  94:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  98:	ldur	x8, [x29, #-24]
  9c:	mov	x0, x8
  a0:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  a4:	ldur	x8, [x29, #-32]
  a8:	str	x0, [sp, #8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  b4:	ldr	x1, [sp, #8]
  b8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>
  bc:	ldp	x29, x30, [sp, #80]
  c0:	add	sp, sp, #0x60
  c4:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEplEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x8                   	// #8
  2c:	mul	x11, x12, x11
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEplEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2ERKS8_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EESt6vectorIS6_SaIS6_EEEC2ERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt13move_backwardIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET0_T_S8_S7_:

0000000000000000 <_ZSt13move_backwardIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt13move_backwardIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET0_T_S8_S7_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt13move_backwardIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET0_T_S8_S7_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt13move_backwardIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET0_T_S8_S7_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>
  44:	ldr	x8, [sp, #8]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEaSEOS4_>
  50:	ldr	x8, [sp, #8]
  54:	mov	x0, x8
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_S7_:

0000000000000000 <_ZSt12__miter_baseIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_RKS7_S7_:

0000000000000000 <_ZSt12__niter_wrapIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEET_RKS7_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x0                   	// #0
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt22__copy_move_backward_aILb1EPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES6_ET1_T0_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp, #16]
  30:	ldr	x8, [sp, #16]
  34:	cmp	x8, #0x0
  38:	cset	w9, le
  3c:	tbnz	w9, #0, 8c <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_+0x8c>
  40:	ldur	x8, [x29, #-16]
  44:	mov	x9, #0xfffffffffffffff8    	// #-8
  48:	add	x8, x8, x9
  4c:	stur	x8, [x29, #-16]
  50:	mov	x0, x8
  54:	str	x9, [sp, #8]
  58:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_>
  5c:	ldr	x8, [sp, #24]
  60:	ldr	x9, [sp, #8]
  64:	add	x8, x8, x9
  68:	str	x8, [sp, #24]
  6c:	str	x0, [sp]
  70:	mov	x0, x8
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_>
  7c:	ldr	x8, [sp, #16]
  80:	subs	x8, x8, #0x1
  84:	str	x8, [sp, #16]
  88:	b	30 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS5_EES9_EET0_T_SB_SA_+0x30>
  8c:	ldr	x0, [sp, #24]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>
  2c:	ldr	x1, [sp, #24]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>
  34:	ldur	x8, [x29, #-16]
  38:	cbz	x8, 60 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_+0x60>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>
  44:	sub	x8, x29, #0x10
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>
  54:	ldr	x1, [x0]
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE5resetEPS1_>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4swapIPN4llvm13ErrorInfoBaseEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_:

0000000000000000 <_ZSt4swapIPN4llvm13ErrorInfoBaseEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPN4llvm13ErrorInfoBaseEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPN4llvm13ErrorInfoBaseEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPN4llvm13ErrorInfoBaseEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEEC2Ev:

0000000000000000 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEEC2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEEC2Ev>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [sp, #8]
  38:	str	x8, [x9]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13ErrorInfoBaseC2Ev:

0000000000000000 <_ZN4llvm13ErrorInfoBaseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm13ErrorInfoBaseE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEED2Ev:

0000000000000000 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEED0Ev:

0000000000000000 <_ZN4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEED0Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	brk	#0x1

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	sub	x9, x29, #0x30
  10:	add	x10, sp, #0x30
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	ldur	x11, [x29, #-16]
  20:	mov	x0, x9
  24:	str	x8, [sp, #40]
  28:	str	x9, [sp, #32]
  2c:	str	x10, [sp, #24]
  30:	str	x11, [sp, #16]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #32]
  40:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  44:	ldr	x8, [sp, #16]
  48:	ldr	x9, [x8]
  4c:	ldr	x9, [x9, #16]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #24]
  58:	blr	x9
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  64:	ldr	x8, [sp, #40]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #8]
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  80:	ldr	x0, [sp, #32]
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  88:	ldp	x29, x30, [sp, #144]
  8c:	add	sp, sp, #0xa0
  90:	ret

Disassembly of section .text._ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE14dynamicClassIDEv:

0000000000000000 <_ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE14dynamicClassIDEv>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZN4llvm9ErrorList2IDE>
   8:	ldr	x8, [x8]
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE3isAEPKv:

0000000000000000 <_ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE3isAEPKv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE3isAEPKv>
  28:	mov	w9, #0x1                   	// #1
  2c:	ldr	x8, [sp, #16]
  30:	cmp	x8, x0
  34:	str	w9, [sp, #12]
  38:	b.eq	4c <_ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE3isAEPKv+0x4c>  // b.none
  3c:	ldur	x1, [x29, #-16]
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZNK4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEE3isAEPKv>
  48:	str	w0, [sp, #12]
  4c:	ldr	w8, [sp, #12]
  50:	and	w0, w8, #0x1
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm13ErrorInfoBaseD2Ev:

0000000000000000 <_ZN4llvm13ErrorInfoBaseD2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAEPKv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAEPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm13ErrorInfoBase3isAEPKv>
  20:	ldr	x8, [sp, #8]
  24:	cmp	x8, x0
  28:	cset	w9, eq  // eq = none
  2c:	and	w0, w9, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13ErrorInfoBase7classIDEv:

0000000000000000 <_ZN4llvm13ErrorInfoBase7classIDEv>:
   0:	adrp	x0, 0 <_ZN4llvm13ErrorInfoBase2IDE>
   4:	ldr	x0, [x0]
   8:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9ErrorListEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9ErrorListEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm9ErrorListEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm9ErrorListEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_9ErrorListEEEEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_9ErrorListEEEEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_9ErrorListEEEEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_9ErrorListEEEEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9ErrorListEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9ErrorListESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9ErrorListELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9ErrorListESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm9ErrorListESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm9ErrorListEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9ErrorListEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9ErrorListEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9ErrorListEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9ErrorListEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9ErrorListEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_9ErrorListEELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_9ErrorListEELb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_9ErrorListEELb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_9ErrorListEELb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_9ErrorListEELb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_9ErrorListEEEvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_9ErrorListEEEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_9ErrorListEEEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_9ErrorListEEEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_9ErrorListEEEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_9ErrorListEEEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_9ErrorListEEEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_9ErrorListEEEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_9ErrorListEEEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC2INS0_9ErrorListEvEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC2INS0_9ErrorListEvEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm9ErrorListEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm9ErrorListEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN4llvm9ErrorListEEclEPS1_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZNKSt14default_deleteIN4llvm9ErrorListEEclEPS1_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm9ErrorListEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm9ErrorListEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9ErrorListD2Ev:

0000000000000000 <_ZN4llvm9ErrorListD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm9ErrorListD2Ev>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm9ErrorListD2Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x8
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS4_EEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvPT_:

0000000000000000 <_ZSt8_DestroyISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEED2Ev:

0000000000000000 <_ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS3_EEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE9appliesToERKS1_:

0000000000000000 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE9appliesToERKS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE9appliesToERKS1_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	mov	x0, x1
  18:	stur	x8, [x29, #-32]
  1c:	str	x1, [sp, #40]
  20:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  24:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #36]
  30:	tbnz	w0, #0, 38 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x38>
  34:	b	40 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x40>
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #36]
  40:	ldr	w8, [sp, #36]
  44:	tbnz	w8, #0, 4c <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x4c>
  48:	b	50 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x50>
  4c:	b	70 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x70>
  50:	adrp	x0, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x329                 	// #809
  64:	adrp	x3, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldur	x0, [x29, #-16]
  74:	ldr	x1, [sp, #40]
  78:	str	x0, [sp, #24]
  7c:	mov	x0, x1
  80:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  84:	ldr	x8, [sp, #24]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	ldr	x1, [sp, #16]
  94:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  98:	sub	x8, x29, #0x18
  9c:	str	x8, [sp, #8]
  a0:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  a4:	ldur	x0, [x29, #-32]
  a8:	ldr	x1, [sp, #8]
  ac:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  b0:	ldr	x0, [sp, #8]
  b4:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x9, x29, #0x10
  10:	stur	x8, [x29, #-8]
  14:	str	x8, [sp, #24]
  18:	str	x9, [sp, #16]
  1c:	bl	0 <_ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE>
  34:	ldr	x0, [sp, #24]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE>
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm15handleErrorImplESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS1_EE>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAIS0_EEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAIS0_EEbv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	bl	0 <_ZNK4llvm13ErrorInfoBase3isAIS0_EEbv>
  1c:	ldr	x8, [sp, #16]
  20:	ldr	x9, [x8]
  24:	ldr	x9, [x9, #48]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #8]
  34:	blr	x9
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZZN4llvm8toStringB5cxx11ENS_5ErrorEENKUlRKNS_13ErrorInfoBaseEE_clES3_:

0000000000000000 <_ZZN4llvm8toStringB5cxx11ENS_5ErrorEENKUlRKNS_13ErrorInfoBaseEE_clES3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x0, [x9]
  20:	ldur	x9, [x29, #-16]
  24:	ldr	x10, [x9]
  28:	ldr	x10, [x10, #24]
  2c:	str	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x9
  38:	blr	x10
  3c:	ldr	x0, [sp]
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZZN4llvm8toStringB5cxx11ENS_5ErrorEENKUlRKNS_13ErrorInfoBaseEE_clES3_>
  48:	ldr	x0, [sp, #8]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x20                  	// #32
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE13destroy_rangeEPS6_S8_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE13destroy_rangeEPS6_S8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE13destroy_rangeEPS6_S8_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xffffffffffffffe0    	// #-32
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE13destroy_rangeEPS6_S8_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIT_ES8_:

0000000000000000 <_ZSt18make_move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIT_ES8_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x20
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ES6_:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ES6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag:

0000000000000000 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	w9, #0x1                   	// #1
  10:	stur	x8, [x29, #-8]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-16]
  1c:	sturb	w4, [x29, #-25]
  20:	stur	x0, [x29, #-40]
  24:	stur	x1, [x29, #-48]
  28:	mov	w10, wzr
  2c:	and	w9, w10, w9
  30:	sturb	w9, [x29, #-49]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  40:	ldur	x8, [x29, #-40]
  44:	ldur	x11, [x29, #-48]
  48:	cmp	x8, x11
  4c:	b.ne	68 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0x68>  // b.any
  50:	mov	w8, #0x1                   	// #1
  54:	and	w8, w8, #0x1
  58:	sturb	w8, [x29, #-49]
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp, #56]
  64:	b	13c <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0x13c>
  68:	ldur	x0, [x29, #-40]
  6c:	ldur	x1, [x29, #-48]
  70:	bl	0 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag>
  74:	subs	x8, x0, #0x1
  78:	sub	x0, x29, #0x18
  7c:	str	x8, [sp]
  80:	bl	0 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag>
  84:	ldr	x8, [sp]
  88:	mul	x9, x8, x0
  8c:	str	x9, [sp, #48]
  90:	ldur	x9, [x29, #-40]
  94:	str	x9, [sp, #40]
  98:	ldr	x8, [sp, #40]
  9c:	ldur	x9, [x29, #-48]
  a0:	cmp	x8, x9
  a4:	b.eq	cc <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0xcc>  // b.none
  a8:	ldur	x0, [x29, #-40]
  ac:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  b0:	ldr	x8, [sp, #48]
  b4:	add	x8, x8, x0
  b8:	str	x8, [sp, #48]
  bc:	ldr	x8, [sp, #40]
  c0:	add	x8, x8, #0x20
  c4:	str	x8, [sp, #40]
  c8:	b	98 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0x98>
  cc:	ldr	x1, [sp, #48]
  d0:	ldr	x0, [sp, #8]
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  d8:	ldur	x1, [x29, #-40]
  dc:	ldr	x0, [sp, #8]
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
  e4:	ldur	x8, [x29, #-40]
  e8:	add	x8, x8, #0x20
  ec:	stur	x8, [x29, #-40]
  f0:	ldur	x9, [x29, #-48]
  f4:	cmp	x8, x9
  f8:	b.eq	128 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0x128>  // b.none
  fc:	ldur	q0, [x29, #-24]
 100:	str	q0, [sp, #16]
 104:	ldr	x1, [sp, #16]
 108:	ldr	x2, [sp, #24]
 10c:	ldr	x0, [sp, #8]
 110:	bl	0 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag>
 114:	ldur	x1, [x29, #-40]
 118:	ldr	x8, [sp, #8]
 11c:	mov	x0, x8
 120:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 124:	b	e4 <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0xe4>
 128:	mov	w8, #0x1                   	// #1
 12c:	and	w8, w8, #0x1
 130:	sturb	w8, [x29, #-49]
 134:	mov	w8, #0x1                   	// #1
 138:	str	w8, [sp, #56]
 13c:	ldurb	w8, [x29, #-49]
 140:	tbnz	w8, #0, 14c <_ZN4llvm6detail9join_implIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES7_T_S9_NS_9StringRefESt20forward_iterator_tag+0x14c>
 144:	ldr	x0, [sp, #8]
 148:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 14c:	ldp	x29, x30, [sp, #112]
 150:	add	sp, sp, #0x80
 154:	ret

Disassembly of section .text._ZSt8distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_:

0000000000000000 <_ZSt8distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE:

0000000000000000 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x0, [sp, #32]
  24:	mov	x0, x8
  28:	str	x8, [sp, #24]
  2c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt10__distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x20                  	// #32
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E17iterator_categoryERKS8_:

0000000000000000 <_ZSt19__iterator_categoryIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEENSt15iterator_traitsIT_E17iterator_categoryERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EED2Ev:

0000000000000000 <_ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt3setIN5clang7tooling11ReplacementESt4lessIS2_ESaIS2_EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EED2Ev:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EED2Ev>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EED2Ev>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	str	x8, [sp, #16]
  1c:	ldur	x8, [x29, #-16]
  20:	cbz	x8, 64 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x64>
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  40:	ldur	x0, [x29, #-16]
  44:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  48:	str	x0, [sp, #24]
  4c:	ldur	x1, [x29, #-16]
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  58:	ldr	x8, [sp, #24]
  5c:	stur	x8, [x29, #-16]
  60:	b	1c <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x1c>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_beginEv:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_M_beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EED2Ev:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE13_Rb_tree_implIS6_Lb1EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE12_M_drop_nodeEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE12_M_drop_nodeEPSt13_Rb_tree_nodeIS2_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE12_M_drop_nodeEPSt13_Rb_tree_nodeIS2_E>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE12_M_drop_nodeEPSt13_Rb_tree_nodeIS2_E>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E>
  2c:	ldr	x1, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x1
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x2, [sp, #8]
  20:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE7destroyIS3_EEvRS5_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE7destroyIS3_EEvRS5_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE7destroyIS3_EEvRS5_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt8_Rb_treeIN5clang7tooling11ReplacementES2_St9_IdentityIS2_ESt4lessIS2_ESaIS2_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13_Rb_tree_nodeIN5clang7tooling11ReplacementEE9_M_valptrEv:

0000000000000000 <_ZNSt13_Rb_tree_nodeIN5clang7tooling11ReplacementEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	bl	0 <_ZNSt13_Rb_tree_nodeIN5clang7tooling11ReplacementEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEE7destroyIS4_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEE7destroyIS4_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEE7destroyIS4_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufIN5clang7tooling11ReplacementEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufIN5clang7tooling11ReplacementEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_membufIN5clang7tooling11ReplacementEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufIN5clang7tooling11ReplacementEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufIN5clang7tooling11ReplacementEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE10deallocateERS5_PS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE10deallocateERS5_PS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEEE10deallocateERS5_PS4_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEE10deallocateEPS5_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEE10deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEED2Ev:

0000000000000000 <_ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIN5clang7tooling11ReplacementEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt4moveIRN5clang7tooling11ReplacementEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN5clang7tooling11ReplacementEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2IJS4_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2IJS4_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2IJS4_EEENS0_10in_place_tEDpOT_>
  30:	ldr	x9, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageIN5clang7tooling11ReplacementELb0EEC2IJS4_EEENS0_10in_place_tEDpOT_>
  44:	ldr	w8, [sp, #20]
  48:	ldr	x9, [sp, #8]
  4c:	strb	w8, [x9, #72]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt7forwardIN5clang7tooling11ReplacementEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN5clang7tooling11ReplacementEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN5clang7tooling11ReplacementC2EOS1_:

0000000000000000 <_ZN5clang7tooling11ReplacementC2EOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	x8, [x8, #32]
  30:	ldr	x9, [sp, #8]
  34:	str	x8, [x9, #32]
  38:	add	x0, x9, #0x28
  3c:	ldr	x8, [sp, #16]
  40:	add	x1, x8, #0x28
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_5RegexEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_5RegexEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_5RegexEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEC2ERKS6_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEEC2ERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN5clang7tooling12IncludeStyle15IncludeCategoryESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x10                  	// #16
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm5RegexUt_EEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm5RegexUt_EEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE4backEv>
  58:	mov	x8, #0xfffffffffffffff0    	// #-16
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE18uninitialized_moveIPS1_S4_EEvT_S5_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE18uninitialized_moveIPS1_S4_EEvT_S5_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE18uninitialized_moveIPS1_S4_EEvT_S5_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE18uninitialized_moveIPS1_S4_EEvT_S5_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE18uninitialized_moveIPS1_S4_EEvT_S5_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_5RegexEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE13destroy_rangeEPS1_S3_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xfffffffffffffff0    	// #-16
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm5RegexD1Ev>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseINS_5RegexELb0EE13destroy_rangeEPS1_S3_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm5RegexEES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm5RegexEES3_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm5RegexEES3_ET0_T_S6_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm5RegexEESt13move_iteratorIT_ES4_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm5RegexEESt13move_iteratorIT_ES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPN4llvm5RegexEESt13move_iteratorIT_ES4_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm5RegexEES5_EET0_T_S8_S7_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZStneIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm5RegexEJS1_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm5RegexEJS1_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN4llvm5RegexEJS1_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm5RegexC1EOS0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm5RegexEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm5RegexEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm5RegexEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm5RegexEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm5RegexEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm5RegexEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x10
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZSteqIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPN4llvm5RegexEEbRKSt13move_iteratorIT_ES7_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm5RegexEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm5RegexEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN4llvm5RegexEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm5RegexEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm5RegexEEC2ES2_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm5RegexEEC2ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_5RegexEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13StringMapImplC2Ej:

0000000000000000 <_ZN4llvm13StringMapImplC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	w1, [sp, #4]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9]
  18:	str	wzr, [x9, #8]
  1c:	str	wzr, [x9, #12]
  20:	str	wzr, [x9, #16]
  24:	ldr	w10, [sp, #4]
  28:	str	w10, [x9, #20]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x8, sp, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x8
  24:	mov	x1, x9
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x8
  38:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  3c:	ldur	x8, [x29, #-16]
  40:	ldur	x9, [x29, #-24]
  44:	cmp	x8, x9
  48:	b.eq	8c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_+0x8c>  // b.none
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  54:	add	x1, sp, #0x10
  58:	str	x0, [sp, #16]
  5c:	add	x0, sp, #0x18
  60:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  64:	ldur	x2, [x29, #-16]
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x0, [sp]
  70:	add	x3, sp, #0x20
  74:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  78:	str	x0, [sp, #8]
  7c:	ldur	x8, [x29, #-16]
  80:	add	x8, x8, #0x4
  84:	stur	x8, [x29, #-16]
  88:	b	3c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_+0x3c>
  8c:	add	x0, sp, #0x20
  90:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_assign_uniqueIPKiEEvT_S9_>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIiE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE3endEv:

0000000000000000 <_ZNKSt16initializer_listIiE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIiE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIiE3endEv>
  30:	mov	x8, #0x4                   	// #4
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_>
  38:	ldr	x8, [x0]
  3c:	ldr	x9, [sp, #8]
  40:	str	x8, [x9, #8]
  44:	ldr	x8, [sp, #16]
  48:	str	x8, [x9, #16]
  4c:	ldr	x8, [x9]
  50:	cbz	x8, 84 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_+0x84>
  54:	ldr	x8, [sp, #8]
  58:	ldr	x9, [x8]
  5c:	mov	x10, xzr
  60:	str	x10, [x9, #8]
  64:	ldr	x9, [x8, #8]
  68:	ldr	x9, [x9, #16]
  6c:	cbz	x9, 80 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_+0x80>
  70:	ldr	x8, [sp, #8]
  74:	ldr	x9, [x8, #8]
  78:	ldr	x9, [x9, #16]
  7c:	str	x9, [x8, #8]
  80:	b	90 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeC2ERS5_+0x90>
  84:	mov	x8, xzr
  88:	ldr	x9, [sp, #8]
  8c:	str	x8, [x9, #8]
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x30
  98:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	sub	x8, x29, #0x38
  10:	add	x9, sp, #0x3f
  14:	stur	x1, [x29, #-16]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	stur	x3, [x29, #-40]
  24:	ldur	x10, [x29, #-24]
  28:	ldur	x11, [x29, #-16]
  2c:	str	x11, [sp, #64]
  30:	ldur	x1, [x29, #-32]
  34:	mov	x0, x9
  38:	str	x8, [sp, #48]
  3c:	str	x10, [sp, #40]
  40:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>
  44:	ldr	x1, [sp, #64]
  48:	ldr	x8, [sp, #40]
  4c:	str	x0, [sp, #32]
  50:	mov	x0, x8
  54:	ldr	x2, [sp, #32]
  58:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>
  5c:	stur	x0, [x29, #-56]
  60:	stur	x1, [x29, #-48]
  64:	ldr	x8, [sp, #48]
  68:	ldr	x9, [x8, #8]
  6c:	cbz	x9, b4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_+0xb4>
  70:	sub	x8, x29, #0x38
  74:	ldur	x1, [x29, #-56]
  78:	ldr	x2, [x8, #8]
  7c:	ldur	x0, [x29, #-32]
  80:	str	x1, [sp, #24]
  84:	str	x2, [sp, #16]
  88:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>
  8c:	ldur	x4, [x29, #-40]
  90:	ldr	x8, [sp, #40]
  94:	str	x0, [sp, #8]
  98:	mov	x0, x8
  9c:	ldr	x1, [sp, #24]
  a0:	ldr	x2, [sp, #16]
  a4:	ldr	x3, [sp, #8]
  a8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>
  ac:	stur	x0, [x29, #-8]
  b0:	b	c0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_+0xc0>
  b4:	ldur	x1, [x29, #-56]
  b8:	sub	x0, x29, #0x8
  bc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_insert_unique_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiESt23_Rb_tree_const_iteratorIiEOT_RT0_>
  c0:	ldur	x0, [x29, #-8]
  c4:	ldp	x29, x30, [sp, #128]
  c8:	add	sp, sp, #0x90
  cc:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt23_Rb_tree_const_iteratorIiEC2ERKSt17_Rb_tree_iteratorIiE:

0000000000000000 <_ZNSt23_Rb_tree_const_iteratorIiEC2ERKSt17_Rb_tree_iteratorIiE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeD2Ev:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8, #16]
  18:	ldr	x1, [x8]
  1c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeD2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE7_M_rootEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE7_M_rootEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_rightmostEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_rightmostEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x20
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x0, [x29, #-32]
  18:	stur	x2, [x29, #-40]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	stur	x9, [x29, #-112]
  28:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  2c:	stur	x0, [x29, #-48]
  30:	ldur	x8, [x29, #-48]
  34:	ldur	x0, [x29, #-112]
  38:	str	x8, [sp, #120]
  3c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  40:	ldr	x8, [sp, #120]
  44:	cmp	x8, x0
  48:	b.ne	dc <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0xdc>  // b.any
  4c:	ldur	x0, [x29, #-112]
  50:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  54:	cmp	x0, #0x0
  58:	cset	w8, ls  // ls = plast
  5c:	tbnz	w8, #0, c4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0xc4>
  60:	ldur	x0, [x29, #-112]
  64:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  68:	ldr	x0, [x0]
  6c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  70:	ldur	x2, [x29, #-40]
  74:	ldur	x8, [x29, #-112]
  78:	str	x0, [sp, #112]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #112]
  84:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  88:	tbnz	w0, #0, 90 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x90>
  8c:	b	c4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0xc4>
  90:	sub	x1, x29, #0x38
  94:	mov	x8, xzr
  98:	stur	x8, [x29, #-56]
  9c:	ldur	x0, [x29, #-112]
  a0:	str	x1, [sp, #104]
  a4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  a8:	sub	x8, x29, #0x10
  ac:	str	x0, [sp, #96]
  b0:	mov	x0, x8
  b4:	ldr	x1, [sp, #104]
  b8:	ldr	x2, [sp, #96]
  bc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  c0:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
  c4:	ldur	x1, [x29, #-40]
  c8:	ldur	x0, [x29, #-112]
  cc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  d0:	stur	x0, [x29, #-16]
  d4:	stur	x1, [x29, #-8]
  d8:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
  dc:	ldur	x1, [x29, #-40]
  e0:	ldur	x0, [x29, #-48]
  e4:	str	x1, [sp, #88]
  e8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
  ec:	ldur	x8, [x29, #-112]
  f0:	str	x0, [sp, #80]
  f4:	mov	x0, x8
  f8:	ldr	x1, [sp, #88]
  fc:	ldr	x2, [sp, #80]
 100:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 104:	tbnz	w0, #0, 10c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x10c>
 108:	b	1f0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x1f0>
 10c:	ldur	x8, [x29, #-48]
 110:	stur	x8, [x29, #-64]
 114:	ldur	x8, [x29, #-48]
 118:	ldur	x0, [x29, #-112]
 11c:	str	x8, [sp, #72]
 120:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 124:	ldr	x8, [x0]
 128:	ldr	x9, [sp, #72]
 12c:	cmp	x9, x8
 130:	b.ne	168 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x168>  // b.any
 134:	ldur	x0, [x29, #-112]
 138:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 13c:	ldur	x8, [x29, #-112]
 140:	str	x0, [sp, #64]
 144:	mov	x0, x8
 148:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 14c:	sub	x8, x29, #0x10
 150:	str	x0, [sp, #56]
 154:	mov	x0, x8
 158:	ldr	x1, [sp, #64]
 15c:	ldr	x2, [sp, #56]
 160:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 164:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 168:	sub	x0, x29, #0x40
 16c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 170:	ldr	x0, [x0]
 174:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 178:	ldur	x2, [x29, #-40]
 17c:	ldur	x8, [x29, #-112]
 180:	str	x0, [sp, #48]
 184:	mov	x0, x8
 188:	ldr	x1, [sp, #48]
 18c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 190:	tbnz	w0, #0, 198 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x198>
 194:	b	1d8 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x1d8>
 198:	ldur	x0, [x29, #-64]
 19c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 1a0:	cbnz	x0, 1c0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x1c0>
 1a4:	sub	x1, x29, #0x48
 1a8:	mov	x8, xzr
 1ac:	stur	x8, [x29, #-72]
 1b0:	sub	x0, x29, #0x10
 1b4:	sub	x2, x29, #0x40
 1b8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 1bc:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 1c0:	sub	x0, x29, #0x10
 1c4:	sub	x8, x29, #0x30
 1c8:	mov	x1, x8
 1cc:	mov	x2, x8
 1d0:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 1d4:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 1d8:	ldur	x1, [x29, #-40]
 1dc:	ldur	x0, [x29, #-112]
 1e0:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 1e4:	stur	x0, [x29, #-16]
 1e8:	stur	x1, [x29, #-8]
 1ec:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 1f0:	ldur	x0, [x29, #-48]
 1f4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 1f8:	ldur	x2, [x29, #-40]
 1fc:	ldur	x8, [x29, #-112]
 200:	str	x0, [sp, #40]
 204:	mov	x0, x8
 208:	ldr	x1, [sp, #40]
 20c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 210:	tbnz	w0, #0, 218 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x218>
 214:	b	304 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x304>
 218:	ldur	x8, [x29, #-48]
 21c:	stur	x8, [x29, #-80]
 220:	ldur	x8, [x29, #-48]
 224:	ldur	x0, [x29, #-112]
 228:	str	x8, [sp, #32]
 22c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 230:	ldr	x8, [x0]
 234:	ldr	x9, [sp, #32]
 238:	cmp	x9, x8
 23c:	b.ne	274 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x274>  // b.any
 240:	sub	x1, x29, #0x58
 244:	mov	x8, xzr
 248:	stur	x8, [x29, #-88]
 24c:	ldur	x0, [x29, #-112]
 250:	str	x1, [sp, #24]
 254:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 258:	sub	x8, x29, #0x10
 25c:	str	x0, [sp, #16]
 260:	mov	x0, x8
 264:	ldr	x1, [sp, #24]
 268:	ldr	x2, [sp, #16]
 26c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 270:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 274:	ldur	x1, [x29, #-40]
 278:	sub	x0, x29, #0x50
 27c:	str	x1, [sp, #8]
 280:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 284:	ldr	x0, [x0]
 288:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 28c:	ldur	x8, [x29, #-112]
 290:	str	x0, [sp]
 294:	mov	x0, x8
 298:	ldr	x1, [sp, #8]
 29c:	ldr	x2, [sp]
 2a0:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 2a4:	tbnz	w0, #0, 2ac <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x2ac>
 2a8:	b	2ec <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x2ec>
 2ac:	ldur	x0, [x29, #-48]
 2b0:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 2b4:	cbnz	x0, 2d4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x2d4>
 2b8:	sub	x1, x29, #0x60
 2bc:	mov	x8, xzr
 2c0:	stur	x8, [x29, #-96]
 2c4:	sub	x0, x29, #0x10
 2c8:	sub	x2, x29, #0x30
 2cc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 2d0:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 2d4:	sub	x0, x29, #0x10
 2d8:	sub	x8, x29, #0x50
 2dc:	mov	x1, x8
 2e0:	mov	x2, x8
 2e4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 2e8:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 2ec:	ldur	x1, [x29, #-40]
 2f0:	ldur	x0, [x29, #-112]
 2f4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 2f8:	stur	x0, [x29, #-16]
 2fc:	stur	x1, [x29, #-8]
 300:	b	31c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi+0x31c>
 304:	sub	x2, x29, #0x68
 308:	mov	x8, xzr
 30c:	stur	x8, [x29, #-104]
 310:	sub	x0, x29, #0x10
 314:	sub	x1, x29, #0x30
 318:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIiERKi>
 31c:	ldur	x0, [x29, #-16]
 320:	ldur	x1, [x29, #-8]
 324:	ldp	x29, x30, [sp, #240]
 328:	add	sp, sp, #0x100
 32c:	ret

Disassembly of section .text._ZNKSt9_IdentityIiEclERKi:

0000000000000000 <_ZNKSt9_IdentityIiEclERKi>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	stur	x3, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	x9, [x29, #-24]
  28:	mov	w10, #0x1                   	// #1
  2c:	str	x8, [sp, #56]
  30:	str	w10, [sp, #52]
  34:	cbnz	x9, 94 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_+0x94>
  38:	ldur	x8, [x29, #-32]
  3c:	ldr	x0, [sp, #56]
  40:	str	x8, [sp, #40]
  44:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  48:	mov	w9, #0x1                   	// #1
  4c:	ldr	x8, [sp, #40]
  50:	cmp	x8, x0
  54:	str	w9, [sp, #52]
  58:	b.eq	94 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_+0x94>  // b.none
  5c:	ldur	x1, [x29, #-40]
  60:	sub	x0, x29, #0x32
  64:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  68:	ldur	x8, [x29, #-32]
  6c:	str	x0, [sp, #32]
  70:	mov	x0, x8
  74:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  78:	ldr	x8, [sp, #56]
  7c:	str	x0, [sp, #24]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  90:	str	w0, [sp, #52]
  94:	ldr	w8, [sp, #52]
  98:	mov	w9, #0x1                   	// #1
  9c:	and	w8, w8, w9
  a0:	sturb	w8, [x29, #-49]
  a4:	ldur	x0, [x29, #-48]
  a8:	ldur	x10, [x29, #-40]
  ac:	str	x0, [sp, #16]
  b0:	mov	x0, x10
  b4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  b8:	ldr	x10, [sp, #16]
  bc:	str	x0, [sp, #8]
  c0:	mov	x0, x10
  c4:	ldr	x1, [sp, #8]
  c8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  cc:	str	x0, [sp, #64]
  d0:	ldurb	w8, [x29, #-49]
  d4:	ldr	x1, [sp, #64]
  d8:	ldur	x2, [x29, #-32]
  dc:	ldr	x10, [sp, #56]
  e0:	add	x3, x10, #0x8
  e4:	and	w0, w8, #0x1
  e8:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  ec:	ldr	x10, [sp, #56]
  f0:	ldr	x11, [x10, #40]
  f4:	add	x11, x11, #0x1
  f8:	str	x11, [x10, #40]
  fc:	ldr	x1, [sp, #64]
 100:	sub	x0, x29, #0x8
 104:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_20_Reuse_or_alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
 108:	ldur	x0, [x29, #-8]
 10c:	ldp	x29, x30, [sp, #128]
 110:	add	sp, sp, #0x90
 114:	ret

Disassembly of section .text._ZSt7forwardIRKiEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRKiEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt17_Rb_tree_iteratorIiEC2EPSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt17_Rb_tree_iteratorIiEC2EPSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNKSt23_Rb_tree_const_iteratorIiE13_M_const_castEv:

0000000000000000 <_ZNKSt23_Rb_tree_const_iteratorIiE13_M_const_castEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt23_Rb_tree_const_iteratorIiE13_M_const_castEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_M_endEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_M_endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE4sizeEv:

0000000000000000 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt4lessIiEclERKiS2_:

0000000000000000 <_ZNKSt4lessIiEclERKiS2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #16]
  14:	ldr	w9, [x8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	w10, [x8]
  20:	cmp	w9, w10
  24:	cset	w9, lt  // lt = tstop
  28:	and	w0, w9, #0x1
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt18_Rb_tree_node_base>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [sp, #16]
  20:	ldr	x9, [x9]
  24:	str	x9, [x8]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x9, [x29, #-24]
  1c:	mov	x0, x9
  20:	str	w8, [sp, #44]
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  2c:	stur	x0, [x29, #-40]
  30:	ldr	x0, [sp, #32]
  34:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  38:	stur	x0, [x29, #-48]
  3c:	ldr	w8, [sp, #44]
  40:	sturb	w8, [x29, #-49]
  44:	ldur	x8, [x29, #-40]
  48:	cbz	x8, b8 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0xb8>
  4c:	ldur	x8, [x29, #-40]
  50:	stur	x8, [x29, #-48]
  54:	ldur	x1, [x29, #-32]
  58:	ldur	x0, [x29, #-40]
  5c:	str	x1, [sp, #24]
  60:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  64:	ldr	x8, [sp, #32]
  68:	str	x0, [sp, #16]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #24]
  74:	ldr	x2, [sp, #16]
  78:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  7c:	and	w9, w0, #0x1
  80:	sturb	w9, [x29, #-49]
  84:	ldurb	w9, [x29, #-49]
  88:	tbnz	w9, #0, 90 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x90>
  8c:	b	a0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0xa0>
  90:	ldur	x0, [x29, #-40]
  94:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  98:	str	x0, [sp, #8]
  9c:	b	ac <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0xac>
  a0:	ldur	x0, [x29, #-40]
  a4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  a8:	str	x0, [sp, #8]
  ac:	ldr	x8, [sp, #8]
  b0:	stur	x8, [x29, #-40]
  b4:	b	44 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x44>
  b8:	ldur	x1, [x29, #-48]
  bc:	add	x0, sp, #0x40
  c0:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  c4:	ldurb	w8, [x29, #-49]
  c8:	tbnz	w8, #0, d0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0xd0>
  cc:	b	10c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x10c>
  d0:	ldr	x0, [sp, #32]
  d4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  d8:	add	x1, sp, #0x38
  dc:	str	x0, [sp, #56]
  e0:	add	x0, sp, #0x40
  e4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
  e8:	tbnz	w0, #0, f0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0xf0>
  ec:	b	104 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x104>
  f0:	sub	x0, x29, #0x10
  f4:	sub	x1, x29, #0x28
  f8:	sub	x2, x29, #0x30
  fc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 100:	b	160 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x160>
 104:	add	x0, sp, #0x40
 108:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 10c:	ldr	x0, [sp, #64]
 110:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 114:	ldur	x2, [x29, #-32]
 118:	ldr	x8, [sp, #32]
 11c:	str	x0, [sp]
 120:	mov	x0, x8
 124:	ldr	x1, [sp]
 128:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 12c:	tbnz	w0, #0, 134 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x134>
 130:	b	148 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x148>
 134:	sub	x0, x29, #0x10
 138:	sub	x1, x29, #0x28
 13c:	sub	x2, x29, #0x30
 140:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 144:	b	160 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi+0x160>
 148:	add	x2, sp, #0x30
 14c:	mov	x8, xzr
 150:	str	x8, [sp, #48]
 154:	sub	x0, x29, #0x10
 158:	add	x1, sp, #0x40
 15c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE24_M_get_insert_unique_posERKi>
 160:	ldur	x0, [x29, #-16]
 164:	ldur	x1, [x29, #-8]
 168:	ldp	x29, x30, [sp, #128]
 16c:	add	sp, sp, #0x90
 170:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_leftmostEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_leftmostEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x18
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt17_Rb_tree_iteratorIiEmmEv:

0000000000000000 <_ZNSt17_Rb_tree_iteratorIiEmmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_S_rightEPSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_S_rightEPSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt17_Rb_tree_iteratorIiEppEv:

0000000000000000 <_ZNSt17_Rb_tree_iteratorIiEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x8, [sp, #8]
  38:	ldr	x8, [x8]
  3c:	str	x8, [x9, #8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt13_Rb_tree_nodeIiE:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt13_Rb_tree_nodeIiE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x9
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt13_Rb_tree_nodeIiE>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE6_S_keyEPKSt13_Rb_tree_nodeIiE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNKSt13_Rb_tree_nodeIiE9_M_valptrEv:

0000000000000000 <_ZNKSt13_Rb_tree_nodeIiE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	bl	0 <_ZNKSt13_Rb_tree_nodeIiE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_membufIiE6_M_ptrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_membufIiE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK9__gnu_cxx16__aligned_membufIiE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_membufIiE7_M_addrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_membufIiE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_beginEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE7_S_leftEPSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE7_S_leftEPSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSteqRKSt17_Rb_tree_iteratorIiES2_:

0000000000000000 <_ZSteqRKSt17_Rb_tree_iteratorIiES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9, #24]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIiERS1_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIiERS1_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIiERS1_Lb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIiERS1_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt7forwardIRPSt13_Rb_tree_nodeIiEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPSt13_Rb_tree_nodeIiEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #40]
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  24:	stur	x0, [x29, #-32]
  28:	ldur	x8, [x29, #-32]
  2c:	cbz	x8, 84 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_+0x84>
  30:	ldr	x8, [sp, #40]
  34:	ldr	x0, [x8, #16]
  38:	ldur	x1, [x29, #-32]
  3c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  40:	ldr	x8, [sp, #40]
  44:	ldr	x0, [x8, #16]
  48:	ldur	x1, [x29, #-32]
  4c:	ldur	x9, [x29, #-24]
  50:	str	x0, [sp, #32]
  54:	mov	x0, x9
  58:	str	x1, [sp, #24]
  5c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp, #16]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #24]
  70:	ldr	x2, [sp, #16]
  74:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  78:	ldur	x8, [x29, #-32]
  7c:	stur	x8, [x29, #-8]
  80:	b	b4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_+0xb4>
  84:	ldr	x8, [sp, #40]
  88:	ldr	x0, [x8, #16]
  8c:	ldur	x9, [x29, #-24]
  90:	str	x0, [sp, #8]
  94:	mov	x0, x9
  98:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  9c:	ldr	x8, [sp, #8]
  a0:	str	x0, [sp]
  a4:	mov	x0, x8
  a8:	ldr	x1, [sp]
  ac:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  b0:	stur	x0, [x29, #-8]
  b4:	ldur	x0, [x29, #-8]
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	ldr	x8, [sp, #16]
   c:	ldr	x9, [x8, #8]
  10:	str	x8, [sp]
  14:	cbnz	x9, 28 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0x28>
  18:	ldr	x8, [sp]
  1c:	ldr	x9, [x8, #8]
  20:	str	x9, [sp, #24]
  24:	b	fc <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xfc>
  28:	ldr	x8, [sp]
  2c:	ldr	x9, [x8, #8]
  30:	str	x9, [sp, #8]
  34:	ldr	x9, [x8, #8]
  38:	ldr	x9, [x9, #8]
  3c:	str	x9, [x8, #8]
  40:	ldr	x9, [x8, #8]
  44:	cbz	x9, e8 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xe8>
  48:	ldr	x8, [sp]
  4c:	ldr	x9, [x8, #8]
  50:	ldr	x9, [x9, #24]
  54:	ldr	x10, [sp, #8]
  58:	cmp	x9, x10
  5c:	b.ne	d4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xd4>  // b.any
  60:	ldr	x8, [sp]
  64:	ldr	x9, [x8, #8]
  68:	mov	x10, xzr
  6c:	str	x10, [x9, #24]
  70:	ldr	x9, [x8, #8]
  74:	ldr	x9, [x9, #16]
  78:	cbz	x9, d0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xd0>
  7c:	ldr	x8, [sp]
  80:	ldr	x9, [x8, #8]
  84:	ldr	x9, [x9, #16]
  88:	str	x9, [x8, #8]
  8c:	ldr	x8, [sp]
  90:	ldr	x9, [x8, #8]
  94:	ldr	x9, [x9, #24]
  98:	cbz	x9, b0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xb0>
  9c:	ldr	x8, [sp]
  a0:	ldr	x9, [x8, #8]
  a4:	ldr	x9, [x9, #24]
  a8:	str	x9, [x8, #8]
  ac:	b	8c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0x8c>
  b0:	ldr	x8, [sp]
  b4:	ldr	x9, [x8, #8]
  b8:	ldr	x9, [x9, #16]
  bc:	cbz	x9, d0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xd0>
  c0:	ldr	x8, [sp]
  c4:	ldr	x9, [x8, #8]
  c8:	ldr	x9, [x9, #16]
  cc:	str	x9, [x8, #8]
  d0:	b	e4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xe4>
  d4:	ldr	x8, [sp]
  d8:	ldr	x9, [x8, #8]
  dc:	mov	x10, xzr
  e0:	str	x10, [x9, #16]
  e4:	b	f4 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE20_Reuse_or_alloc_node10_M_extractEv+0xf4>
  e8:	mov	x8, xzr
  ec:	ldr	x9, [sp]
  f0:	str	x8, [x9]
  f4:	ldr	x8, [sp, #8]
  f8:	str	x8, [sp, #24]
  fc:	ldr	x0, [sp, #24]
 100:	add	sp, sp, #0x20
 104:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE15_M_destroy_nodeEPSt13_Rb_tree_nodeIiE:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE15_M_destroy_nodeEPSt13_Rb_tree_nodeIiE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE15_M_destroy_nodeEPSt13_Rb_tree_nodeIiE>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE15_M_destroy_nodeEPSt13_Rb_tree_nodeIiE>
  2c:	ldr	x1, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x1
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE15_M_destroy_nodeEPSt13_Rb_tree_nodeIiE>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_>
  40:	ldr	x1, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x1
  4c:	ldr	x1, [sp, #8]
  50:	ldr	x2, [sp]
  54:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE17_M_construct_nodeIJRKiEEEvPSt13_Rb_tree_nodeIiEDpOT_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE14_M_create_nodeIJRKiEEEPSt13_Rb_tree_nodeIiEDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE14_M_create_nodeIJRKiEEEPSt13_Rb_tree_nodeIiEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE14_M_create_nodeIJRKiEEEPSt13_Rb_tree_nodeIiEDpOT_>
  24:	str	x0, [sp, #24]
  28:	ldr	x1, [sp, #24]
  2c:	ldur	x0, [x29, #-16]
  30:	str	x1, [sp, #8]
  34:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE14_M_create_nodeIJRKiEEEPSt13_Rb_tree_nodeIiEDpOT_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	ldr	x2, [sp]
  4c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE14_M_create_nodeIJRKiEEEPSt13_Rb_tree_nodeIiEDpOT_>
  50:	ldr	x0, [sp, #24]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE7destroyIiEEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE7destroyIiEEvRS2_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE7destroyIiEEvRS2_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13_Rb_tree_nodeIiE9_M_valptrEv:

0000000000000000 <_ZNSt13_Rb_tree_nodeIiE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	bl	0 <_ZNSt13_Rb_tree_nodeIiE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE7destroyIiEEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE7destroyIiEEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufIiE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufIiE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_membufIiE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufIiE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufIiE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE9constructIiJRKiEEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE9constructIiJRKiEEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE9constructIiJRKiEEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE9constructIiJRKiEEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE9constructIiJRKiEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE9constructIiJRKiEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE9constructIiJRKiEEEvPT_DpOT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_get_nodeEv:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_get_nodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [sp]
  1c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_get_nodeEv>
  20:	ldr	x1, [sp]
  24:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_get_nodeEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE8allocateERS2_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE8allocateERS2_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x28                  	// #40
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3333333333333333    	// #3689348814741910323
   8:	movk	x8, #0x333, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	str	x8, [sp, #16]
  1c:	ldur	x8, [x29, #-16]
  20:	cbz	x8, 64 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE+0x64>
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE>
  40:	ldur	x0, [x29, #-16]
  44:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE>
  48:	str	x0, [sp, #24]
  4c:	ldur	x1, [x29, #-16]
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE>
  58:	ldr	x8, [sp, #24]
  5c:	stur	x8, [x29, #-16]
  60:	b	1c <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE8_M_eraseEPSt13_Rb_tree_nodeIiE+0x1c>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_drop_nodeEPSt13_Rb_tree_nodeIiE:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_drop_nodeEPSt13_Rb_tree_nodeIiE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_drop_nodeEPSt13_Rb_tree_nodeIiE>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE12_M_drop_nodeEPSt13_Rb_tree_nodeIiE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_put_nodeEPSt13_Rb_tree_nodeIiE:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_put_nodeEPSt13_Rb_tree_nodeIiE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x2, [sp, #8]
  20:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_put_nodeEPSt13_Rb_tree_nodeIiE>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_M_put_nodeEPSt13_Rb_tree_nodeIiE>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeIiEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeIiEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIiE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	sub	x8, x29, #0x30
  10:	sub	x9, x29, #0x31
  14:	stur	x0, [x29, #-24]
  18:	stur	x1, [x29, #-32]
  1c:	ldur	x10, [x29, #-24]
  20:	ldur	x1, [x29, #-32]
  24:	mov	x0, x9
  28:	str	x8, [sp, #56]
  2c:	str	x10, [sp, #48]
  30:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  34:	ldr	x8, [sp, #48]
  38:	str	x0, [sp, #40]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #40]
  44:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  48:	stur	x0, [x29, #-48]
  4c:	stur	x1, [x29, #-40]
  50:	ldr	x8, [sp, #56]
  54:	ldr	x9, [x8, #8]
  58:	cbz	x9, cc <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_+0xcc>
  5c:	sub	x8, x29, #0x40
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #48]
  68:	str	x8, [sp, #32]
  6c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  70:	sub	x8, x29, #0x30
  74:	ldur	x1, [x29, #-48]
  78:	ldr	x2, [x8, #8]
  7c:	ldur	x0, [x29, #-32]
  80:	str	x1, [sp, #24]
  84:	str	x2, [sp, #16]
  88:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  8c:	ldr	x8, [sp, #48]
  90:	str	x0, [sp, #8]
  94:	mov	x0, x8
  98:	ldr	x1, [sp, #24]
  9c:	ldr	x2, [sp, #16]
  a0:	ldr	x3, [sp, #8]
  a4:	ldr	x4, [sp, #32]
  a8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  ac:	sub	x1, x29, #0x48
  b0:	stur	x0, [x29, #-72]
  b4:	sub	x2, x29, #0x49
  b8:	mov	w9, #0x1                   	// #1
  bc:	sturb	w9, [x29, #-73]
  c0:	sub	x0, x29, #0x10
  c4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  c8:	b	f8 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_+0xf8>
  cc:	ldur	x1, [x29, #-48]
  d0:	add	x8, sp, #0x48
  d4:	mov	x0, x8
  d8:	str	x8, [sp]
  dc:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  e0:	add	x2, sp, #0x47
  e4:	mov	w9, #0x0                   	// #0
  e8:	strb	w9, [sp, #71]
  ec:	sub	x0, x29, #0x10
  f0:	ldr	x1, [sp]
  f4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE16_M_insert_uniqueIRKiEESt4pairISt17_Rb_tree_iteratorIiEbEOT_>
  f8:	ldur	x0, [x29, #-16]
  fc:	ldur	x1, [x29, #-8]
 100:	ldp	x29, x30, [sp, #160]
 104:	add	sp, sp, #0xb0
 108:	ret

Disassembly of section .text._ZNSt4pairISt23_Rb_tree_const_iteratorIiEbEC2IRSt17_Rb_tree_iteratorIiERbLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairISt23_Rb_tree_const_iteratorIiEbEC2IRSt17_Rb_tree_iteratorIiERbLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt4pairISt23_Rb_tree_const_iteratorIiEbEC2IRSt17_Rb_tree_iteratorIiERbLb1EEEOT_OT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt4pairISt23_Rb_tree_const_iteratorIiEbEC2IRSt17_Rb_tree_iteratorIiERbLb1EEEOT_OT0_>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt4pairISt23_Rb_tree_const_iteratorIiEbEC2IRSt17_Rb_tree_iteratorIiERbLb1EEEOT_OT0_>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp, #16]
  50:	strb	w9, [x8, #8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeC2ERS5_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeC2ERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_:

0000000000000000 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	stur	x3, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	x9, [x29, #-24]
  28:	mov	w10, #0x1                   	// #1
  2c:	str	x8, [sp, #56]
  30:	str	w10, [sp, #52]
  34:	cbnz	x9, 94 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_+0x94>
  38:	ldur	x8, [x29, #-32]
  3c:	ldr	x0, [sp, #56]
  40:	str	x8, [sp, #40]
  44:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  48:	mov	w9, #0x1                   	// #1
  4c:	ldr	x8, [sp, #40]
  50:	cmp	x8, x0
  54:	str	w9, [sp, #52]
  58:	b.eq	94 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_+0x94>  // b.none
  5c:	ldur	x1, [x29, #-40]
  60:	sub	x0, x29, #0x32
  64:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  68:	ldur	x8, [x29, #-32]
  6c:	str	x0, [sp, #32]
  70:	mov	x0, x8
  74:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  78:	ldr	x8, [sp, #56]
  7c:	str	x0, [sp, #24]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  90:	str	w0, [sp, #52]
  94:	ldr	w8, [sp, #52]
  98:	mov	w9, #0x1                   	// #1
  9c:	and	w8, w8, w9
  a0:	sturb	w8, [x29, #-49]
  a4:	ldur	x0, [x29, #-48]
  a8:	ldur	x10, [x29, #-40]
  ac:	str	x0, [sp, #16]
  b0:	mov	x0, x10
  b4:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  b8:	ldr	x10, [sp, #16]
  bc:	str	x0, [sp, #8]
  c0:	mov	x0, x10
  c4:	ldr	x1, [sp, #8]
  c8:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
  cc:	str	x0, [sp, #64]
  d0:	ldurb	w8, [x29, #-49]
  d4:	ldr	x1, [sp, #64]
  d8:	ldur	x2, [x29, #-32]
  dc:	ldr	x10, [sp, #56]
  e0:	add	x3, x10, #0x8
  e4:	and	w0, w8, #0x1
  e8:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  ec:	ldr	x10, [sp, #56]
  f0:	ldr	x11, [x10, #40]
  f4:	add	x11, x11, #0x1
  f8:	str	x11, [x10, #40]
  fc:	ldr	x1, [sp, #64]
 100:	sub	x0, x29, #0x8
 104:	bl	0 <_ZNSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE10_M_insert_IRKiNS5_11_Alloc_nodeEEESt17_Rb_tree_iteratorIiEPSt18_Rb_tree_node_baseSD_OT_RT0_>
 108:	ldur	x0, [x29, #-8]
 10c:	ldp	x29, x30, [sp, #128]
 110:	add	sp, sp, #0x90
 114:	ret

Disassembly of section .text._ZNSt4pairISt17_Rb_tree_iteratorIiEbEC2IS1_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairISt17_Rb_tree_iteratorIiEbEC2IS1_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairISt17_Rb_tree_iteratorIiEbEC2IS1_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairISt17_Rb_tree_iteratorIiEbEC2IS1_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_:

0000000000000000 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x8
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE11_Alloc_nodeclIRKiEEPSt13_Rb_tree_nodeIiEOT_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt17_Rb_tree_iteratorIiEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt17_Rb_tree_iteratorIiEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRSt17_Rb_tree_iteratorIiEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRSt17_Rb_tree_iteratorIiEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv:

0000000000000000 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9, #24]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE5beginEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt23_Rb_tree_const_iteratorIiEC2EPKSt18_Rb_tree_node_base:

0000000000000000 <_ZNSt23_Rb_tree_const_iteratorIiEC2EPKSt18_Rb_tree_node_base>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x1, [x29, #-24]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  28:	str	x0, [sp, #32]
  2c:	ldur	x1, [x29, #-24]
  30:	ldr	x2, [sp, #32]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  3c:	str	x0, [sp, #24]
  40:	ldr	x1, [sp, #24]
  44:	ldur	x2, [x29, #-24]
  48:	ldr	x3, [sp, #32]
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  54:	str	x0, [sp, #16]
  58:	ldr	x8, [sp, #16]
  5c:	cbz	x8, 70 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x70>
  60:	ldr	x1, [sp, #16]
  64:	sub	x0, x29, #0x8
  68:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  6c:	b	7c <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x7c>
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  78:	stur	x0, [x29, #-8]
  7c:	ldur	x0, [x29, #-8]
  80:	ldp	x29, x30, [sp, #64]
  84:	add	sp, sp, #0x50
  88:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
  1c:	ldr	x8, [sp]
  20:	ldr	w1, [x8]
  24:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldr	x3, [x8, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	str	x1, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	str	x3, [sp, #8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #16]
  28:	ldr	x3, [sp, #8]
  2c:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m>
  30:	str	x0, [sp]
  34:	ldr	x8, [sp]
  38:	cbz	x8, 4c <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m+0x4c>
  3c:	ldr	x8, [sp]
  40:	ldr	x8, [x8]
  44:	stur	x8, [x29, #-8]
  48:	b	54 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m+0x54>
  4c:	mov	x8, xzr
  50:	stur	x8, [x29, #-8]
  54:	ldur	x0, [x29, #-8]
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE:

0000000000000000 <_ZNSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x8
  14:	str	x0, [sp]
  18:	mov	x0, x9
  1c:	mov	x1, x8
  20:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt4hashIiEclEi:

0000000000000000 <_ZNKSt4hashIiEclEi>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldrsw	x0, [sp, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIiELb1EE7_S_cgetERKS3_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIiELb1EE7_S_cgetERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>
  24:	ldr	x1, [sp, #8]
  28:	ldr	x2, [sp]
  2c:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail18_Mod_range_hashingclEmm:

0000000000000000 <_ZNKSt8__detail18_Mod_range_hashingclEmm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #16]
  14:	ldr	x9, [sp, #8]
  18:	udiv	x10, x8, x9
  1c:	mul	x9, x10, x9
  20:	subs	x0, x8, x9
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi2ENS_18_Mod_range_hashingELb1EE7_S_cgetERKS2_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi2ENS_18_Mod_range_hashingELb1EE7_S_cgetERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	str	x3, [sp, #40]
  1c:	ldur	x8, [x29, #-16]
  20:	ldr	x9, [x8]
  24:	ldur	x10, [x29, #-24]
  28:	mov	x11, #0x8                   	// #8
  2c:	mul	x10, x11, x10
  30:	add	x9, x9, x10
  34:	ldr	x9, [x9]
  38:	str	x9, [sp, #32]
  3c:	ldr	x9, [sp, #32]
  40:	str	x8, [sp, #16]
  44:	cbnz	x9, 54 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x54>
  48:	mov	x8, xzr
  4c:	stur	x8, [x29, #-8]
  50:	b	e0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xe0>
  54:	ldr	x8, [sp, #32]
  58:	ldr	x8, [x8]
  5c:	str	x8, [sp, #24]
  60:	ldur	x1, [x29, #-32]
  64:	ldr	x2, [sp, #40]
  68:	ldr	x3, [sp, #24]
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  74:	tbnz	w0, #0, 7c <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x7c>
  78:	b	88 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x88>
  7c:	ldr	x8, [sp, #32]
  80:	stur	x8, [x29, #-8]
  84:	b	e0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xe0>
  88:	ldr	x8, [sp, #24]
  8c:	ldr	x8, [x8]
  90:	cbz	x8, bc <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xbc>
  94:	ldr	x0, [sp, #24]
  98:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  9c:	ldr	x8, [sp, #16]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x8
  a8:	ldr	x1, [sp, #8]
  ac:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  b0:	ldur	x8, [x29, #-24]
  b4:	cmp	x0, x8
  b8:	b.eq	c0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xc0>  // b.none
  bc:	b	d8 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xd8>
  c0:	ldr	x8, [sp, #24]
  c4:	str	x8, [sp, #32]
  c8:	ldr	x0, [sp, #24]
  cc:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  d0:	str	x0, [sp, #24]
  d4:	b	60 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x60>
  d8:	mov	x8, xzr
  dc:	stur	x8, [x29, #-8]
  e0:	ldur	x0, [x29, #-8]
  e4:	ldp	x29, x30, [sp, #80]
  e8:	add	sp, sp, #0x60
  ec:	ret

Disassembly of section .text._ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeIS3_Lb0EEE:

0000000000000000 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeIS3_Lb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  3c:	ldur	x2, [x29, #-16]
  40:	ldur	x3, [x29, #-24]
  44:	ldr	x4, [sp, #32]
  48:	ldr	x1, [sp, #16]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #8]
  58:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  5c:	and	w0, w0, #0x1
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNS4_10_Hash_nodeIS2_Lb0EEE:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNS4_10_Hash_nodeIS2_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	ldr	x2, [x8, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNS4_10_Hash_nodeIS2_Lb0EEE>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt8__detail10_Hash_nodeISt4pairIKiiELb0EE7_M_nextEv:

0000000000000000 <_ZNKSt8__detail10_Hash_nodeISt4pairIKiiELb0EE7_M_nextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8__detail13_Equal_helperIiSt4pairIKiiENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKS6_RKS4_RS2_mPNS_10_Hash_nodeIS3_Lb0EEE:

0000000000000000 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiiENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKS6_RKS4_RS2_mPNS_10_Hash_nodeIS3_Lb0EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-24]
  28:	ldur	x8, [x29, #-16]
  2c:	ldr	x9, [sp, #40]
  30:	str	x0, [sp, #32]
  34:	mov	x0, x9
  38:	str	x1, [sp, #24]
  3c:	str	x8, [sp, #16]
  40:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiiENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKS6_RKS4_RS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiiENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKS6_RKS4_RS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	ldr	x2, [sp]
  6c:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiiENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKS6_RKS4_RS2_mPNS_10_Hash_nodeIS3_Lb0EEE>
  70:	and	w0, w0, #0x1
  74:	ldp	x29, x30, [sp, #80]
  78:	add	sp, sp, #0x60
  7c:	ret

Disassembly of section .text._ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv:

0000000000000000 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiiENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8equal_toIiEclERKiS2_:

0000000000000000 <_ZNKSt8equal_toIiEclERKiS2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #16]
  14:	ldr	w9, [x8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	w10, [x8]
  20:	cmp	w9, w10
  24:	cset	w9, eq  // eq = none
  28:	and	w0, w9, #0x1
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt8__detail10_Select1stclIRSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS6_:

0000000000000000 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS6_>
  1c:	bl	0 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm0EKiiERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERS5_:

0000000000000000 <_ZSt3getILm0EKiiERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EKiiERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRSt4pairIKiiEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRSt4pairIKiiEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10__pair_getILm0EE5__getIKiiEERT_RSt4pairIS3_T0_E:

0000000000000000 <_ZNSt10__pair_getILm0EE5__getIKiiEERT_RSt4pairIS3_T0_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferISt4pairIKiiEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiiEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIiELb1EE7_S_cgetERKS3_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIiELb1EE7_S_cgetERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ENS_10_Select1stELb1EE7_S_cgetERKS2_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ENS_10_Select1stELb1EE7_S_cgetERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	stur	x8, [x29, #-32]
  24:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  28:	ldur	x8, [x29, #-32]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  38:	ldur	x8, [x29, #-32]
  3c:	str	x0, [sp, #32]
  40:	mov	x0, x8
  44:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  48:	ldur	x8, [x29, #-16]
  4c:	str	x0, [sp, #24]
  50:	mov	x0, x8
  54:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  58:	ldr	x1, [sp, #24]
  5c:	str	x0, [sp, #16]
  60:	mov	x0, x1
  64:	ldr	x1, [sp, #16]
  68:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  6c:	ldr	w1, [x0]
  70:	ldr	x0, [sp, #32]
  74:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  78:	ldur	x2, [x29, #-24]
  7c:	ldr	x3, [sp, #40]
  80:	str	x0, [sp, #8]
  84:	mov	x0, x3
  88:	ldr	x1, [sp, #8]
  8c:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeIS3_Lb0EEEm>
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNKSt8__detail10_Select1stclIRKSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS7_:

0000000000000000 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS7_>
  1c:	bl	0 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiiEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOS7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv:

0000000000000000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE4_M_vEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm0EKiiERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS5_:

0000000000000000 <_ZSt3getILm0EKiiERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EKiiERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRKSt4pairIKiiEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt4pairIKiiEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10__pair_getILm0EE11__const_getIKiiEERKT_RKSt4pairIS3_T0_E:

0000000000000000 <_ZNSt10__pair_getILm0EE11__const_getIKiiEERKT_RKSt4pairIS3_T0_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv:

0000000000000000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiiEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiiEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiiEE7_M_addrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiiEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail19_Node_iterator_baseISt4pairIKiiELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE:

0000000000000000 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKiiELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_:

0000000000000000 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	stur	x8, [x29, #-32]
  1c:	ldur	x0, [x29, #-32]
  20:	ldur	x1, [x29, #-24]
  24:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  28:	stur	x0, [x29, #-40]
  2c:	ldur	x0, [x29, #-32]
  30:	ldur	x1, [x29, #-24]
  34:	ldur	x2, [x29, #-40]
  38:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  3c:	str	x0, [sp, #48]
  40:	ldur	x0, [x29, #-32]
  44:	ldr	x1, [sp, #48]
  48:	ldur	x2, [x29, #-24]
  4c:	ldur	x3, [x29, #-40]
  50:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  54:	str	x0, [sp, #40]
  58:	ldr	x8, [sp, #40]
  5c:	cbnz	x8, cc <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_+0xcc>
  60:	ldur	x0, [x29, #-32]
  64:	ldur	x1, [x29, #-24]
  68:	add	x8, sp, #0x20
  6c:	str	x0, [sp, #8]
  70:	mov	x0, x8
  74:	str	x8, [sp]
  78:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  7c:	ldr	x0, [sp, #8]
  80:	adrp	x1, 0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  84:	add	x1, x1, #0x0
  88:	ldr	x2, [sp]
  8c:	add	x3, sp, #0x1f
  90:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  94:	str	x0, [sp, #40]
  98:	ldur	x0, [x29, #-32]
  9c:	ldr	x1, [sp, #48]
  a0:	ldur	x2, [x29, #-40]
  a4:	ldr	x3, [sp, #40]
  a8:	mov	x4, #0x1                   	// #1
  ac:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  b0:	add	x8, sp, #0x10
  b4:	str	x0, [sp, #16]
  b8:	mov	x0, x8
  bc:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  c0:	add	x8, x0, #0x4
  c4:	stur	x8, [x29, #-8]
  c8:	b	dc <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_+0xdc>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiiESaIS3_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  d4:	add	x8, x0, #0x4
  d8:	stur	x8, [x29, #-8]
  dc:	ldur	x0, [x29, #-8]
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	str	x8, [sp, #56]
  2c:	str	x9, [sp, #48]
  30:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  34:	ldr	x1, [sp, #56]
  38:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  3c:	stur	x0, [x29, #-40]
  40:	ldur	x0, [x29, #-40]
  44:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  48:	stur	x0, [x29, #-48]
  4c:	ldur	x0, [x29, #-48]
  50:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  6c:	ldur	x8, [x29, #-16]
  70:	str	x0, [sp, #32]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  7c:	ldur	x8, [x29, #-24]
  80:	str	x0, [sp, #24]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  8c:	ldur	x8, [x29, #-32]
  90:	str	x0, [sp, #16]
  94:	mov	x0, x8
  98:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  9c:	ldr	x1, [sp, #40]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x1
  a8:	ldr	x1, [sp, #32]
  ac:	ldr	x2, [sp, #24]
  b0:	ldr	x3, [sp, #16]
  b4:	ldr	x4, [sp, #8]
  b8:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEPS5_DpOT_>
  bc:	ldur	x0, [x29, #-48]
  c0:	ldp	x29, x30, [sp, #112]
  c4:	add	sp, sp, #0x80
  c8:	ret

Disassembly of section .text._ZNSt5tupleIJRKiEEC2IvLb1EEES1_:

0000000000000000 <_ZNSt5tupleIJRKiEEC2IvLb1EEES1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJRKiEEC2IvLb1EEES1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	add	x8, sp, #0x40
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	stur	x3, [x29, #-40]
  20:	stur	x4, [x29, #-48]
  24:	ldur	x9, [x29, #-16]
  28:	add	x0, x9, #0x20
  2c:	str	x8, [sp, #40]
  30:	str	x9, [sp, #32]
  34:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  38:	str	x0, [sp, #64]
  3c:	ldr	x8, [sp, #40]
  40:	stur	x8, [x29, #-56]
  44:	ldr	x9, [sp, #32]
  48:	add	x0, x9, #0x20
  4c:	ldr	x1, [x9, #8]
  50:	ldr	x2, [x9, #24]
  54:	ldur	x3, [x29, #-48]
  58:	bl	0 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEmmm>
  5c:	str	x0, [sp, #48]
  60:	str	x1, [sp, #56]
  64:	ldrb	w10, [sp, #48]
  68:	tbnz	w10, #0, 70 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm+0x70>
  6c:	b	c8 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm+0xc8>
  70:	ldr	x1, [sp, #56]
  74:	ldur	x2, [x29, #-56]
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  80:	ldr	x0, [sp, #32]
  84:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  88:	ldur	x8, [x29, #-40]
  8c:	str	x0, [sp, #24]
  90:	mov	x0, x8
  94:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  98:	ldr	x1, [sp, #24]
  9c:	str	x0, [sp, #16]
  a0:	mov	x0, x1
  a4:	ldr	x1, [sp, #16]
  a8:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  ac:	ldur	x2, [x29, #-32]
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #8]
  c0:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  c4:	stur	x0, [x29, #-24]
  c8:	ldur	x1, [x29, #-40]
  cc:	ldur	x2, [x29, #-32]
  d0:	ldr	x0, [sp, #32]
  d4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  d8:	ldur	x1, [x29, #-24]
  dc:	ldur	x2, [x29, #-40]
  e0:	ldr	x0, [sp, #32]
  e4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
  e8:	ldr	x8, [sp, #32]
  ec:	ldr	x9, [x8, #24]
  f0:	add	x9, x9, #0x1
  f4:	str	x9, [x8, #24]
  f8:	ldur	x1, [x29, #-40]
  fc:	sub	x0, x29, #0x8
 100:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNS4_10_Hash_nodeIS2_Lb0EEEm>
 104:	ldur	x0, [x29, #-8]
 108:	ldp	x29, x30, [sp, #128]
 10c:	add	sp, sp, #0x90
 110:	ret

Disassembly of section .text._ZNKSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEptEv:

0000000000000000 <_ZNKSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt8__detail14_Node_iteratorISt4pairIKiiELb0ELb0EEptEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE17_M_node_allocatorEv:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE17_M_node_allocatorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE17_M_node_allocatorEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEPT_S7_:

0000000000000000 <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEPT_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail10_Hash_nodeISt4pairIKiiELb0EEC2Ev:

0000000000000000 <_ZNSt8__detail10_Hash_nodeISt4pairIKiiELb0EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail10_Hash_nodeISt4pairIKiiELb0EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-16]
  28:	ldur	x8, [x29, #-24]
  2c:	str	x0, [sp, #32]
  30:	mov	x0, x8
  34:	str	x1, [sp, #24]
  38:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_>
  3c:	ldur	x8, [x29, #-32]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_>
  4c:	ldr	x8, [sp, #40]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_>
  5c:	ldr	x8, [sp, #32]
  60:	str	x0, [sp]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	ldr	x4, [sp]
  78:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEEE9constructIS4_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESC_IJEEEEEvRS6_PT_DpOT0_>
  7c:	ldp	x29, x30, [sp, #80]
  80:	add	sp, sp, #0x60
  84:	ret

Disassembly of section .text._ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJRKiEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJRKiEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x10                  	// #16
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiiELb0EEEELb1EE6_S_getERS7_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiiELb0EEEELb1EE6_S_getERS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEEC2Ev:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiiEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	add	x8, sp, #0x28
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	stur	x4, [x29, #-40]
  24:	ldur	x0, [x29, #-16]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x9
  34:	str	x8, [sp, #16]
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
  3c:	ldur	x8, [x29, #-32]
  40:	mov	x0, x8
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
  48:	ldr	x8, [sp, #16]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #8]
  58:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
  5c:	ldur	x0, [x29, #-40]
  60:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
  64:	ldurb	w1, [x29, #-41]
  68:	ldrb	w3, [sp, #39]
  6c:	ldr	x8, [sp, #24]
  70:	mov	x0, x8
  74:	ldr	x2, [sp, #16]
  78:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiiELb0EEEE9constructIS5_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESC_IJEEEEEvPT_DpOT0_>
  7c:	ldp	x29, x30, [sp, #96]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZNSt5tupleIJRKiEEC2EOS2_:

0000000000000000 <_ZNSt5tupleIJRKiEEC2EOS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJRKiEEC2EOS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt4pairIKiiEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EES5_IJDpT0_EE:

0000000000000000 <_ZNSt4pairIKiiEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EES5_IJDpT0_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x2
  10:	sturb	w1, [x29, #-1]
  14:	sturb	w3, [x29, #-2]
  18:	str	x0, [sp, #16]
  1c:	ldr	x0, [sp, #16]
  20:	ldrb	w3, [sp, #15]
  24:	ldrb	w4, [sp, #14]
  28:	mov	x1, x2
  2c:	mov	x2, x8
  30:	bl	0 <_ZNSt4pairIKiiEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EES5_IJDpT0_EE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRKiEEC2EOS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRKiEEC2EOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJRKiEEC2EOS2_>
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJRKiEEC2EOS2_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x8
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJRKiEEC2EOS2_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRKiEE7_M_headERS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRKiEE7_M_headERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJRKiEE7_M_headERS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERKiLb0EEC2ES1_:

0000000000000000 <_ZNSt10_Head_baseILm0ERKiLb0EEC2ES1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERKiLb0EE7_M_headERS2_:

0000000000000000 <_ZNSt10_Head_baseILm0ERKiLb0EE7_M_headERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt4pairIKiiEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERS4_IJDpT1_EESt12_Index_tupleIJXspT0_EEESD_IJXspT2_EEE:

0000000000000000 <_ZNSt4pairIKiiEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERS4_IJDpT1_EESt12_Index_tupleIJXspT0_EEESD_IJXspT2_EEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w3, [x29, #-1]
  10:	sturb	w4, [x29, #-2]
  14:	stur	x0, [x29, #-16]
  18:	str	x1, [sp, #24]
  1c:	str	x2, [sp, #16]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	x0, [sp, #24]
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZNSt4pairIKiiEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERS4_IJDpT1_EESt12_Index_tupleIJXspT0_EEESD_IJXspT2_EEE>
  30:	bl	0 <_ZNSt4pairIKiiEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERS4_IJDpT1_EESt12_Index_tupleIJXspT0_EEESD_IJXspT2_EEE>
  34:	ldr	w9, [x0]
  38:	ldr	x8, [sp, #8]
  3c:	str	w9, [x8]
  40:	str	wzr, [x8, #4]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJRKiEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:

0000000000000000 <_ZSt3getILm0EJRKiEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJRKiEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0ERKiJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0ERKiJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0ERKiJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRKiEEC2ES1_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRKiEEC2ES1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJRKiEEC2ES1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv:

0000000000000000 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldrb	w2, [sp, #7]
  24:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv:

0000000000000000 <_ZNSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeEPNS_10_Hash_nodeIS3_Lb0EEEm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiiENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeEPNS_10_Hash_nodeIS3_Lb0EEEm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [x8]
  20:	ldur	x10, [x29, #-16]
  24:	mov	x11, #0x8                   	// #8
  28:	mul	x10, x11, x10
  2c:	add	x9, x9, x10
  30:	ldr	x9, [x9]
  34:	str	x8, [sp, #32]
  38:	cbz	x9, 84 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE+0x84>
  3c:	ldr	x8, [sp, #32]
  40:	ldr	x9, [x8]
  44:	ldur	x10, [x29, #-16]
  48:	mov	x11, #0x8                   	// #8
  4c:	mul	x10, x11, x10
  50:	add	x9, x9, x10
  54:	ldr	x9, [x9]
  58:	ldr	x9, [x9]
  5c:	ldur	x10, [x29, #-24]
  60:	str	x9, [x10]
  64:	ldur	x9, [x29, #-24]
  68:	ldr	x10, [x8]
  6c:	ldur	x12, [x29, #-16]
  70:	mul	x11, x11, x12
  74:	add	x10, x10, x11
  78:	ldr	x10, [x10]
  7c:	str	x9, [x10]
  80:	b	110 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE+0x110>
  84:	ldr	x8, [sp, #32]
  88:	ldr	x9, [x8, #16]
  8c:	ldur	x10, [x29, #-24]
  90:	str	x9, [x10]
  94:	ldur	x9, [x29, #-24]
  98:	str	x9, [x8, #16]
  9c:	ldur	x9, [x29, #-24]
  a0:	ldr	x9, [x9]
  a4:	cbz	x9, f0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE+0xf0>
  a8:	ldur	x8, [x29, #-24]
  ac:	ldr	x9, [sp, #32]
  b0:	ldr	x10, [x9]
  b4:	ldur	x0, [x29, #-24]
  b8:	str	x8, [sp, #24]
  bc:	str	x10, [sp, #16]
  c0:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE>
  c4:	ldr	x8, [sp, #32]
  c8:	str	x0, [sp, #8]
  cc:	mov	x0, x8
  d0:	ldr	x1, [sp, #8]
  d4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNS4_10_Hash_nodeIS2_Lb0EEE>
  d8:	mov	x8, #0x8                   	// #8
  dc:	mul	x8, x8, x0
  e0:	ldr	x9, [sp, #16]
  e4:	add	x8, x9, x8
  e8:	ldr	x10, [sp, #24]
  ec:	str	x10, [x8]
  f0:	ldr	x8, [sp, #32]
  f4:	add	x9, x8, #0x10
  f8:	ldr	x10, [x8]
  fc:	ldur	x11, [x29, #-16]
 100:	mov	x12, #0x8                   	// #8
 104:	mul	x11, x12, x11
 108:	add	x10, x10, x11
 10c:	str	x9, [x10]
 110:	ldp	x29, x30, [sp, #64]
 114:	add	sp, sp, #0x50
 118:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, xzr
  10:	sturb	w2, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	mov	x0, x9
  28:	str	x8, [sp, #8]
  2c:	str	x9, [sp]
  30:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  34:	stur	x0, [x29, #-32]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  40:	str	x0, [sp, #40]
  44:	ldr	x8, [sp, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9, #16]
  50:	str	xzr, [sp, #32]
  54:	ldr	x8, [sp, #40]
  58:	cbz	x8, 14c <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x14c>
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  64:	str	x0, [sp, #24]
  68:	ldr	x1, [sp, #40]
  6c:	ldur	x2, [x29, #-24]
  70:	ldr	x0, [sp]
  74:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  78:	str	x0, [sp, #16]
  7c:	ldur	x8, [x29, #-32]
  80:	ldr	x9, [sp, #16]
  84:	mov	x10, #0x8                   	// #8
  88:	mul	x9, x10, x9
  8c:	add	x8, x8, x9
  90:	ldr	x8, [x8]
  94:	cbnz	x8, 100 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x100>
  98:	ldr	x8, [sp]
  9c:	ldr	x9, [x8, #16]
  a0:	ldr	x10, [sp, #40]
  a4:	str	x9, [x10]
  a8:	ldr	x9, [sp, #40]
  ac:	str	x9, [x8, #16]
  b0:	add	x9, x8, #0x10
  b4:	ldur	x10, [x29, #-32]
  b8:	ldr	x11, [sp, #16]
  bc:	mov	x12, #0x8                   	// #8
  c0:	mul	x11, x12, x11
  c4:	add	x10, x10, x11
  c8:	str	x9, [x10]
  cc:	ldr	x9, [sp, #40]
  d0:	ldr	x9, [x9]
  d4:	cbz	x9, f4 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0xf4>
  d8:	ldr	x8, [sp, #40]
  dc:	ldur	x9, [x29, #-32]
  e0:	ldr	x10, [sp, #32]
  e4:	mov	x11, #0x8                   	// #8
  e8:	mul	x10, x11, x10
  ec:	add	x9, x9, x10
  f0:	str	x8, [x9]
  f4:	ldr	x8, [sp, #16]
  f8:	str	x8, [sp, #32]
  fc:	b	140 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x140>
 100:	ldur	x8, [x29, #-32]
 104:	ldr	x9, [sp, #16]
 108:	mov	x10, #0x8                   	// #8
 10c:	mul	x9, x10, x9
 110:	add	x8, x8, x9
 114:	ldr	x8, [x8]
 118:	ldr	x8, [x8]
 11c:	ldr	x9, [sp, #40]
 120:	str	x8, [x9]
 124:	ldr	x8, [sp, #40]
 128:	ldur	x9, [x29, #-32]
 12c:	ldr	x11, [sp, #16]
 130:	mul	x10, x10, x11
 134:	add	x9, x9, x10
 138:	ldr	x9, [x9]
 13c:	str	x8, [x9]
 140:	ldr	x8, [sp, #24]
 144:	str	x8, [sp, #40]
 148:	b	54 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x54>
 14c:	ldr	x0, [sp]
 150:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
 154:	ldur	x8, [x29, #-24]
 158:	ldr	x9, [sp]
 15c:	str	x8, [x9, #8]
 160:	ldur	x8, [x29, #-32]
 164:	str	x8, [x9]
 168:	ldp	x29, x30, [sp, #80]
 16c:	add	sp, sp, #0x60
 170:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [sp, #8]
  1c:	cmp	x9, #0x1
  20:	str	x8, [sp]
  24:	b.ne	40 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm+0x40>  // b.any
  28:	mov	x8, xzr
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9, #48]
  34:	add	x8, x9, #0x30
  38:	stur	x8, [x29, #-8]
  3c:	b	50 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm+0x50>
  40:	ldr	x1, [sp, #8]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm>
  4c:	stur	x0, [x29, #-8]
  50:	ldur	x0, [x29, #-8]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	ldr	x2, [x8, #8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x11
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	str	x9, [sp, #24]
  28:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>
  4c:	stur	x0, [x29, #-32]
  50:	ldur	x0, [x29, #-32]
  54:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>
  58:	str	x0, [sp, #40]
  5c:	ldr	x0, [sp, #40]
  60:	ldur	x8, [x29, #-16]
  64:	ldr	x9, [sp, #32]
  68:	mul	x2, x8, x9
  6c:	mov	w10, wzr
  70:	mov	w1, w10
  74:	bl	0 <memset>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x8, [sp, #24]
  80:	str	x0, [sp, #8]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE19_M_allocate_bucketsEm>
  8c:	ldr	x0, [sp, #8]
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiiELb0EEEEERKSaIT_E:

0000000000000000 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiiELb0EEEEERKSaIT_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiiELb0EEEEERKSaIT_E>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_:

0000000000000000 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaIPNSt8__detail15_Hash_node_baseEED2Ev:

0000000000000000 <_ZNSaIPNSt8__detail15_Hash_node_baseEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPNSt8__detail15_Hash_node_baseEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm>
  2c:	tbnz	w0, #0, 34 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm+0x34>
  30:	b	38 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm+0x38>
  34:	b	48 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm+0x48>
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #8]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS4_15_Hash_node_baseEm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS4_15_Hash_node_baseE:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS4_15_Hash_node_baseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	add	x8, x8, #0x30
  18:	cmp	x9, x8
  1c:	cset	w10, eq  // eq = none
  20:	and	w0, w10, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x1f
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  34:	str	x0, [sp, #32]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  40:	ldr	x8, [sp, #8]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  54:	ldr	x1, [sp, #32]
  58:	ldur	x2, [x29, #-24]
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiiELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_:

0000000000000000 <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_:

0000000000000000 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ENS_10_Select1stELb1EE6_S_getERS2_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ENS_10_Select1stELb1EE6_S_getERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv:

0000000000000000 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt8_Rb_treeIiiSt9_IdentityIiESt4lessIiESaIiEE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt7advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_:

0000000000000000 <_ZSt7advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-16]
  18:	str	x8, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	str	x1, [sp]
  34:	bl	0 <_ZSt7advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_>
  38:	ldrb	w2, [sp, #23]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt7advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag:

0000000000000000 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	cmp	x8, #0x0
  20:	cset	w9, le
  24:	tbnz	w9, #0, 48 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x48>
  28:	ldr	x8, [sp, #8]
  2c:	subs	x9, x8, #0x1
  30:	str	x9, [sp, #8]
  34:	cbz	x8, 44 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x44>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag>
  40:	b	28 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x28>
  44:	b	64 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x64>
  48:	ldr	x8, [sp, #8]
  4c:	add	x9, x8, #0x1
  50:	str	x9, [sp, #8]
  54:	cbz	x8, 64 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x64>
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag>
  60:	b	48 <_ZSt9__advanceISt23_Rb_tree_const_iteratorIiElEvRT_T0_St26bidirectional_iterator_tag+0x48>
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZSt19__iterator_categoryISt23_Rb_tree_const_iteratorIiEENSt15iterator_traitsIT_E17iterator_categoryERKS3_:

0000000000000000 <_ZSt19__iterator_categoryISt23_Rb_tree_const_iteratorIiEENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt23_Rb_tree_const_iteratorIiEmmEv:

0000000000000000 <_ZNSt23_Rb_tree_const_iteratorIiEmmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZSt18_Rb_tree_decrementPKSt18_Rb_tree_node_base>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	add	x8, x8, #0x40
  38:	add	x8, x8, #0x1
  3c:	stur	x8, [x29, #-40]
  40:	ldr	x8, [sp, #24]
  44:	str	x8, [sp, #48]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	x1, [x29, #-40]
  50:	ldr	x2, [sp, #48]
  54:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  58:	str	x0, [sp, #40]
  5c:	ldr	x8, [sp, #40]
  60:	mov	w10, #0x0                   	// #0
  64:	str	w10, [sp, #20]
  68:	cbz	x8, 74 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x74>
  6c:	mov	w8, #0x1                   	// #1
  70:	str	w8, [sp, #20]
  74:	ldr	w8, [sp, #20]
  78:	tbnz	w8, #0, 80 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x80>
  7c:	b	84 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x84>
  80:	b	a4 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0xbd                  	// #189
  98:	adrp	x3, 0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldr	x0, [sp, #40]
  a8:	ldur	x1, [x29, #-32]
  ac:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  b8:	str	x0, [sp, #32]
  bc:	ldur	x8, [x29, #-32]
  c0:	cmp	x8, #0x0
  c4:	cset	w9, ls  // ls = plast
  c8:	tbnz	w9, #0, f8 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0xf8>
  cc:	ldr	x0, [sp, #32]
  d0:	sub	x8, x29, #0x10
  d4:	str	x0, [sp, #8]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  e0:	ldur	x2, [x29, #-32]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x0, [sp]
  ec:	mov	x0, x8
  f0:	ldr	x1, [sp]
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #32]
  fc:	ldur	x9, [x29, #-32]
 100:	add	x8, x8, x9
 104:	mov	w10, #0x0                   	// #0
 108:	strb	w10, [x8]
 10c:	ldr	x0, [sp, #40]
 110:	ldp	x29, x30, [sp, #96]
 114:	add	sp, sp, #0x70
 118:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbEC2IS8_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbEC2IS8_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbEC2IS8_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEbEC2IS8_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEECI2NS_21StringMapEntryStorageIS6_EEEm:

0000000000000000 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEECI2NS_21StringMapEntryStorageIS6_EEEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEECI2NS_21StringMapEntryStorageIS6_EEEm>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x40
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2Em:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm21StringMapEntryStorageINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2Em>
  28:	ldr	x8, [sp, #8]
  2c:	add	x0, x8, #0x8
  30:	bl	0 <_ZN4llvm21StringMapEntryStorageINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2Em>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIN5clang7tooling14HeaderIncludes7IncludeEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIN5clang7tooling14HeaderIncludes7IncludeEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIN5clang7tooling14HeaderIncludes7IncludeEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x28                  	// #40
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  30:	mov	x8, #0x28                  	// #40
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN5clang7tooling14HeaderIncludes7IncludeC2EOS2_:

0000000000000000 <_ZN5clang7tooling14HeaderIncludes7IncludeC2EOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	x8, [x8, #32]
  30:	ldr	x9, [sp, #8]
  34:	str	x8, [x9, #32]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE13destroy_rangeEPS4_S6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE13destroy_rangeEPS4_S6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE13destroy_rangeEPS4_S6_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xffffffffffffffd8    	// #-40
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE13destroy_rangeEPS4_S6_>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseIN5clang7tooling14HeaderIncludes7IncludeELb0EE13destroy_rangeEPS4_S6_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIN5clang7tooling14HeaderIncludes7IncludeEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES5_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES5_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES5_ET0_T_S8_S7_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEESt13move_iteratorIT_ES6_:

0000000000000000 <_ZSt18make_move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEESt13move_iteratorIT_ES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEESt13move_iteratorIT_ES6_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x28
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEES7_EET0_T_SA_S9_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZStneIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructIN5clang7tooling14HeaderIncludes7IncludeEJS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN5clang7tooling14HeaderIncludes7IncludeEJS3_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN5clang7tooling14HeaderIncludes7IncludeEJS3_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructIN5clang7tooling14HeaderIncludes7IncludeEJS3_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN5clang7tooling14HeaderIncludes7IncludeEEPT_RS4_:

0000000000000000 <_ZSt11__addressofIN5clang7tooling14HeaderIncludes7IncludeEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x28
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZSteqIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPN5clang7tooling14HeaderIncludes7IncludeEEbRKSt13move_iteratorIT_ES9_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN5clang7tooling14HeaderIncludes7IncludeEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIN5clang7tooling14HeaderIncludes7IncludeEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEC2ES4_:

0000000000000000 <_ZNSt13move_iteratorIPN5clang7tooling14HeaderIncludes7IncludeEEC2ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_:

0000000000000000 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	stur	x8, [x29, #-32]
  1c:	ldur	x0, [x29, #-32]
  20:	ldur	x1, [x29, #-24]
  24:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  28:	stur	x0, [x29, #-40]
  2c:	ldur	x0, [x29, #-32]
  30:	ldur	x1, [x29, #-24]
  34:	ldur	x2, [x29, #-40]
  38:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  3c:	str	x0, [sp, #48]
  40:	ldur	x0, [x29, #-32]
  44:	ldr	x1, [sp, #48]
  48:	ldur	x2, [x29, #-24]
  4c:	ldur	x3, [x29, #-40]
  50:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  54:	str	x0, [sp, #40]
  58:	ldr	x8, [sp, #40]
  5c:	cbnz	x8, cc <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_+0xcc>
  60:	ldur	x0, [x29, #-32]
  64:	ldur	x1, [x29, #-24]
  68:	add	x8, sp, #0x20
  6c:	str	x0, [sp, #8]
  70:	mov	x0, x8
  74:	str	x8, [sp]
  78:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  7c:	ldr	x0, [sp, #8]
  80:	adrp	x1, 0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  84:	add	x1, x1, #0x0
  88:	ldr	x2, [sp]
  8c:	add	x3, sp, #0x1f
  90:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  94:	str	x0, [sp, #40]
  98:	ldur	x0, [x29, #-32]
  9c:	ldr	x1, [sp, #48]
  a0:	ldur	x2, [x29, #-40]
  a4:	ldr	x3, [sp, #40]
  a8:	mov	x4, #0x1                   	// #1
  ac:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  b0:	add	x8, sp, #0x10
  b4:	str	x0, [sp, #16]
  b8:	mov	x0, x8
  bc:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  c0:	add	x8, x0, #0x8
  c4:	stur	x8, [x29, #-8]
  c8:	b	dc <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_+0xdc>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZNSt8__detail9_Map_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISC_ENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEELb1EEixERS2_>
  d4:	add	x8, x0, #0x8
  d8:	stur	x8, [x29, #-8]
  dc:	ldur	x0, [x29, #-8]
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
  1c:	ldr	x8, [sp]
  20:	ldr	w1, [x8]
  24:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldr	x3, [x8, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERS1_m>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	str	x1, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	str	x3, [sp, #8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #16]
  28:	ldr	x3, [sp, #8]
  2c:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m>
  30:	str	x0, [sp]
  34:	ldr	x8, [sp]
  38:	cbz	x8, 4c <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m+0x4c>
  3c:	ldr	x8, [sp]
  40:	ldr	x8, [x8]
  44:	stur	x8, [x29, #-8]
  48:	b	54 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEmRS1_m+0x54>
  4c:	mov	x8, xzr
  50:	stur	x8, [x29, #-8]
  54:	ldur	x0, [x29, #-8]
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	str	x8, [sp, #56]
  2c:	str	x9, [sp, #48]
  30:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  34:	ldr	x1, [sp, #56]
  38:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  3c:	stur	x0, [x29, #-40]
  40:	ldur	x0, [x29, #-40]
  44:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  48:	stur	x0, [x29, #-48]
  4c:	ldur	x0, [x29, #-48]
  50:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  6c:	ldur	x8, [x29, #-16]
  70:	str	x0, [sp, #32]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  7c:	ldur	x8, [x29, #-24]
  80:	str	x0, [sp, #24]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  8c:	ldur	x8, [x29, #-32]
  90:	str	x0, [sp, #16]
  94:	mov	x0, x8
  98:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  9c:	ldr	x1, [sp, #40]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x1
  a8:	ldr	x1, [sp, #32]
  ac:	ldr	x2, [sp, #24]
  b0:	ldr	x3, [sp, #16]
  b4:	ldr	x4, [sp, #8]
  b8:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE16_M_allocate_nodeIJRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEPSE_DpOT_>
  bc:	ldur	x0, [x29, #-48]
  c0:	ldp	x29, x30, [sp, #112]
  c4:	add	sp, sp, #0x80
  c8:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	add	x8, sp, #0x40
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	stur	x3, [x29, #-40]
  20:	stur	x4, [x29, #-48]
  24:	ldur	x9, [x29, #-16]
  28:	add	x0, x9, #0x20
  2c:	str	x8, [sp, #40]
  30:	str	x9, [sp, #32]
  34:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  38:	str	x0, [sp, #64]
  3c:	ldr	x8, [sp, #40]
  40:	stur	x8, [x29, #-56]
  44:	ldr	x9, [sp, #32]
  48:	add	x0, x9, #0x20
  4c:	ldr	x1, [x9, #8]
  50:	ldr	x2, [x9, #24]
  54:	ldur	x3, [x29, #-48]
  58:	bl	0 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEmmm>
  5c:	str	x0, [sp, #48]
  60:	str	x1, [sp, #56]
  64:	ldrb	w10, [sp, #48]
  68:	tbnz	w10, #0, 70 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm+0x70>
  6c:	b	c8 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm+0xc8>
  70:	ldr	x1, [sp, #56]
  74:	ldur	x2, [x29, #-56]
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  80:	ldr	x0, [sp, #32]
  84:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  88:	ldur	x8, [x29, #-40]
  8c:	str	x0, [sp, #24]
  90:	mov	x0, x8
  94:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  98:	ldr	x1, [sp, #24]
  9c:	str	x0, [sp, #16]
  a0:	mov	x0, x1
  a4:	ldr	x1, [sp, #16]
  a8:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  ac:	ldur	x2, [x29, #-32]
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #8]
  c0:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  c4:	stur	x0, [x29, #-24]
  c8:	ldur	x1, [x29, #-40]
  cc:	ldur	x2, [x29, #-32]
  d0:	ldr	x0, [sp, #32]
  d4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  d8:	ldur	x1, [x29, #-24]
  dc:	ldur	x2, [x29, #-40]
  e0:	ldr	x0, [sp, #32]
  e4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
  e8:	ldr	x8, [sp, #32]
  ec:	ldr	x9, [x8, #24]
  f0:	add	x9, x9, #0x1
  f4:	str	x9, [x8, #24]
  f8:	ldur	x1, [x29, #-40]
  fc:	sub	x0, x29, #0x8
 100:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEmmPNSD_10_Hash_nodeISB_Lb0EEEm>
 104:	ldur	x0, [x29, #-8]
 108:	ldp	x29, x30, [sp, #128]
 10c:	add	sp, sp, #0x90
 110:	ret

Disassembly of section .text._ZNKSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv:

0000000000000000 <_ZNKSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEptEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>
  24:	ldr	x1, [sp, #8]
  28:	ldr	x2, [sp]
  2c:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERS2_mm>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE5_M_h2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	str	x3, [sp, #40]
  1c:	ldur	x8, [x29, #-16]
  20:	ldr	x9, [x8]
  24:	ldur	x10, [x29, #-24]
  28:	mov	x11, #0x8                   	// #8
  2c:	mul	x10, x11, x10
  30:	add	x9, x9, x10
  34:	ldr	x9, [x9]
  38:	str	x9, [sp, #32]
  3c:	ldr	x9, [sp, #32]
  40:	str	x8, [sp, #16]
  44:	cbnz	x9, 54 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x54>
  48:	mov	x8, xzr
  4c:	stur	x8, [x29, #-8]
  50:	b	e0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xe0>
  54:	ldr	x8, [sp, #32]
  58:	ldr	x8, [x8]
  5c:	str	x8, [sp, #24]
  60:	ldur	x1, [x29, #-32]
  64:	ldr	x2, [sp, #40]
  68:	ldr	x3, [sp, #24]
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  74:	tbnz	w0, #0, 7c <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x7c>
  78:	b	88 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x88>
  7c:	ldr	x8, [sp, #32]
  80:	stur	x8, [x29, #-8]
  84:	b	e0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xe0>
  88:	ldr	x8, [sp, #24]
  8c:	ldr	x8, [x8]
  90:	cbz	x8, bc <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xbc>
  94:	ldr	x0, [sp, #24]
  98:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  9c:	ldr	x8, [sp, #16]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x8
  a8:	ldr	x1, [sp, #8]
  ac:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  b0:	ldur	x8, [x29, #-24]
  b4:	cmp	x0, x8
  b8:	b.eq	c0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xc0>  // b.none
  bc:	b	d8 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0xd8>
  c0:	ldr	x8, [sp, #24]
  c4:	str	x8, [sp, #32]
  c8:	ldr	x0, [sp, #24]
  cc:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m>
  d0:	str	x0, [sp, #24]
  d4:	b	60 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEmRS1_m+0x60>
  d8:	mov	x8, xzr
  dc:	stur	x8, [x29, #-8]
  e0:	ldur	x0, [x29, #-8]
  e4:	ldp	x29, x30, [sp, #80]
  e8:	add	sp, sp, #0x60
  ec:	ret

Disassembly of section .text._ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeISC_Lb0EEE:

0000000000000000 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeISC_Lb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  3c:	ldur	x2, [x29, #-16]
  40:	ldur	x3, [x29, #-24]
  44:	ldr	x4, [sp, #32]
  48:	ldr	x1, [sp, #16]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #8]
  58:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  5c:	and	w0, w0, #0x1
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNSD_10_Hash_nodeISB_Lb0EEE:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNSD_10_Hash_nodeISB_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	ldr	x2, [x8, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEPNSD_10_Hash_nodeISB_Lb0EEE>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EE7_M_nextEv:

0000000000000000 <_ZNKSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EE7_M_nextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8__detail13_Equal_helperIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKSF_RKSD_RS2_mPNS_10_Hash_nodeISC_Lb0EEE:

0000000000000000 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKSF_RKSD_RS2_mPNS_10_Hash_nodeISC_Lb0EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-24]
  28:	ldur	x8, [x29, #-16]
  2c:	ldr	x9, [sp, #40]
  30:	str	x0, [sp, #32]
  34:	mov	x0, x9
  38:	str	x1, [sp, #24]
  3c:	str	x8, [sp, #16]
  40:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKSF_RKSD_RS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKSF_RKSD_RS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	ldr	x2, [sp]
  6c:	bl	0 <_ZNSt8__detail13_Equal_helperIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiEmLb0EE9_S_equalsERKSF_RKSD_RS2_mPNS_10_Hash_nodeISC_Lb0EEE>
  70:	and	w0, w0, #0x1
  74:	ldp	x29, x30, [sp, #80]
  78:	add	sp, sp, #0x60
  7c:	ret

Disassembly of section .text._ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv:

0000000000000000 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hashtable_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt8equal_toIiESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail10_Select1stclIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSF_:

0000000000000000 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSF_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSF_>
  1c:	bl	0 <_ZNKSt8__detail10_Select1stclIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSF_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERSE_:

0000000000000000 <_ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERSE_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERSE_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEOT_RNSt16remove_referenceISD_E4typeE:

0000000000000000 <_ZSt7forwardIRSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEOT_RNSt16remove_referenceISD_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10__pair_getILm0EE5__getIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEERT_RSt4pairISC_T0_E:

0000000000000000 <_ZNSt10__pair_getILm0EE5__getIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEERT_RSt4pairISC_T0_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	stur	x8, [x29, #-32]
  24:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  28:	ldur	x8, [x29, #-32]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  38:	ldur	x8, [x29, #-32]
  3c:	str	x0, [sp, #32]
  40:	mov	x0, x8
  44:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  48:	ldur	x8, [x29, #-16]
  4c:	str	x0, [sp, #24]
  50:	mov	x0, x8
  54:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  58:	ldr	x1, [sp, #24]
  5c:	str	x0, [sp, #16]
  60:	mov	x0, x1
  64:	ldr	x1, [sp, #16]
  68:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  6c:	ldr	w1, [x0]
  70:	ldr	x0, [sp, #32]
  74:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  78:	ldur	x2, [x29, #-24]
  7c:	ldr	x3, [sp, #40]
  80:	str	x0, [sp, #8]
  84:	mov	x0, x3
  88:	ldr	x1, [sp, #8]
  8c:	bl	0 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEPKNS_10_Hash_nodeISC_Lb0EEEm>
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNKSt8__detail10_Select1stclIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSG_:

0000000000000000 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSG_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSG_>
  1c:	bl	0 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEEDTclsr3stdE3getIXLi0EEEclsr3stdE7forwardIT_Efp_EEEOSG_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv:

0000000000000000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE4_M_vEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKSE_:

0000000000000000 <_ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKSE_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKSE_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEOT_RNSt16remove_referenceISE_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEOT_RNSt16remove_referenceISE_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10__pair_getILm0EE11__const_getIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEERKT_RKSt4pairISC_T0_E:

0000000000000000 <_ZNSt10__pair_getILm0EE11__const_getIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEERKT_RKSt4pairISC_T0_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv:

0000000000000000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE7_M_addrEv:

0000000000000000 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE8allocateERSF_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE8allocateERSF_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE8allocateERSF_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE17_M_node_allocatorEv:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE17_M_node_allocatorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE17_M_node_allocatorEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEPT_SG_:

0000000000000000 <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEPT_SG_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEC2Ev:

0000000000000000 <_ZNSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-16]
  28:	ldur	x8, [x29, #-24]
  2c:	str	x0, [sp, #32]
  30:	mov	x0, x8
  34:	str	x1, [sp, #24]
  38:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_>
  3c:	ldur	x8, [x29, #-32]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_>
  4c:	ldr	x8, [sp, #40]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_>
  5c:	ldr	x8, [sp, #32]
  60:	str	x0, [sp]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	ldr	x4, [sp]
  78:	bl	0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE9constructISD_JRKSt21piecewise_construct_tSt5tupleIJRS3_EESL_IJEEEEEvRSF_PT_DpOT0_>
  7c:	ldp	x29, x30, [sp, #80]
  80:	add	sp, sp, #0x60
  84:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x60                  	// #96
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x155, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEELb1EE6_S_getERSG_:

0000000000000000 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEELb1EE6_S_getERSG_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEC2Ev:

0000000000000000 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	add	x8, sp, #0x28
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	stur	x4, [x29, #-40]
  24:	ldur	x0, [x29, #-16]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x9
  34:	str	x8, [sp, #16]
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>
  3c:	ldur	x8, [x29, #-32]
  40:	mov	x0, x8
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>
  48:	ldr	x8, [sp, #16]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #8]
  58:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>
  5c:	ldur	x0, [x29, #-40]
  60:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>
  64:	ldurb	w1, [x29, #-41]
  68:	ldrb	w3, [sp, #39]
  6c:	ldr	x8, [sp, #24]
  70:	mov	x0, x8
  74:	ldr	x2, [sp, #16]
  78:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJRS4_EESL_IJEEEEEvPT_DpOT0_>
  7c:	ldp	x29, x30, [sp, #96]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESE_IJDpT0_EE:

0000000000000000 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESE_IJDpT0_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x2
  10:	sturb	w1, [x29, #-1]
  14:	sturb	w3, [x29, #-2]
  18:	str	x0, [sp, #16]
  1c:	ldr	x0, [sp, #16]
  20:	ldrb	w3, [sp, #15]
  24:	ldrb	w4, [sp, #14]
  28:	mov	x1, x2
  2c:	mov	x2, x8
  30:	bl	0 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESE_IJDpT0_EE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERSD_IJDpT1_EESt12_Index_tupleIJXspT0_EEESM_IJXspT2_EEE:

0000000000000000 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERSD_IJDpT1_EESt12_Index_tupleIJXspT0_EEESM_IJXspT2_EEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w3, [x29, #-1]
  10:	sturb	w4, [x29, #-2]
  14:	stur	x0, [x29, #-16]
  18:	str	x1, [sp, #24]
  1c:	str	x2, [sp, #16]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	x0, [sp, #24]
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERSD_IJDpT1_EESt12_Index_tupleIJXspT0_EEESM_IJXspT2_EEE>
  30:	bl	0 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERSD_IJDpT1_EESt12_Index_tupleIJXspT0_EEESM_IJXspT2_EEE>
  34:	ldr	w9, [x0]
  38:	ldr	x8, [sp, #8]
  3c:	str	w9, [x8]
  40:	add	x0, x8, #0x8
  44:	bl	0 <_ZNSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEC2IJRS0_EJLm0EEJEJEEERSt5tupleIJDpT_EERSD_IJDpT1_EESt12_Index_tupleIJXspT0_EEESM_IJXspT2_EEE>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKN5clang7tooling14HeaderIncludes7IncludeEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKN5clang7tooling14HeaderIncludes7IncludeEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKN5clang7tooling14HeaderIncludes7IncludeEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldrb	w2, [sp, #7]
  24:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEmRKm>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv:

0000000000000000 <_ZNSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE10_M_extractEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeEPNS_10_Hash_nodeISC_Lb0EEEm:

0000000000000000 <_ZNKSt8__detail15_Hash_code_baseIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEENS_10_Select1stESt4hashIiENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeEPNS_10_Hash_nodeISC_Lb0EEEm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [x8]
  20:	ldur	x10, [x29, #-16]
  24:	mov	x11, #0x8                   	// #8
  28:	mul	x10, x11, x10
  2c:	add	x9, x9, x10
  30:	ldr	x9, [x9]
  34:	str	x8, [sp, #32]
  38:	cbz	x9, 84 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE+0x84>
  3c:	ldr	x8, [sp, #32]
  40:	ldr	x9, [x8]
  44:	ldur	x10, [x29, #-16]
  48:	mov	x11, #0x8                   	// #8
  4c:	mul	x10, x11, x10
  50:	add	x9, x9, x10
  54:	ldr	x9, [x9]
  58:	ldr	x9, [x9]
  5c:	ldur	x10, [x29, #-24]
  60:	str	x9, [x10]
  64:	ldur	x9, [x29, #-24]
  68:	ldr	x10, [x8]
  6c:	ldur	x12, [x29, #-16]
  70:	mul	x11, x11, x12
  74:	add	x10, x10, x11
  78:	ldr	x10, [x10]
  7c:	str	x9, [x10]
  80:	b	110 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE+0x110>
  84:	ldr	x8, [sp, #32]
  88:	ldr	x9, [x8, #16]
  8c:	ldur	x10, [x29, #-24]
  90:	str	x9, [x10]
  94:	ldur	x9, [x29, #-24]
  98:	str	x9, [x8, #16]
  9c:	ldur	x9, [x29, #-24]
  a0:	ldr	x9, [x9]
  a4:	cbz	x9, f0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE+0xf0>
  a8:	ldur	x8, [x29, #-24]
  ac:	ldr	x9, [sp, #32]
  b0:	ldr	x10, [x9]
  b4:	ldur	x0, [x29, #-24]
  b8:	str	x8, [sp, #24]
  bc:	str	x10, [sp, #16]
  c0:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE>
  c4:	ldr	x8, [sp, #32]
  c8:	str	x0, [sp, #8]
  cc:	mov	x0, x8
  d0:	ldr	x1, [sp, #8]
  d4:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEmPNSD_10_Hash_nodeISB_Lb0EEE>
  d8:	mov	x8, #0x8                   	// #8
  dc:	mul	x8, x8, x0
  e0:	ldr	x9, [sp, #16]
  e4:	add	x8, x9, x8
  e8:	ldr	x10, [sp, #24]
  ec:	str	x10, [x8]
  f0:	ldr	x8, [sp, #32]
  f4:	add	x9, x8, #0x10
  f8:	ldr	x10, [x8]
  fc:	ldur	x11, [x29, #-16]
 100:	mov	x12, #0x8                   	// #8
 104:	mul	x11, x12, x11
 108:	add	x10, x10, x11
 10c:	str	x9, [x10]
 110:	ldp	x29, x30, [sp, #64]
 114:	add	sp, sp, #0x50
 118:	ret

Disassembly of section .text._ZNSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE:

0000000000000000 <_ZNSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt8__detail14_Node_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, xzr
  10:	sturb	w2, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	mov	x0, x9
  28:	str	x8, [sp, #8]
  2c:	str	x9, [sp]
  30:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  34:	stur	x0, [x29, #-32]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  40:	str	x0, [sp, #40]
  44:	ldr	x8, [sp, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9, #16]
  50:	str	xzr, [sp, #32]
  54:	ldr	x8, [sp, #40]
  58:	cbz	x8, 14c <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x14c>
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  64:	str	x0, [sp, #24]
  68:	ldr	x1, [sp, #40]
  6c:	ldur	x2, [x29, #-24]
  70:	ldr	x0, [sp]
  74:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
  78:	str	x0, [sp, #16]
  7c:	ldur	x8, [x29, #-32]
  80:	ldr	x9, [sp, #16]
  84:	mov	x10, #0x8                   	// #8
  88:	mul	x9, x10, x9
  8c:	add	x8, x8, x9
  90:	ldr	x8, [x8]
  94:	cbnz	x8, 100 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x100>
  98:	ldr	x8, [sp]
  9c:	ldr	x9, [x8, #16]
  a0:	ldr	x10, [sp, #40]
  a4:	str	x9, [x10]
  a8:	ldr	x9, [sp, #40]
  ac:	str	x9, [x8, #16]
  b0:	add	x9, x8, #0x10
  b4:	ldur	x10, [x29, #-32]
  b8:	ldr	x11, [sp, #16]
  bc:	mov	x12, #0x8                   	// #8
  c0:	mul	x11, x12, x11
  c4:	add	x10, x10, x11
  c8:	str	x9, [x10]
  cc:	ldr	x9, [sp, #40]
  d0:	ldr	x9, [x9]
  d4:	cbz	x9, f4 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0xf4>
  d8:	ldr	x8, [sp, #40]
  dc:	ldur	x9, [x29, #-32]
  e0:	ldr	x10, [sp, #32]
  e4:	mov	x11, #0x8                   	// #8
  e8:	mul	x10, x11, x10
  ec:	add	x9, x9, x10
  f0:	str	x8, [x9]
  f4:	ldr	x8, [sp, #16]
  f8:	str	x8, [sp, #32]
  fc:	b	140 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x140>
 100:	ldur	x8, [x29, #-32]
 104:	ldr	x9, [sp, #16]
 108:	mov	x10, #0x8                   	// #8
 10c:	mul	x9, x10, x9
 110:	add	x8, x8, x9
 114:	ldr	x8, [x8]
 118:	ldr	x8, [x8]
 11c:	ldr	x9, [sp, #40]
 120:	str	x8, [x9]
 124:	ldr	x8, [sp, #40]
 128:	ldur	x9, [x29, #-32]
 12c:	ldr	x11, [sp, #16]
 130:	mul	x10, x10, x11
 134:	add	x9, x9, x10
 138:	ldr	x9, [x9]
 13c:	str	x8, [x9]
 140:	ldr	x8, [sp, #24]
 144:	str	x8, [sp, #40]
 148:	b	54 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE+0x54>
 14c:	ldr	x0, [sp]
 150:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEmSt17integral_constantIbLb1EE>
 154:	ldur	x8, [x29, #-24]
 158:	ldr	x9, [sp]
 15c:	str	x8, [x9, #8]
 160:	ldur	x8, [x29, #-32]
 164:	str	x8, [x9]
 168:	ldp	x29, x30, [sp, #80]
 16c:	add	sp, sp, #0x60
 170:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [sp, #8]
  1c:	cmp	x9, #0x1
  20:	str	x8, [sp]
  24:	b.ne	40 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm+0x40>  // b.any
  28:	mov	x8, xzr
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9, #48]
  34:	add	x8, x9, #0x30
  38:	stur	x8, [x29, #-8]
  3c:	b	50 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm+0x50>
  40:	ldr	x1, [sp, #8]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEm>
  4c:	stur	x0, [x29, #-8]
  50:	ldur	x0, [x29, #-8]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	ldr	x2, [x8, #8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x11
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	str	x9, [sp, #24]
  28:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>
  4c:	stur	x0, [x29, #-32]
  50:	ldur	x0, [x29, #-32]
  54:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>
  58:	str	x0, [sp, #40]
  5c:	ldr	x0, [sp, #40]
  60:	ldur	x8, [x29, #-16]
  64:	ldr	x9, [sp, #32]
  68:	mul	x2, x8, x9
  6c:	mov	w10, wzr
  70:	mov	w1, w10
  74:	bl	0 <memset>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x8, [sp, #24]
  80:	str	x0, [sp, #8]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE19_M_allocate_bucketsEm>
  8c:	ldr	x0, [sp, #8]
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEERKSaIT_E:

0000000000000000 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEERKSaIT_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC2INS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEERKSaIT_E>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm:

0000000000000000 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm>
  2c:	tbnz	w0, #0, 34 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm+0x34>
  30:	b	38 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm+0x38>
  34:	b	48 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm+0x48>
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #8]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZNSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNSD_15_Hash_node_baseEm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNSD_15_Hash_node_baseE:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNSD_15_Hash_node_baseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	add	x8, x8, #0x30
  18:	cmp	x9, x8
  1c:	cset	w10, eq  // eq = none
  20:	and	w0, w10, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm:

0000000000000000 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x1f
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  34:	str	x0, [sp, #32]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  40:	ldr	x8, [sp, #8]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  54:	ldr	x1, [sp, #32]
  58:	ldur	x2, [x29, #-24]
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEm>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt8__detail19_Node_iterator_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE:

0000000000000000 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKN5clang7tooling14HeaderIncludes7IncludeELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKN5clang7tooling14HeaderIncludes7IncludeEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEdeEv:

0000000000000000 <_ZNK4llvm22StringMapConstIteratorINS_11SmallVectorIN5clang7tooling14HeaderIncludes7IncludeELj1EEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt10make_tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEESt5tupleIJDpNSt17__decay_and_stripIT_E6__typeEEEDpOS8_:

0000000000000000 <_ZSt10make_tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEESt5tupleIJDpNSt17__decay_and_stripIT_E6__typeEEEDpOS8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZSt10make_tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEESt5tupleIJDpNSt17__decay_and_stripIT_E6__typeEEEDpOS8_>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZSt10make_tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEESt5tupleIJDpNSt17__decay_and_stripIT_E6__typeEEEDpOS8_>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm6detail20build_format_adapterIRNS_9StringRefEEENSt9enable_ifIXsr20uses_format_providerIT_EE5valueENS0_23provider_format_adapterIS5_EEE4typeEOS5_:

0000000000000000 <_ZN4llvm6detail20build_format_adapterIRNS_9StringRefEEENSt9enable_ifIXsr20uses_format_providerIT_EE5valueENS0_23provider_format_adapterIS5_EEE4typeEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm6detail20build_format_adapterIRNS_9StringRefEEENSt9enable_ifIXsr20uses_format_providerIT_EE5valueENS0_23provider_format_adapterIS5_EEE4typeEOS5_>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZN4llvm6detail20build_format_adapterIRNS_9StringRefEEENSt9enable_ifIXsr20uses_format_providerIT_EE5valueENS0_23provider_format_adapterIS5_EEE4typeEOS5_>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_:

0000000000000000 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, #0x1                   	// #1
  10:	add	x9, sp, #0x38
  14:	add	x10, sp, #0x37
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x3, [x29, #-32]
  28:	ldur	x11, [x29, #-24]
  2c:	ldur	q0, [x29, #-16]
  30:	stur	q0, [x29, #-48]
  34:	ldur	x1, [x29, #-48]
  38:	ldur	x2, [x29, #-40]
  3c:	mov	x0, x11
  40:	mov	x3, x8
  44:	str	x9, [sp, #40]
  48:	str	x10, [sp, #32]
  4c:	str	x11, [sp, #24]
  50:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  54:	ldr	x8, [sp, #24]
  58:	add	x0, x8, #0x40
  5c:	ldur	x9, [x29, #-32]
  60:	str	x0, [sp, #16]
  64:	mov	x0, x9
  68:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  6c:	ldr	x8, [sp, #16]
  70:	str	x0, [sp, #8]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #8]
  7c:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  80:	ldr	x8, [sp, #24]
  84:	add	x1, x8, #0x40
  88:	ldr	x8, [sp, #40]
  8c:	ldr	x0, [sp, #32]
  90:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  94:	ldr	x8, [sp, #24]
  98:	add	x0, x8, #0x10
  9c:	ldr	x1, [sp, #40]
  a0:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  a4:	ldr	x8, [sp, #40]
  a8:	mov	x0, x8
  ac:	bl	0 <_ZN4llvm14formatv_objectISt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEC2ES4_OS7_>
  b0:	ldp	x29, x30, [sp, #128]
  b4:	add	sp, sp, #0x90
  b8:	ret

Disassembly of section .text._ZSt7forwardIN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IJS5_ELb1EEEDpOT_:

0000000000000000 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IJS5_ELb1EEEDpOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IJS5_ELb1EEEDpOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IJS5_ELb1EEEDpOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IS5_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IS5_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IS5_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2IS5_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EEC2IS5_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EEC2IS5_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EEC2IS5_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EEC2IS5_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2EOS4_:

0000000000000000 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2EOS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2EOS4_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	str	x9, [sp]
  34:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2EOS4_>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp]
  40:	str	x8, [x9]
  44:	ldr	x10, [sp, #16]
  48:	ldr	x10, [x10, #8]
  4c:	str	x10, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm6detail14format_adapterC2ERKS1_:

0000000000000000 <_ZN4llvm6detail14format_adapterC2ERKS1_>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm6detail14format_adapterE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	str	x8, [x9]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED0Ev:

0000000000000000 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED0Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEED0Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEE6formatERNS_11raw_ostreamES2_:

0000000000000000 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEE6formatERNS_11raw_ostreamES2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x2, [x29, #-16]
  10:	stur	x3, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	ldr	x8, [sp, #24]
  20:	ldr	x0, [x8, #8]
  24:	ldr	x1, [sp, #16]
  28:	ldur	q0, [x29, #-16]
  2c:	str	q0, [sp]
  30:	ldr	x2, [sp]
  34:	ldr	x3, [sp, #8]
  38:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEE6formatERNS_11raw_ostreamES2_>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_:

0000000000000000 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0xffffffffffffffff    	// #-1
  10:	sub	x9, x29, #0x10
  14:	stur	x2, [x29, #-16]
  18:	stur	x3, [x29, #-8]
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x8, [x29, #-40]
  28:	mov	x0, x9
  2c:	bl	0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  30:	tbnz	w0, #0, 6c <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_+0x6c>
  34:	sub	x0, x29, #0x10
  38:	mov	w1, #0xa                   	// #10
  3c:	sub	x2, x29, #0x28
  40:	bl	0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  44:	tbnz	w0, #0, 4c <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_+0x4c>
  48:	b	6c <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xcd                  	// #205
  60:	adrp	x3, 0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldur	x8, [x29, #-24]
  70:	ldr	q0, [x8]
  74:	add	x0, sp, #0x20
  78:	str	q0, [sp, #32]
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	x2, [x29, #-40]
  84:	mov	x9, xzr
  88:	mov	x1, x9
  8c:	str	x8, [sp, #8]
  90:	bl	0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  94:	str	x0, [sp, #16]
  98:	str	x1, [sp, #24]
  9c:	ldr	x1, [sp, #16]
  a0:	ldr	x2, [sp, #24]
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZN4llvm15format_providerINS_9StringRefEvE6formatERKS1_RNS_11raw_ostreamES1_>
  ac:	ldp	x29, x30, [sp, #96]
  b0:	add	sp, sp, #0x70
  b4:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef12getAsIntegerImEENSt9enable_ifIXntsr3std14numeric_limitsIT_EE9is_signedEbE4typeEjRS3_:

0000000000000000 <_ZNK4llvm9StringRef12getAsIntegerImEENSt9enable_ifIXntsr3std14numeric_limitsIT_EE9is_signedEbE4typeEjRS3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x3, sp, #0x18
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	str	x2, [sp, #32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldr	q0, [x8]
  24:	str	q0, [sp]
  28:	ldur	w2, [x29, #-20]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
  38:	tbnz	w0, #0, 4c <_ZNK4llvm9StringRef12getAsIntegerImEENSt9enable_ifIXntsr3std14numeric_limitsIT_EE9is_signedEbE4typeEjRS3_+0x4c>
  3c:	ldr	x8, [sp, #24]
  40:	ldr	x9, [sp, #24]
  44:	cmp	x8, x9
  48:	b.eq	5c <_ZNK4llvm9StringRef12getAsIntegerImEENSt9enable_ifIXntsr3std14numeric_limitsIT_EE9is_signedEbE4typeEjRS3_+0x5c>  // b.none
  4c:	mov	w8, #0x1                   	// #1
  50:	and	w8, w8, #0x1
  54:	sturb	w8, [x29, #-1]
  58:	b	74 <_ZNK4llvm9StringRef12getAsIntegerImEENSt9enable_ifIXntsr3std14numeric_limitsIT_EE9is_signedEbE4typeEjRS3_+0x74>
  5c:	ldr	x8, [sp, #24]
  60:	ldr	x9, [sp, #32]
  64:	str	x8, [x9]
  68:	mov	w10, wzr
  6c:	and	w10, w10, #0x1
  70:	sturb	w10, [x29, #-1]
  74:	ldurb	w8, [x29, #-1]
  78:	and	w0, w8, #0x1
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2ES3_:

0000000000000000 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2ES3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2ES3_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	str	x8, [sp, #8]
  2c:	str	x9, [sp]
  30:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2ES3_>
  34:	ldr	x8, [sp, #8]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm6detail23provider_format_adapterIRNS_9StringRefEEC2ES3_>
  48:	ldr	x8, [sp]
  4c:	str	x0, [x8, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm6detail14format_adapterC2Ev:

0000000000000000 <_ZN4llvm6detail14format_adapterC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm6detail14format_adapterE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm19formatv_object_baseC2ENS_9StringRefEm:

0000000000000000 <_ZN4llvm19formatv_object_baseC2ENS_9StringRefEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [x8]
  28:	add	x0, x8, #0x10
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZN4llvm19formatv_object_baseC2ENS_9StringRefEm>
  34:	ldr	x8, [sp, #8]
  38:	add	x8, x8, #0x28
  3c:	ldur	q0, [x29, #-16]
  40:	str	q0, [sp, #16]
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	bl	0 <_ZN4llvm19formatv_object_base17parseFormatStringENS_9StringRefE>
  50:	ldr	x8, [sp, #8]
  54:	add	x0, x8, #0x10
  58:	ldr	x1, [sp, #32]
  5c:	bl	0 <_ZN4llvm19formatv_object_baseC2ENS_9StringRefEm>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt4moveIRSt5tupleIJN4llvm6detail23provider_format_adapterIRNS1_9StringRefEEEEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRSt5tupleIJN4llvm6detail23provider_format_adapterIRNS1_9StringRefEEEEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_:

0000000000000000 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11apply_tupleINS_19formatv_object_base15create_adaptersERSt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEEDTclsr6detailE16apply_tuple_implclsr3stdE7forwardIT_Efp_Eclsr3stdE7forwardIT0_Efp0_Etl18__make_integer_seqISt16integer_sequencemXsr3std10tuple_sizeINSt5decayISC_E4typeEEE5valueEEEEEOSB_OSC_:

0000000000000000 <_ZN4llvm11apply_tupleINS_19formatv_object_base15create_adaptersERSt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEEDTclsr6detailE16apply_tuple_implclsr3stdE7forwardIT_Efp_Eclsr3stdE7forwardIT0_Efp0_Etl18__make_integer_seqISt16integer_sequencemXsr3std10tuple_sizeINSt5decayISC_E4typeEEE5valueEEEEEOSB_OSC_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm11apply_tupleINS_19formatv_object_base15create_adaptersERSt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEEDTclsr6detailE16apply_tuple_implclsr3stdE7forwardIT_Efp_Eclsr3stdE7forwardIT0_Efp0_Etl18__make_integer_seqISt16integer_sequencemXsr3std10tuple_sizeINSt5decayISC_E4typeEEE5valueEEEEEOSB_OSC_>
  24:	ldur	x8, [x29, #-24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm11apply_tupleINS_19formatv_object_base15create_adaptersERSt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEEDTclsr6detailE16apply_tuple_implclsr3stdE7forwardIT_Efp_Eclsr3stdE7forwardIT0_Efp0_Etl18__make_integer_seqISt16integer_sequencemXsr3std10tuple_sizeINSt5decayISC_E4typeEEE5valueEEEEEOSB_OSC_>
  34:	ldurb	w2, [x29, #-25]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x1
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm11apply_tupleINS_19formatv_object_base15create_adaptersERSt5tupleIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEEEDTclsr6detailE16apply_tuple_implclsr3stdE7forwardIT_Efp_Eclsr3stdE7forwardIT0_Efp0_Etl18__make_integer_seqISt16integer_sequencemXsr3std10tuple_sizeINSt5decayISC_E4typeEEE5valueEEEEEOSB_OSC_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEaSEOS5_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEaSEOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	sturb	w8, [x29, #-17]
  20:	ldur	x0, [x29, #-16]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEaSEOS5_>
  2c:	ldurb	w2, [x29, #-18]
  30:	ldr	x9, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEaSEOS5_>
  44:	ldr	x0, [sp, #16]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x8
  20:	stur	x8, [x29, #-40]
  24:	str	x9, [sp, #48]
  28:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  2c:	ldr	x8, [sp, #48]
  30:	cmp	x8, x0
  34:	b.ls	44 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm+0x44>  // b.plast
  38:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	ldur	x0, [x29, #-40]
  48:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  4c:	ldur	x8, [x29, #-16]
  50:	cmp	x0, x8
  54:	b.cs	118 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm+0x118>  // b.hs, b.nlast
  58:	ldur	x0, [x29, #-40]
  5c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  60:	stur	x0, [x29, #-24]
  64:	ldur	x1, [x29, #-16]
  68:	ldur	x0, [x29, #-40]
  6c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  70:	stur	x0, [x29, #-32]
  74:	ldur	x8, [x29, #-40]
  78:	ldr	x0, [x8]
  7c:	mov	x9, #0x8                   	// #8
  80:	ldr	x1, [x8, #8]
  84:	ldur	x2, [x29, #-32]
  88:	str	x0, [sp, #40]
  8c:	mov	x0, x8
  90:	str	x9, [sp, #32]
  94:	str	x1, [sp, #24]
  98:	str	x2, [sp, #16]
  9c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  a0:	ldr	x8, [sp, #40]
  a4:	str	x0, [sp, #8]
  a8:	mov	x0, x8
  ac:	ldr	x1, [sp, #24]
  b0:	ldr	x2, [sp, #16]
  b4:	ldr	x3, [sp, #8]
  b8:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  bc:	ldur	x8, [x29, #-40]
  c0:	ldr	x1, [x8]
  c4:	ldr	x9, [x8, #16]
  c8:	ldr	x10, [x8]
  cc:	subs	x9, x9, x10
  d0:	mov	x10, #0x8                   	// #8
  d4:	sdiv	x2, x9, x10
  d8:	mov	x0, x8
  dc:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE7reserveEm>
  e0:	ldur	x8, [x29, #-32]
  e4:	ldur	x9, [x29, #-40]
  e8:	str	x8, [x9]
  ec:	ldur	x8, [x29, #-32]
  f0:	ldur	x10, [x29, #-24]
  f4:	ldr	x11, [sp, #32]
  f8:	mul	x10, x11, x10
  fc:	add	x8, x8, x10
 100:	str	x8, [x9, #8]
 104:	ldr	x8, [x9]
 108:	ldur	x10, [x29, #-16]
 10c:	mul	x10, x11, x10
 110:	add	x8, x8, x10
 114:	str	x8, [x9, #16]
 118:	ldp	x29, x30, [sp, #96]
 11c:	add	sp, sp, #0x70
 120:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8capacityEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #16]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_max_sizeERKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_max_sizeERKS4_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE11_S_max_sizeERKS4_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8max_sizeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8max_sizeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8allocateERS4_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm6detail14format_adapterEEE8allocateERS4_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPPN4llvm6detail14format_adapterES4_SaIS3_EET0_T_S7_S6_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm6detail14format_adapterES3_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS5_E4typeES6_S6_S6_RSaIT0_E:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm6detail14format_adapterES3_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS5_E4typeES6_S6_S6_RSaIT0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	str	x3, [sp, #16]
  20:	ldur	x9, [x29, #-16]
  24:	ldur	x10, [x29, #-8]
  28:	subs	x9, x9, x10
  2c:	sdiv	x8, x9, x8
  30:	str	x8, [sp, #8]
  34:	ldr	x8, [sp, #8]
  38:	cmp	x8, #0x0
  3c:	cset	w11, le
  40:	tbnz	w11, #0, 5c <_ZSt14__relocate_a_1IPN4llvm6detail14format_adapterES3_ENSt9enable_ifIXsr3std24__is_bitwise_relocatableIT_EE5valueEPS5_E4typeES6_S6_S6_RSaIT0_E+0x5c>
  44:	ldr	x0, [sp, #24]
  48:	ldur	x1, [x29, #-8]
  4c:	ldr	x8, [sp, #8]
  50:	mov	x9, #0x8                   	// #8
  54:	mul	x2, x8, x9
  58:	bl	0 <memmove>
  5c:	ldr	x8, [sp, #24]
  60:	ldr	x9, [sp, #8]
  64:	mov	x10, #0x8                   	// #8
  68:	mul	x9, x10, x9
  6c:	add	x0, x8, x9
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZSt12__niter_baseIPPN4llvm6detail14format_adapterEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPPN4llvm6detail14format_adapterEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x8
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEEC2EOS6_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EE7_M_headERS6_:

0000000000000000 <_ZNSt10_Head_baseILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEELb0EE7_M_headERS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE:

0000000000000000 <_ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	sturb	w2, [x29, #-9]
  14:	stur	x0, [x29, #-24]
  18:	str	x1, [sp, #32]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE>
  28:	ldr	x8, [sp, #32]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE>
  38:	bl	0 <_ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE>
  3c:	ldr	x8, [sp, #24]
  40:	ldr	x1, [sp, #16]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x1
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZN4llvm6detail16apply_tuple_implINS_19formatv_object_base15create_adaptersERSt5tupleIJNS0_23provider_format_adapterIRNS_9StringRefEEEEEJLm0EEEEDTclclsr3stdE7forwardIT_Efp_Espclsr3stdE3getIXT1_EEclsr3stdE7forwardIT0_Efp0_EEEEOSB_OSC_St16integer_sequenceImJXspT1_EEE>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm19formatv_object_base15create_adaptersEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm19formatv_object_base15create_adaptersEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRSt5tupleIJN4llvm6detail23provider_format_adapterIRNS1_9StringRefEEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardIRSt5tupleIJN4llvm6detail23provider_format_adapterIRNS1_9StringRefEEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm19formatv_object_base15create_adaptersclIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEESt6vectorIPNS3_14format_adapterESaISA_EEDpRT_:

0000000000000000 <_ZN4llvm19formatv_object_base15create_adaptersclIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEESt6vectorIPNS3_14format_adapterESaISA_EEDpRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x9, #0x1                   	// #1
  10:	add	x10, sp, #0x20
  14:	add	x11, sp, #0x1f
  18:	stur	x8, [x29, #-8]
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-24]
  24:	ldur	x12, [x29, #-24]
  28:	str	x12, [sp, #32]
  2c:	str	x10, [sp, #40]
  30:	str	x9, [sp, #48]
  34:	mov	x0, x11
  38:	str	x8, [sp, #16]
  3c:	str	x11, [sp, #8]
  40:	bl	0 <_ZN4llvm19formatv_object_base15create_adaptersclIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEESt6vectorIPNS3_14format_adapterESaISA_EEDpRT_>
  44:	ldr	x1, [sp, #40]
  48:	ldr	x2, [sp, #48]
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x3, [sp, #8]
  54:	bl	0 <_ZN4llvm19formatv_object_base15create_adaptersclIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEESt6vectorIPNS3_14format_adapterESaISA_EEDpRT_>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm19formatv_object_base15create_adaptersclIJNS_6detail23provider_format_adapterIRNS_9StringRefEEEEEESt6vectorIPNS3_14format_adapterESaISA_EEDpRT_>
  60:	ldp	x29, x30, [sp, #80]
  64:	add	sp, sp, #0x60
  68:	ret

Disassembly of section .text._ZSt3getILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaIPN4llvm6detail14format_adapterEEC2Ev:

0000000000000000 <_ZNSaIPN4llvm6detail14format_adapterEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm6detail14format_adapterEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_>
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_>
  50:	ldurb	w3, [x29, #-33]
  54:	ldr	x8, [sp, #24]
  58:	str	x0, [sp, #8]
  5c:	mov	x0, x8
  60:	ldr	x1, [sp, #16]
  64:	ldr	x2, [sp, #8]
  68:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ESt16initializer_listIS3_ERKS4_>
  6c:	ldp	x29, x30, [sp, #80]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZNSaIPN4llvm6detail14format_adapterEED2Ev:

0000000000000000 <_ZNSaIPN4llvm6detail14format_adapterEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm6detail14format_adapterEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	stur	x8, [x29, #-48]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-48]
  3c:	str	x0, [sp, #56]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  48:	ldr	x8, [sp, #56]
  4c:	str	x0, [sp, #48]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #48]
  58:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  70:	ldur	x8, [x29, #-48]
  74:	str	x0, [x8]
  78:	ldr	x9, [x8]
  7c:	ldur	x10, [x29, #-40]
  80:	mov	x11, #0x8                   	// #8
  84:	mul	x10, x11, x10
  88:	add	x9, x9, x10
  8c:	str	x9, [x8, #16]
  90:	ldur	x0, [x29, #-24]
  94:	ldur	x1, [x29, #-32]
  98:	ldr	x2, [x8]
  9c:	str	x0, [sp, #32]
  a0:	mov	x0, x8
  a4:	str	x1, [sp, #24]
  a8:	str	x2, [sp, #16]
  ac:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #24]
  c0:	ldr	x2, [sp, #16]
  c4:	ldr	x3, [sp, #8]
  c8:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  cc:	ldur	x8, [x29, #-48]
  d0:	str	x0, [x8, #8]
  d4:	ldp	x29, x30, [sp, #112]
  d8:	add	sp, sp, #0x80
  dc:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2ERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2ERKS4_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE12_Vector_implC2ERKS4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm6detail14format_adapterEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_:

0000000000000000 <_ZSt8distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	cmp	x8, x9
  54:	b.ls	64 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_+0x64>  // b.plast
  58:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE17_S_check_init_lenEmRKS4_>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <_ZSt20__throw_length_errorPKc>
  64:	ldur	x0, [x29, #-8]
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKPN4llvm6detail14format_adapterEPS3_S3_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKPN4llvm6detail14format_adapterEPS3_S3_ET0_T_S8_S7_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZSt22__uninitialized_copy_aIPKPN4llvm6detail14format_adapterEPS3_S3_ET0_T_S8_S7_RSaIT1_E>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt10__distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E17iterator_categoryERKS7_:

0000000000000000 <_ZSt19__iterator_categoryIPKPN4llvm6detail14format_adapterEENSt15iterator_traitsIT_E17iterator_categoryERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSaIPN4llvm6detail14format_adapterEEC2ERKS3_:

0000000000000000 <_ZNSaIPN4llvm6detail14format_adapterEEC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIPN4llvm6detail14format_adapterEEC2ERKS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm6detail14format_adapterEPS5_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm6detail14format_adapterEPS5_EET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm6detail14format_adapterEPS5_EET0_T_SA_S9_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt4copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKPN4llvm6detail14format_adapterEPS3_ET0_T_S8_S7_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKPN4llvm6detail14format_adapterEET_S6_:

0000000000000000 <_ZSt12__miter_baseIPKPN4llvm6detail14format_adapterEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPN4llvm6detail14format_adapterEET_RKS5_S5_:

0000000000000000 <_ZSt12__niter_wrapIPPN4llvm6detail14format_adapterEET_RKS5_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKPN4llvm6detail14format_adapterEPS3_ET1_T0_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKPN4llvm6detail14format_adapterEET_S6_:

0000000000000000 <_ZSt12__niter_baseIPKPN4llvm6detail14format_adapterEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm6detail14format_adapterEEEPT_PKS7_SA_S8_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm6detail14format_adapterEEEPT_PKS7_SA_S8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm6detail14format_adapterEEEPT_PKS7_SA_S8_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x8                   	// #8
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm6detail14format_adapterEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__get_helperILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EN4llvm6detail23provider_format_adapterIRNS0_9StringRefEEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	add	x8, sp, #0x30
  10:	add	x9, sp, #0x2f
  14:	sturb	w2, [x29, #-1]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	ldur	x10, [x29, #-16]
  24:	str	x8, [sp, #32]
  28:	mov	x8, x9
  2c:	mov	x0, x10
  30:	str	x9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  3c:	ldr	x0, [sp, #32]
  40:	ldr	x1, [sp, #24]
  44:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  50:	ldur	x1, [x29, #-24]
  54:	ldr	x0, [sp, #16]
  58:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  5c:	ldur	x1, [x29, #-24]
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  70:	ldur	x8, [x29, #-24]
  74:	str	x0, [sp, #8]
  78:	mov	x0, x8
  7c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  80:	ldr	x1, [sp, #8]
  84:	str	x0, [sp]
  88:	mov	x0, x1
  8c:	ldr	x1, [sp]
  90:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  94:	ldr	x0, [sp, #32]
  98:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZSt4moveIRSt6vectorIPN4llvm6detail14format_adapterESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt6vectorIPN4llvm6detail14format_adapterESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13get_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13get_allocatorEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13get_allocatorEv>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZNKSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE13get_allocatorEv>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorIPN4llvm6detail14format_adapterESaIS3_EEC2ERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  38:	ldur	x1, [x29, #-16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  44:	ldur	x0, [x29, #-16]
  48:	ldr	x1, [sp, #16]
  4c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZSt15__alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_:

0000000000000000 <_ZSt15__alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	ldrb	w2, [sp, #15]
  20:	bl	0 <_ZSt15__alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm6detail14format_adapterESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp]
  20:	ldr	x9, [x9, #8]
  24:	str	x9, [x8, #8]
  28:	ldr	x9, [sp]
  2c:	ldr	x9, [x9, #16]
  30:	str	x9, [x8, #16]
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZSt18__do_alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_St17integral_constantIbLb1EE:

0000000000000000 <_ZSt18__do_alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	bl	0 <_ZSt18__do_alloc_on_moveISaIPN4llvm6detail14format_adapterEEEvRT_S6_St17integral_constantIbLb1EE>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZSt4moveIRSaIPN4llvm6detail14format_adapterEEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRSaIPN4llvm6detail14format_adapterEEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x1, [x29, #-24]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  28:	str	x0, [sp, #32]
  2c:	ldur	x1, [x29, #-24]
  30:	ldr	x2, [sp, #32]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  3c:	str	x0, [sp, #24]
  40:	ldr	x1, [sp, #24]
  44:	ldur	x2, [x29, #-24]
  48:	ldr	x3, [sp, #32]
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  54:	str	x0, [sp, #16]
  58:	ldr	x8, [sp, #16]
  5c:	cbz	x8, 70 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x70>
  60:	ldr	x1, [sp, #16]
  64:	sub	x0, x29, #0x8
  68:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  6c:	b	7c <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x7c>
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  78:	stur	x0, [x29, #-8]
  7c:	ldur	x0, [x29, #-8]
  80:	ldp	x29, x30, [sp, #64]
  84:	add	sp, sp, #0x50
  88:	ret

Disassembly of section .text._ZNSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE:

0000000000000000 <_ZNSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt8__detail20_Node_const_iteratorISt4pairIKiiELb0ELb0EEC2EPNS_10_Hash_nodeIS3_Lb0EEE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x8
  14:	str	x0, [sp]
  18:	mov	x0, x9
  1c:	mov	x1, x8
  20:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiiESaIS2_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENS4_18_Mod_range_hashingENS4_20_Default_ranged_hashENS4_20_Prime_rehash_policyENS4_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x1, [x29, #-24]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  28:	str	x0, [sp, #32]
  2c:	ldur	x1, [x29, #-24]
  30:	ldr	x2, [sp, #32]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  3c:	str	x0, [sp, #24]
  40:	ldr	x1, [sp, #24]
  44:	ldur	x2, [x29, #-24]
  48:	ldr	x3, [sp, #32]
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  54:	str	x0, [sp, #16]
  58:	ldr	x8, [sp, #16]
  5c:	cbz	x8, 70 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x70>
  60:	ldr	x1, [sp, #16]
  64:	sub	x0, x29, #0x8
  68:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  6c:	b	7c <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_+0x7c>
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE4findERS1_>
  78:	stur	x0, [x29, #-8]
  7c:	ldur	x0, [x29, #-8]
  80:	ldp	x29, x30, [sp, #64]
  84:	add	sp, sp, #0x50
  88:	ret

Disassembly of section .text._ZNSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE:

0000000000000000 <_ZNSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt8__detail20_Node_const_iteratorISt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEELb0ELb0EEC2EPNS_10_Hash_nodeISC_Lb0EEE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv:

0000000000000000 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x8
  14:	str	x0, [sp]
  18:	mov	x0, x9
  1c:	mov	x1, x8
  20:	bl	0 <_ZNKSt10_HashtableIiSt4pairIKiN4llvm11SmallVectorIPKN5clang7tooling14HeaderIncludes7IncludeELj8EEEESaISB_ENSt8__detail10_Select1stESt8equal_toIiESt4hashIiENSD_18_Mod_range_hashingENSD_20_Default_ranged_hashENSD_20_Prime_rehash_policyENSD_17_Hashtable_traitsILb0ELb0ELb1EEEE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11char_traitsIcE6lengthEPKc:

0000000000000000 <_ZNSt11char_traitsIcE6lengthEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

IncludeStyle.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  18:	add	x9, x9, #0x0
  1c:	adrp	x10, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  20:	add	x10, x10, #0x0
  24:	stur	x0, [x29, #-8]
  28:	str	x1, [sp, #16]
  2c:	ldur	x0, [x29, #-8]
  30:	ldr	x2, [sp, #16]
  34:	mov	x1, x8
  38:	str	x9, [sp, #8]
  3c:	str	x10, [sp]
  40:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  44:	ldur	x0, [x29, #-8]
  48:	ldr	x8, [sp, #16]
  4c:	add	x2, x8, #0x20
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  58:	ldur	x0, [x29, #-8]
  5c:	ldr	x8, [sp, #16]
  60:	add	x2, x8, #0x24
  64:	ldr	x1, [sp]
  68:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

0000000000000078 <_ZN4llvm4yaml23ScalarEnumerationTraitsIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEvE11enumerationERNS0_2IOERS5_>:
  78:	sub	sp, sp, #0x40
  7c:	stp	x29, x30, [sp, #48]
  80:	add	x29, sp, #0x30
  84:	adrp	x2, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  88:	add	x2, x2, #0x0
  8c:	mov	w8, wzr
  90:	adrp	x9, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  94:	add	x9, x9, #0x0
  98:	mov	w3, #0x1                   	// #1
  9c:	adrp	x10, 0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  a0:	add	x10, x10, #0x0
  a4:	mov	w11, #0x2                   	// #2
  a8:	stur	x0, [x29, #-8]
  ac:	stur	x1, [x29, #-16]
  b0:	ldur	x0, [x29, #-8]
  b4:	ldur	x1, [x29, #-16]
  b8:	stur	w3, [x29, #-20]
  bc:	mov	w3, w8
  c0:	str	x9, [sp, #16]
  c4:	str	x10, [sp, #8]
  c8:	str	w11, [sp, #4]
  cc:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  d0:	ldur	x0, [x29, #-8]
  d4:	ldur	x1, [x29, #-16]
  d8:	ldr	x2, [sp, #16]
  dc:	ldur	w3, [x29, #-20]
  e0:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  e4:	ldur	x0, [x29, #-8]
  e8:	ldur	x1, [x29, #-16]
  ec:	ldr	x2, [sp, #8]
  f0:	ldr	w3, [sp, #4]
  f4:	bl	0 <_ZN4llvm4yaml13MappingTraitsIN5clang7tooling12IncludeStyle15IncludeCategoryEE7mappingERNS0_2IOERS5_>
  f8:	ldp	x29, x30, [sp, #48]
  fc:	add	sp, sp, #0x40
 100:	ret

Disassembly of section .text._ZN4llvm4yaml2IO11mapOptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPKcRT_:

0000000000000000 <_ZN4llvm4yaml2IO11mapOptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPKcRT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x3, sp, #0x7
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZN4llvm4yaml2IO11mapOptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPKcRT_>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm4yaml2IO11mapOptionalIiEEvPKcRT_:

0000000000000000 <_ZN4llvm4yaml2IO11mapOptionalIiEEvPKcRT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x3, sp, #0x7
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZN4llvm4yaml2IO11mapOptionalIiEEvPKcRT_>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_:

0000000000000000 <_ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	w3, [x29, #-28]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x1, [x29, #-24]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #16]
  2c:	mov	x0, x8
  30:	str	x8, [sp, #24]
  34:	str	x1, [sp, #16]
  38:	blr	x9
  3c:	mov	w10, #0x0                   	// #0
  40:	str	w10, [sp, #12]
  44:	tbnz	w0, #0, 4c <_ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_+0x4c>
  48:	b	64 <_ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_+0x64>
  4c:	ldur	x8, [x29, #-16]
  50:	ldr	w9, [x8]
  54:	ldur	w10, [x29, #-28]
  58:	cmp	w9, w10
  5c:	cset	w9, eq  // eq = none
  60:	str	w9, [sp, #12]
  64:	ldr	w8, [sp, #12]
  68:	ldr	x9, [sp, #24]
  6c:	ldr	x10, [x9]
  70:	ldr	x10, [x10, #168]
  74:	mov	x0, x9
  78:	ldr	x1, [sp, #16]
  7c:	and	w2, w8, #0x1
  80:	blr	x10
  84:	tbnz	w0, #0, 8c <_ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_+0x8c>
  88:	b	98 <_ZN4llvm4yaml2IO8enumCaseIN5clang7tooling12IncludeStyle18IncludeBlocksStyleEEEvRT_PKcS7_+0x98>
  8c:	ldur	w8, [x29, #-28]
  90:	ldur	x9, [x29, #-16]
  94:	str	w8, [x9]
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZN4llvm4yaml2IO22mapOptionalWithContextINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRSB_RT0_:

0000000000000000 <_ZN4llvm4yaml2IO22mapOptionalWithContextINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRSB_RT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	ldr	x4, [sp]
  2c:	mov	w8, wzr
  30:	and	w3, w8, #0x1
  34:	bl	0 <_ZN4llvm4yaml2IO22mapOptionalWithContextINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRSB_RT0_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm4yaml2IO10processKeyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEEvPKcRT_bRT0_:

0000000000000000 <_ZN4llvm4yaml2IO10processKeyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEEvPKcRT_bRT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x5, sp, #0x10
  10:	add	x8, sp, #0xf
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	mov	w9, #0x1                   	// #1
  24:	and	w9, w3, w9
  28:	sturb	w9, [x29, #-25]
  2c:	str	x4, [sp, #24]
  30:	ldur	x10, [x29, #-8]
  34:	ldur	x1, [x29, #-16]
  38:	ldurb	w9, [x29, #-25]
  3c:	ldr	x11, [x10]
  40:	ldr	x11, [x11, #120]
  44:	mov	x0, x10
  48:	and	w2, w9, #0x1
  4c:	mov	w9, wzr
  50:	and	w3, w9, #0x1
  54:	mov	x4, x8
  58:	str	x10, [sp]
  5c:	blr	x11
  60:	tbnz	w0, #0, 68 <_ZN4llvm4yaml2IO10processKeyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEEvPKcRT_bRT0_+0x68>
  64:	b	98 <_ZN4llvm4yaml2IO10processKeyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEEvPKcRT_bRT0_+0x98>
  68:	ldur	x1, [x29, #-24]
  6c:	ldurb	w8, [x29, #-25]
  70:	ldr	x3, [sp, #24]
  74:	ldr	x0, [sp]
  78:	and	w2, w8, #0x1
  7c:	bl	0 <_ZN4llvm4yaml2IO10processKeyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS0_12EmptyContextEEEvPKcRT_bRT0_>
  80:	ldr	x1, [sp, #16]
  84:	ldr	x9, [sp]
  88:	ldr	x10, [x9]
  8c:	ldr	x10, [x10, #128]
  90:	mov	x0, x9
  94:	blr	x10
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE:

0000000000000000 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>:
   0:	sub	sp, sp, #0x180
   4:	stp	x29, x30, [sp, #352]
   8:	str	x28, [sp, #368]
   c:	add	x29, sp, #0x160
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	and	w8, w2, #0x1
  1c:	sturb	w8, [x29, #-17]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x10, [x9]
  2c:	ldr	x10, [x10, #16]
  30:	mov	x0, x9
  34:	blr	x10
  38:	tbnz	w0, #0, 40 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE+0x40>
  3c:	b	100 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE+0x100>
  40:	sub	x8, x29, #0x40
  44:	mov	x0, x8
  48:	str	x8, [sp, #112]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	sub	x8, x29, #0x70
  54:	mov	x0, x8
  58:	ldr	x1, [sp, #112]
  5c:	str	x8, [sp, #104]
  60:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
  64:	ldur	x0, [x29, #-16]
  68:	ldur	x8, [x29, #-8]
  6c:	str	x0, [sp, #96]
  70:	mov	x0, x8
  74:	bl	0 <_ZNK4llvm4yaml2IO10getContextEv>
  78:	ldr	x8, [sp, #96]
  7c:	str	x0, [sp, #88]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #88]
  88:	ldr	x2, [sp, #104]
  8c:	bl	0 <_ZN4llvm4yaml12ScalarTraitsINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE6outputERKS7_PvRNS_11raw_ostreamE>
  90:	ldr	x0, [sp, #104]
  94:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
  98:	sub	x8, x29, #0x80
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #80]
  a8:	str	x8, [sp, #72]
  ac:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
  b0:	ldur	x8, [x29, #-8]
  b4:	ldur	q0, [x29, #-128]
  b8:	stur	q0, [x29, #-144]
  bc:	ldur	x0, [x29, #-144]
  c0:	ldur	x1, [x29, #-136]
  c4:	str	x8, [sp, #64]
  c8:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
  cc:	ldr	x8, [sp, #64]
  d0:	ldr	x9, [x8]
  d4:	ldr	x9, [x9, #216]
  d8:	str	w0, [sp, #60]
  dc:	mov	x0, x8
  e0:	ldr	x1, [sp, #72]
  e4:	ldr	w2, [sp, #60]
  e8:	blr	x9
  ec:	ldr	x0, [sp, #104]
  f0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  f4:	ldr	x0, [sp, #112]
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  fc:	b	1c4 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE+0x1c4>
 100:	sub	x8, x29, #0xa0
 104:	mov	x0, x8
 108:	str	x8, [sp, #48]
 10c:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
 110:	ldur	x8, [x29, #-8]
 114:	ldur	q0, [x29, #-160]
 118:	str	q0, [sp, #176]
 11c:	ldr	x0, [sp, #176]
 120:	ldr	x1, [sp, #184]
 124:	str	x8, [sp, #40]
 128:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
 12c:	ldr	x8, [sp, #40]
 130:	ldr	x9, [x8]
 134:	ldr	x9, [x9, #216]
 138:	str	w0, [sp, #36]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #48]
 144:	ldr	w2, [sp, #36]
 148:	blr	x9
 14c:	ldur	q0, [x29, #-160]
 150:	str	q0, [sp, #144]
 154:	ldur	x0, [x29, #-8]
 158:	bl	0 <_ZNK4llvm4yaml2IO10getContextEv>
 15c:	ldur	x3, [x29, #-16]
 160:	ldr	x8, [sp, #144]
 164:	ldr	x1, [sp, #152]
 168:	str	x0, [sp, #24]
 16c:	mov	x0, x8
 170:	ldr	x2, [sp, #24]
 174:	bl	0 <_ZN4llvm4yaml12ScalarTraitsINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE5inputENS_9StringRefEPvRS7_>
 178:	add	x8, sp, #0xa0
 17c:	str	x0, [sp, #160]
 180:	str	x1, [sp, #168]
 184:	mov	x0, x8
 188:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
 18c:	tbnz	w0, #0, 1c4 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE+0x1c4>
 190:	ldur	x8, [x29, #-8]
 194:	add	x9, sp, #0x78
 198:	mov	x0, x9
 19c:	add	x1, sp, #0xa0
 1a0:	str	x8, [sp, #16]
 1a4:	str	x9, [sp, #8]
 1a8:	bl	0 <_ZN4llvm4yaml7yamlizeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS9_bRNS0_12EmptyContextE>
 1ac:	ldr	x8, [sp, #16]
 1b0:	ldr	x9, [x8]
 1b4:	ldr	x9, [x9, #248]
 1b8:	mov	x0, x8
 1bc:	ldr	x1, [sp, #8]
 1c0:	blr	x9
 1c4:	ldr	x28, [sp, #368]
 1c8:	ldp	x29, x30, [sp, #352]
 1cc:	add	sp, sp, #0x180
 1d0:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm18raw_string_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8, #40]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm4yaml12ScalarTraitsINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE9mustQuoteENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml12ScalarTraitsINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE9mustQuoteENS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #24]
  14:	ldr	q0, [sp, #16]
  18:	str	q0, [sp]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [sp, #8]
  24:	bl	0 <_ZN4llvm4yaml12ScalarTraitsINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEvE9mustQuoteENS_9StringRefE>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm4yaml11needsQuotesENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-16]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  20:	tbnz	w0, #0, 28 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x28>
  24:	b	34 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x34>
  28:	mov	w8, #0x1                   	// #1
  2c:	stur	w8, [x29, #-4]
  30:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
  34:	sub	x0, x29, #0x18
  38:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  3c:	and	w0, w0, #0xff
  40:	bl	0 <isspace>
  44:	cbnz	w0, 5c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x5c>
  48:	sub	x0, x29, #0x18
  4c:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  50:	and	w0, w0, #0xff
  54:	bl	0 <isspace>
  58:	cbz	w0, 68 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x68>
  5c:	mov	w8, #0x1                   	// #1
  60:	stur	w8, [x29, #-4]
  64:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
  68:	ldur	q0, [x29, #-24]
  6c:	stur	q0, [x29, #-48]
  70:	ldur	x0, [x29, #-48]
  74:	ldur	x1, [x29, #-40]
  78:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  7c:	tbnz	w0, #0, 84 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x84>
  80:	b	90 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x90>
  84:	mov	w8, #0x1                   	// #1
  88:	stur	w8, [x29, #-4]
  8c:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
  90:	ldur	q0, [x29, #-24]
  94:	stur	q0, [x29, #-64]
  98:	ldur	x0, [x29, #-64]
  9c:	ldur	x1, [x29, #-56]
  a0:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  a4:	tbnz	w0, #0, ac <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0xac>
  a8:	b	b8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0xb8>
  ac:	mov	w8, #0x1                   	// #1
  b0:	stur	w8, [x29, #-4]
  b4:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
  b8:	ldur	q0, [x29, #-24]
  bc:	str	q0, [sp, #64]
  c0:	ldr	x0, [sp, #64]
  c4:	ldr	x1, [sp, #72]
  c8:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  cc:	tbnz	w0, #0, d4 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0xd4>
  d0:	b	e0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0xe0>
  d4:	mov	w8, #0x1                   	// #1
  d8:	stur	w8, [x29, #-4]
  dc:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
  e0:	add	x0, sp, #0x30
  e4:	adrp	x1, 0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  e8:	ldr	x1, [x1]
  ec:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
  f0:	ldr	x1, [sp, #48]
  f4:	ldr	x2, [sp, #56]
  f8:	sub	x0, x29, #0x18
  fc:	mov	x8, xzr
 100:	mov	x3, x8
 104:	bl	0 <_ZNK4llvm9StringRef13find_first_ofES0_m>
 108:	cbnz	x0, 118 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	stur	w8, [x29, #-4]
 114:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
 118:	str	wzr, [sp, #44]
 11c:	sub	x8, x29, #0x18
 120:	str	x8, [sp, #32]
 124:	ldr	x0, [sp, #32]
 128:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
 12c:	str	x0, [sp, #24]
 130:	ldr	x0, [sp, #32]
 134:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
 138:	str	x0, [sp, #16]
 13c:	ldr	x8, [sp, #24]
 140:	ldr	x9, [sp, #16]
 144:	cmp	x8, x9
 148:	b.eq	25c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x25c>  // b.none
 14c:	ldr	x8, [sp, #24]
 150:	ldrb	w9, [x8]
 154:	strb	w9, [sp, #15]
 158:	ldrb	w0, [sp, #15]
 15c:	bl	0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE>
 160:	tbnz	w0, #0, 168 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x168>
 164:	b	16c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x16c>
 168:	b	24c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x24c>
 16c:	ldrb	w8, [sp, #15]
 170:	cmp	w8, #0x9
 174:	str	w8, [sp, #8]
 178:	b.eq	1f8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1f8>  // b.none
 17c:	b	180 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x180>
 180:	ldr	w8, [sp, #8]
 184:	cmp	w8, #0xa
 188:	b.eq	1fc <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1fc>  // b.none
 18c:	b	190 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x190>
 190:	ldr	w8, [sp, #8]
 194:	cmp	w8, #0xd
 198:	b.eq	1fc <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1fc>  // b.none
 19c:	b	1a0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1a0>
 1a0:	ldr	w8, [sp, #8]
 1a4:	cmp	w8, #0x20
 1a8:	b.eq	1f8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1f8>  // b.none
 1ac:	b	1b0 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1b0>
 1b0:	ldr	w8, [sp, #8]
 1b4:	subs	w9, w8, #0x2c
 1b8:	cmp	w9, #0x2
 1bc:	b.ls	1f8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1f8>  // b.plast
 1c0:	b	1c4 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1c4>
 1c4:	ldr	w8, [sp, #8]
 1c8:	cmp	w8, #0x2f
 1cc:	b.eq	214 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x214>  // b.none
 1d0:	b	1d4 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1d4>
 1d4:	ldr	w8, [sp, #8]
 1d8:	subs	w9, w8, #0x5e
 1dc:	cmp	w9, #0x1
 1e0:	b.ls	1f8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1f8>  // b.plast
 1e4:	b	1e8 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x1e8>
 1e8:	ldr	w8, [sp, #8]
 1ec:	cmp	w8, #0x7f
 1f0:	b.eq	208 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x208>  // b.none
 1f4:	b	214 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x214>
 1f8:	b	24c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x24c>
 1fc:	mov	w8, #0x1                   	// #1
 200:	str	w8, [sp, #44]
 204:	b	24c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x24c>
 208:	mov	w8, #0x2                   	// #2
 20c:	stur	w8, [x29, #-4]
 210:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
 214:	ldrb	w8, [sp, #15]
 218:	cmp	w8, #0x1f
 21c:	b.gt	22c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x22c>
 220:	mov	w8, #0x2                   	// #2
 224:	stur	w8, [x29, #-4]
 228:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
 22c:	ldrb	w8, [sp, #15]
 230:	and	w8, w8, #0x80
 234:	cbz	w8, 244 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x244>
 238:	mov	w8, #0x2                   	// #2
 23c:	stur	w8, [x29, #-4]
 240:	b	264 <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x264>
 244:	mov	w8, #0x1                   	// #1
 248:	str	w8, [sp, #44]
 24c:	ldr	x8, [sp, #24]
 250:	add	x8, x8, #0x1
 254:	str	x8, [sp, #24]
 258:	b	13c <_ZN4llvm4yaml11needsQuotesENS_9StringRefE+0x13c>
 25c:	ldr	w8, [sp, #44]
 260:	stur	w8, [x29, #-4]
 264:	ldur	w0, [x29, #-4]
 268:	ldp	x29, x30, [sp, #144]
 26c:	add	sp, sp, #0xa0
 270:	ret

Disassembly of section .text._ZNK4llvm9StringRef5frontEv:

0000000000000000 <_ZNK4llvm9StringRef5frontEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm9StringRef5frontEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm9StringRef5frontEv+0x2c>
  28:	b	30 <_ZNK4llvm9StringRef5frontEv+0x30>
  2c:	b	50 <_ZNK4llvm9StringRef5frontEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm9StringRef5frontEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm9StringRef5frontEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x9c                  	// #156
  44:	adrp	x3, 0 <_ZNK4llvm9StringRef5frontEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x9, [x8]
  58:	ldrb	w0, [x9]
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZNK4llvm9StringRef4backEv:

0000000000000000 <_ZNK4llvm9StringRef4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm9StringRef4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm9StringRef4backEv+0x2c>
  28:	b	30 <_ZNK4llvm9StringRef4backEv+0x30>
  2c:	b	50 <_ZNK4llvm9StringRef4backEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm9StringRef4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm9StringRef4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa3                  	// #163
  44:	adrp	x3, 0 <_ZNK4llvm9StringRef4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x9, [x8]
  58:	ldr	x10, [x8, #8]
  5c:	subs	x10, x10, #0x1
  60:	ldrb	w0, [x9, x10]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm4yaml6isNullENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml6isNullENS_9StringRefE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	adrp	x8, 0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  10:	add	x8, x8, #0x0
  14:	sub	x9, x29, #0x10
  18:	sub	x10, x29, #0x20
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-8]
  24:	mov	x0, x10
  28:	mov	x1, x8
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  34:	ldur	x1, [x29, #-32]
  38:	ldur	x2, [x29, #-24]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  44:	mov	w11, #0x1                   	// #1
  48:	str	w11, [sp, #4]
  4c:	tbnz	w0, #0, cc <_ZN4llvm4yaml6isNullENS_9StringRefE+0xcc>
  50:	add	x0, sp, #0x30
  54:	adrp	x1, 0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  58:	add	x1, x1, #0x0
  5c:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  60:	ldr	x1, [sp, #48]
  64:	ldr	x2, [sp, #56]
  68:	sub	x0, x29, #0x10
  6c:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  70:	mov	w8, #0x1                   	// #1
  74:	str	w8, [sp, #4]
  78:	tbnz	w0, #0, cc <_ZN4llvm4yaml6isNullENS_9StringRefE+0xcc>
  7c:	add	x0, sp, #0x20
  80:	adrp	x1, 0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  84:	add	x1, x1, #0x0
  88:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  8c:	ldr	x1, [sp, #32]
  90:	ldr	x2, [sp, #40]
  94:	sub	x0, x29, #0x10
  98:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  9c:	mov	w8, #0x1                   	// #1
  a0:	str	w8, [sp, #4]
  a4:	tbnz	w0, #0, cc <_ZN4llvm4yaml6isNullENS_9StringRefE+0xcc>
  a8:	add	x0, sp, #0x10
  ac:	adrp	x1, 0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  b0:	add	x1, x1, #0x0
  b4:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  b8:	ldr	x1, [sp, #16]
  bc:	ldr	x2, [sp, #24]
  c0:	sub	x0, x29, #0x10
  c4:	bl	0 <_ZN4llvm4yaml6isNullENS_9StringRefE>
  c8:	str	w0, [sp, #4]
  cc:	ldr	w8, [sp, #4]
  d0:	and	w0, w8, #0x1
  d4:	ldp	x29, x30, [sp, #96]
  d8:	add	sp, sp, #0x70
  dc:	ret

Disassembly of section .text._ZN4llvm4yaml6isBoolENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml6isBoolENS_9StringRefE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	adrp	x8, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  10:	add	x8, x8, #0x0
  14:	sub	x9, x29, #0x10
  18:	sub	x10, x29, #0x20
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-8]
  24:	mov	x0, x10
  28:	mov	x1, x8
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  34:	ldur	x1, [x29, #-32]
  38:	ldur	x2, [x29, #-24]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  44:	mov	w11, #0x1                   	// #1
  48:	str	w11, [sp, #4]
  4c:	tbnz	w0, #0, 124 <_ZN4llvm4yaml6isBoolENS_9StringRefE+0x124>
  50:	sub	x0, x29, #0x30
  54:	adrp	x1, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  58:	add	x1, x1, #0x0
  5c:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  60:	ldur	x1, [x29, #-48]
  64:	ldur	x2, [x29, #-40]
  68:	sub	x0, x29, #0x10
  6c:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  70:	mov	w8, #0x1                   	// #1
  74:	str	w8, [sp, #4]
  78:	tbnz	w0, #0, 124 <_ZN4llvm4yaml6isBoolENS_9StringRefE+0x124>
  7c:	add	x0, sp, #0x40
  80:	adrp	x1, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  84:	add	x1, x1, #0x0
  88:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  8c:	ldr	x1, [sp, #64]
  90:	ldr	x2, [sp, #72]
  94:	sub	x0, x29, #0x10
  98:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  9c:	mov	w8, #0x1                   	// #1
  a0:	str	w8, [sp, #4]
  a4:	tbnz	w0, #0, 124 <_ZN4llvm4yaml6isBoolENS_9StringRefE+0x124>
  a8:	add	x0, sp, #0x30
  ac:	adrp	x1, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  b0:	add	x1, x1, #0x0
  b4:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  b8:	ldr	x1, [sp, #48]
  bc:	ldr	x2, [sp, #56]
  c0:	sub	x0, x29, #0x10
  c4:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  c8:	mov	w8, #0x1                   	// #1
  cc:	str	w8, [sp, #4]
  d0:	tbnz	w0, #0, 124 <_ZN4llvm4yaml6isBoolENS_9StringRefE+0x124>
  d4:	add	x0, sp, #0x20
  d8:	adrp	x1, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  dc:	add	x1, x1, #0x0
  e0:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  e4:	ldr	x1, [sp, #32]
  e8:	ldr	x2, [sp, #40]
  ec:	sub	x0, x29, #0x10
  f0:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
  f4:	mov	w8, #0x1                   	// #1
  f8:	str	w8, [sp, #4]
  fc:	tbnz	w0, #0, 124 <_ZN4llvm4yaml6isBoolENS_9StringRefE+0x124>
 100:	add	x0, sp, #0x10
 104:	adrp	x1, 0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
 108:	add	x1, x1, #0x0
 10c:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
 110:	ldr	x1, [sp, #16]
 114:	ldr	x2, [sp, #24]
 118:	sub	x0, x29, #0x10
 11c:	bl	0 <_ZN4llvm4yaml6isBoolENS_9StringRefE>
 120:	str	w0, [sp, #4]
 124:	ldr	w8, [sp, #4]
 128:	and	w0, w8, #0x1
 12c:	ldp	x29, x30, [sp, #128]
 130:	add	sp, sp, #0x90
 134:	ret

Disassembly of section .text._ZN4llvm4yaml9isNumericENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml9isNumericENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x28, [sp, #16]
   8:	mov	x29, sp
   c:	sub	sp, sp, #0x270
  10:	adrp	x8, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  14:	ldr	x8, [x8]
  18:	sub	x9, x29, #0x20
  1c:	stur	x0, [x29, #-32]
  20:	stur	x1, [x29, #-24]
  24:	mov	x0, x9
  28:	str	x8, [sp, #104]
  2c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  30:	mov	w10, #0x1                   	// #1
  34:	str	w10, [sp, #100]
  38:	tbnz	w0, #0, 8c <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x8c>
  3c:	sub	x0, x29, #0x30
  40:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  44:	add	x1, x1, #0x0
  48:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  4c:	ldur	x1, [x29, #-48]
  50:	ldur	x2, [x29, #-40]
  54:	sub	x0, x29, #0x20
  58:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp, #100]
  64:	tbnz	w0, #0, 8c <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x8c>
  68:	sub	x0, x29, #0x40
  6c:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  70:	add	x1, x1, #0x0
  74:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  78:	ldur	x1, [x29, #-64]
  7c:	ldur	x2, [x29, #-56]
  80:	sub	x0, x29, #0x20
  84:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  88:	str	w0, [sp, #100]
  8c:	ldr	w8, [sp, #100]
  90:	tbnz	w8, #0, 98 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x98>
  94:	b	a8 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0xa8>
  98:	mov	w8, wzr
  9c:	and	w8, w8, #0x1
  a0:	sturb	w8, [x29, #-1]
  a4:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
  a8:	sub	x0, x29, #0x50
  ac:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  b0:	add	x1, x1, #0x0
  b4:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  b8:	ldur	x1, [x29, #-80]
  bc:	ldur	x2, [x29, #-72]
  c0:	sub	x0, x29, #0x20
  c4:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  c8:	mov	w8, #0x1                   	// #1
  cc:	str	w8, [sp, #96]
  d0:	tbnz	w0, #0, 124 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x124>
  d4:	sub	x0, x29, #0x60
  d8:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  dc:	add	x1, x1, #0x0
  e0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  e4:	ldur	x1, [x29, #-96]
  e8:	ldur	x2, [x29, #-88]
  ec:	sub	x0, x29, #0x20
  f0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
  f4:	mov	w8, #0x1                   	// #1
  f8:	str	w8, [sp, #96]
  fc:	tbnz	w0, #0, 124 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x124>
 100:	sub	x0, x29, #0x70
 104:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 108:	add	x1, x1, #0x0
 10c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 110:	ldur	x1, [x29, #-112]
 114:	ldur	x2, [x29, #-104]
 118:	sub	x0, x29, #0x20
 11c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 120:	str	w0, [sp, #96]
 124:	ldr	w8, [sp, #96]
 128:	tbnz	w8, #0, 130 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x130>
 12c:	b	140 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x140>
 130:	mov	w8, #0x1                   	// #1
 134:	and	w8, w8, #0x1
 138:	sturb	w8, [x29, #-1]
 13c:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 140:	sub	x0, x29, #0x20
 144:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 148:	and	w8, w0, #0xff
 14c:	cmp	w8, #0x2d
 150:	b.eq	168 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x168>  // b.none
 154:	sub	x0, x29, #0x20
 158:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 15c:	and	w8, w0, #0xff
 160:	cmp	w8, #0x2b
 164:	b.ne	180 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x180>  // b.any
 168:	sub	x0, x29, #0x20
 16c:	mov	x1, #0x1                   	// #1
 170:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 174:	stur	x0, [x29, #-128]
 178:	stur	x1, [x29, #-120]
 17c:	b	188 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x188>
 180:	ldur	q0, [x29, #-32]
 184:	stur	q0, [x29, #-128]
 188:	sub	x0, x29, #0x90
 18c:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 190:	add	x1, x1, #0x0
 194:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 198:	ldur	x1, [x29, #-144]
 19c:	ldur	x2, [x29, #-136]
 1a0:	sub	x0, x29, #0x80
 1a4:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1a8:	mov	w8, #0x1                   	// #1
 1ac:	str	w8, [sp, #92]
 1b0:	tbnz	w0, #0, 204 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x204>
 1b4:	sub	x0, x29, #0xa0
 1b8:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1bc:	add	x1, x1, #0x0
 1c0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1c4:	ldur	x1, [x29, #-160]
 1c8:	ldur	x2, [x29, #-152]
 1cc:	sub	x0, x29, #0x80
 1d0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1d4:	mov	w8, #0x1                   	// #1
 1d8:	str	w8, [sp, #92]
 1dc:	tbnz	w0, #0, 204 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x204>
 1e0:	sub	x0, x29, #0xb0
 1e4:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1e8:	add	x1, x1, #0x0
 1ec:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 1f0:	ldur	x1, [x29, #-176]
 1f4:	ldur	x2, [x29, #-168]
 1f8:	sub	x0, x29, #0x80
 1fc:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 200:	str	w0, [sp, #92]
 204:	ldr	w8, [sp, #92]
 208:	tbnz	w8, #0, 210 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x210>
 20c:	b	220 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x220>
 210:	mov	w8, #0x1                   	// #1
 214:	and	w8, w8, #0x1
 218:	sturb	w8, [x29, #-1]
 21c:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 220:	sub	x0, x29, #0xc0
 224:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 228:	add	x1, x1, #0x0
 22c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 230:	ldur	x1, [x29, #-192]
 234:	ldur	x2, [x29, #-184]
 238:	sub	x0, x29, #0x20
 23c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 240:	tbnz	w0, #0, 248 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x248>
 244:	b	2c4 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x2c4>
 248:	sub	x0, x29, #0x20
 24c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 250:	mov	w8, #0x0                   	// #0
 254:	cmp	x0, #0x2
 258:	str	w8, [sp, #88]
 25c:	b.ls	2b4 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x2b4>  // b.plast
 260:	sub	x0, x29, #0x20
 264:	mov	x1, #0x2                   	// #2
 268:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 26c:	sub	x8, x29, #0xd0
 270:	stur	x0, [x29, #-208]
 274:	stur	x1, [x29, #-200]
 278:	sub	x0, x29, #0xe0
 27c:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 280:	add	x1, x1, #0x0
 284:	str	x8, [sp, #80]
 288:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 28c:	ldur	x1, [x29, #-224]
 290:	ldur	x2, [x29, #-216]
 294:	ldr	x0, [sp, #80]
 298:	mov	x8, xzr
 29c:	mov	x3, x8
 2a0:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 2a4:	mov	x8, #0xffffffffffffffff    	// #-1
 2a8:	cmp	x0, x8
 2ac:	cset	w9, eq  // eq = none
 2b0:	str	w9, [sp, #88]
 2b4:	ldr	w8, [sp, #88]
 2b8:	and	w8, w8, #0x1
 2bc:	sturb	w8, [x29, #-1]
 2c0:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 2c4:	sub	x0, x29, #0xf0
 2c8:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 2cc:	add	x1, x1, #0x0
 2d0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 2d4:	ldur	x1, [x29, #-240]
 2d8:	ldur	x2, [x29, #-232]
 2dc:	sub	x0, x29, #0x20
 2e0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 2e4:	tbnz	w0, #0, 2ec <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x2ec>
 2e8:	b	368 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x368>
 2ec:	sub	x0, x29, #0x20
 2f0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 2f4:	mov	w8, #0x0                   	// #0
 2f8:	cmp	x0, #0x2
 2fc:	str	w8, [sp, #76]
 300:	b.ls	358 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x358>  // b.plast
 304:	sub	x0, x29, #0x20
 308:	mov	x1, #0x2                   	// #2
 30c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 310:	sub	x8, x29, #0x100
 314:	stur	x0, [x29, #-256]
 318:	stur	x1, [x29, #-248]
 31c:	add	x0, sp, #0x160
 320:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 324:	add	x1, x1, #0x0
 328:	str	x8, [sp, #64]
 32c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 330:	ldr	x1, [sp, #352]
 334:	ldr	x2, [sp, #360]
 338:	ldr	x0, [sp, #64]
 33c:	mov	x8, xzr
 340:	mov	x3, x8
 344:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 348:	mov	x8, #0xffffffffffffffff    	// #-1
 34c:	cmp	x0, x8
 350:	cset	w9, eq  // eq = none
 354:	str	w9, [sp, #76]
 358:	ldr	w8, [sp, #76]
 35c:	and	w8, w8, #0x1
 360:	sturb	w8, [x29, #-1]
 364:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 368:	ldur	q0, [x29, #-128]
 36c:	sub	x0, x29, #0x20
 370:	stur	q0, [x29, #-32]
 374:	add	x8, sp, #0x150
 378:	str	x0, [sp, #56]
 37c:	mov	x0, x8
 380:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 384:	add	x1, x1, #0x0
 388:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 38c:	ldr	x1, [sp, #336]
 390:	ldr	x2, [sp, #344]
 394:	ldr	x0, [sp, #56]
 398:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 39c:	mov	w9, #0x0                   	// #0
 3a0:	str	w9, [sp, #52]
 3a4:	tbnz	w0, #0, 3ac <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x3ac>
 3a8:	b	428 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x428>
 3ac:	add	x0, sp, #0x140
 3b0:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 3b4:	add	x1, x1, #0x0
 3b8:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 3bc:	ldr	x1, [sp, #320]
 3c0:	ldr	x2, [sp, #328]
 3c4:	sub	x0, x29, #0x20
 3c8:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 3cc:	mov	w8, #0x1                   	// #1
 3d0:	str	w8, [sp, #48]
 3d4:	tbnz	w0, #0, 420 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x420>
 3d8:	sub	x0, x29, #0x20
 3dc:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 3e0:	mov	w8, #0x0                   	// #0
 3e4:	cmp	x0, #0x1
 3e8:	str	w8, [sp, #44]
 3ec:	b.ls	418 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x418>  // b.plast
 3f0:	sub	x0, x29, #0x20
 3f4:	mov	x1, #0x1                   	// #1
 3f8:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 3fc:	and	w1, w0, #0xff
 400:	adrp	x0, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 404:	add	x0, x0, #0x0
 408:	bl	0 <strchr>
 40c:	cmp	x0, #0x0
 410:	cset	w8, eq  // eq = none
 414:	str	w8, [sp, #44]
 418:	ldr	w8, [sp, #44]
 41c:	str	w8, [sp, #48]
 420:	ldr	w8, [sp, #48]
 424:	str	w8, [sp, #52]
 428:	ldr	w8, [sp, #52]
 42c:	tbnz	w8, #0, 434 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x434>
 430:	b	444 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x444>
 434:	mov	w8, wzr
 438:	and	w8, w8, #0x1
 43c:	sturb	w8, [x29, #-1]
 440:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 444:	add	x0, sp, #0x130
 448:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 44c:	add	x1, x1, #0x0
 450:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 454:	ldr	x1, [sp, #304]
 458:	ldr	x2, [sp, #312]
 45c:	sub	x0, x29, #0x20
 460:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 464:	mov	w8, #0x1                   	// #1
 468:	str	w8, [sp, #40]
 46c:	tbnz	w0, #0, 494 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x494>
 470:	add	x0, sp, #0x120
 474:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 478:	add	x1, x1, #0x0
 47c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 480:	ldr	x1, [sp, #288]
 484:	ldr	x2, [sp, #296]
 488:	sub	x0, x29, #0x20
 48c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 490:	str	w0, [sp, #40]
 494:	ldr	w8, [sp, #40]
 498:	tbnz	w8, #0, 4a0 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x4a0>
 49c:	b	4b0 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x4b0>
 4a0:	mov	w8, wzr
 4a4:	and	w8, w8, #0x1
 4a8:	sturb	w8, [x29, #-1]
 4ac:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 4b0:	str	wzr, [sp, #284]
 4b4:	sub	x0, x29, #0x20
 4b8:	ldur	q0, [x29, #-32]
 4bc:	str	q0, [sp, #240]
 4c0:	ldr	x1, [sp, #240]
 4c4:	ldr	x2, [sp, #248]
 4c8:	ldr	x8, [sp, #104]
 4cc:	str	x0, [sp, #32]
 4d0:	mov	x0, x8
 4d4:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 4d8:	str	x0, [sp, #264]
 4dc:	str	x1, [sp, #272]
 4e0:	add	x8, sp, #0x9
 4e4:	ldur	q0, [x8, #255]
 4e8:	stur	q0, [x29, #-32]
 4ec:	ldr	x0, [sp, #32]
 4f0:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 4f4:	tbnz	w0, #0, 4fc <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x4fc>
 4f8:	b	50c <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x50c>
 4fc:	mov	w8, #0x1                   	// #1
 500:	and	w8, w8, #0x1
 504:	sturb	w8, [x29, #-1]
 508:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 50c:	sub	x0, x29, #0x20
 510:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 514:	and	w8, w0, #0xff
 518:	cmp	w8, #0x2e
 51c:	b.ne	548 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x548>  // b.any
 520:	mov	w8, #0x1                   	// #1
 524:	str	w8, [sp, #284]
 528:	sub	x0, x29, #0x20
 52c:	mov	x1, #0x1                   	// #1
 530:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 534:	str	x0, [sp, #224]
 538:	str	x1, [sp, #232]
 53c:	ldr	q0, [sp, #224]
 540:	stur	q0, [x29, #-32]
 544:	b	5a8 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x5a8>
 548:	sub	x0, x29, #0x20
 54c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 550:	and	w8, w0, #0xff
 554:	cmp	w8, #0x65
 558:	b.eq	570 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x570>  // b.none
 55c:	sub	x0, x29, #0x20
 560:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 564:	and	w8, w0, #0xff
 568:	cmp	w8, #0x45
 56c:	b.ne	598 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x598>  // b.any
 570:	mov	w8, #0x2                   	// #2
 574:	str	w8, [sp, #284]
 578:	sub	x0, x29, #0x20
 57c:	mov	x1, #0x1                   	// #1
 580:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 584:	str	x0, [sp, #208]
 588:	str	x1, [sp, #216]
 58c:	ldr	q0, [sp, #208]
 590:	stur	q0, [x29, #-32]
 594:	b	5a8 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x5a8>
 598:	mov	w8, wzr
 59c:	and	w8, w8, #0x1
 5a0:	sturb	w8, [x29, #-1]
 5a4:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 5a8:	ldr	w8, [sp, #284]
 5ac:	cmp	w8, #0x1
 5b0:	b.ne	668 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x668>  // b.any
 5b4:	sub	x0, x29, #0x20
 5b8:	ldur	q0, [x29, #-32]
 5bc:	str	q0, [sp, #176]
 5c0:	ldr	x1, [sp, #176]
 5c4:	ldr	x2, [sp, #184]
 5c8:	ldr	x8, [sp, #104]
 5cc:	str	x0, [sp, #24]
 5d0:	mov	x0, x8
 5d4:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 5d8:	str	x0, [sp, #192]
 5dc:	str	x1, [sp, #200]
 5e0:	ldr	q0, [sp, #192]
 5e4:	stur	q0, [x29, #-32]
 5e8:	ldr	x0, [sp, #24]
 5ec:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 5f0:	tbnz	w0, #0, 5f8 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x5f8>
 5f4:	b	608 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x608>
 5f8:	mov	w8, #0x1                   	// #1
 5fc:	and	w8, w8, #0x1
 600:	sturb	w8, [x29, #-1]
 604:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 608:	sub	x0, x29, #0x20
 60c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 610:	and	w8, w0, #0xff
 614:	cmp	w8, #0x65
 618:	b.eq	630 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x630>  // b.none
 61c:	sub	x0, x29, #0x20
 620:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 624:	and	w8, w0, #0xff
 628:	cmp	w8, #0x45
 62c:	b.ne	658 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x658>  // b.any
 630:	mov	w8, #0x2                   	// #2
 634:	str	w8, [sp, #284]
 638:	sub	x0, x29, #0x20
 63c:	mov	x1, #0x1                   	// #1
 640:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 644:	str	x0, [sp, #160]
 648:	str	x1, [sp, #168]
 64c:	ldr	q0, [sp, #160]
 650:	stur	q0, [x29, #-32]
 654:	b	668 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x668>
 658:	mov	w8, wzr
 65c:	and	w8, w8, #0x1
 660:	sturb	w8, [x29, #-1]
 664:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 668:	ldr	w8, [sp, #284]
 66c:	mov	w9, #0x0                   	// #0
 670:	cmp	w8, #0x2
 674:	str	w9, [sp, #20]
 678:	b.ne	684 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x684>  // b.any
 67c:	mov	w8, #0x1                   	// #1
 680:	str	w8, [sp, #20]
 684:	ldr	w8, [sp, #20]
 688:	tbnz	w8, #0, 690 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x690>
 68c:	b	694 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x694>
 690:	b	6b4 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x6b4>
 694:	adrp	x0, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 698:	add	x0, x0, #0x0
 69c:	adrp	x1, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 6a0:	add	x1, x1, #0x0
 6a4:	mov	w2, #0x26d                 	// #621
 6a8:	adrp	x3, 0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 6ac:	add	x3, x3, #0x0
 6b0:	bl	0 <__assert_fail>
 6b4:	sub	x0, x29, #0x20
 6b8:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 6bc:	tbnz	w0, #0, 6c4 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x6c4>
 6c0:	b	6d4 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x6d4>
 6c4:	mov	w8, wzr
 6c8:	and	w8, w8, #0x1
 6cc:	sturb	w8, [x29, #-1]
 6d0:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 6d4:	sub	x0, x29, #0x20
 6d8:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 6dc:	and	w8, w0, #0xff
 6e0:	cmp	w8, #0x2b
 6e4:	b.eq	6fc <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x6fc>  // b.none
 6e8:	sub	x0, x29, #0x20
 6ec:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 6f0:	and	w8, w0, #0xff
 6f4:	cmp	w8, #0x2d
 6f8:	b.ne	740 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x740>  // b.any
 6fc:	sub	x8, x29, #0x20
 700:	mov	x0, x8
 704:	mov	x1, #0x1                   	// #1
 708:	str	x8, [sp, #8]
 70c:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 710:	str	x0, [sp, #144]
 714:	str	x1, [sp, #152]
 718:	ldr	q0, [sp, #144]
 71c:	stur	q0, [x29, #-32]
 720:	ldr	x0, [sp, #8]
 724:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 728:	tbnz	w0, #0, 730 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x730>
 72c:	b	740 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x740>
 730:	mov	w8, wzr
 734:	and	w8, w8, #0x1
 738:	sturb	w8, [x29, #-1]
 73c:	b	774 <_ZN4llvm4yaml9isNumericENS_9StringRefE+0x774>
 740:	ldur	q0, [x29, #-32]
 744:	str	q0, [sp, #112]
 748:	ldr	x1, [sp, #112]
 74c:	ldr	x2, [sp, #120]
 750:	ldr	x0, [sp, #104]
 754:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 758:	add	x8, sp, #0x80
 75c:	str	x0, [sp, #128]
 760:	str	x1, [sp, #136]
 764:	mov	x0, x8
 768:	bl	0 <_ZN4llvm4yaml9isNumericENS_9StringRefE>
 76c:	and	w9, w0, #0x1
 770:	sturb	w9, [x29, #-1]
 774:	ldurb	w8, [x29, #-1]
 778:	and	w0, w8, #0x1
 77c:	add	sp, sp, #0x270
 780:	ldr	x28, [sp, #16]
 784:	ldp	x29, x30, [sp], #32
 788:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm7isAlnumEc:

0000000000000000 <_ZN4llvm7isAlnumEc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	sturb	w0, [x29, #-1]
  10:	ldurb	w0, [x29, #-1]
  14:	bl	0 <_ZN4llvm7isAlnumEc>
  18:	mov	w8, #0x1                   	// #1
  1c:	str	w8, [sp, #8]
  20:	tbnz	w0, #0, 30 <_ZN4llvm7isAlnumEc+0x30>
  24:	ldurb	w0, [x29, #-1]
  28:	bl	0 <_ZN4llvm7isAlnumEc>
  2c:	str	w0, [sp, #8]
  30:	ldr	w8, [sp, #8]
  34:	and	w0, w8, #0x1
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRef10drop_frontEm:

0000000000000000 <_ZNK4llvm9StringRef10drop_frontEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  24:	ldr	x8, [sp, #16]
  28:	mov	w9, #0x0                   	// #0
  2c:	cmp	x0, x8
  30:	str	w9, [sp, #4]
  34:	b.cc	40 <_ZNK4llvm9StringRef10drop_frontEm+0x40>  // b.lo, b.ul, b.last
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm9StringRef10drop_frontEm+0x4c>
  48:	b	50 <_ZNK4llvm9StringRef10drop_frontEm+0x50>
  4c:	b	70 <_ZNK4llvm9StringRef10drop_frontEm+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x283                 	// #643
  64:	adrp	x3, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x1, [sp, #16]
  74:	ldr	x0, [sp, #8]
  78:	mov	x2, #0xffffffffffffffff    	// #-1
  7c:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  80:	stur	x0, [x29, #-16]
  84:	stur	x1, [x29, #-8]
  88:	ldur	x0, [x29, #-16]
  8c:	ldur	x1, [x29, #-8]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	58 <_ZNK4llvm9StringRef10startswithES0_+0x58>  // b.lo, b.ul, b.last
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRefixEm:

0000000000000000 <_ZNK4llvm9StringRefixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x10, [x8, #8]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	x9, x10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm9StringRefixEm+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm9StringRefixEm+0x48>
  44:	b	4c <_ZNK4llvm9StringRefixEm+0x4c>
  48:	b	6c <_ZNK4llvm9StringRefixEm+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm9StringRefixEm>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm9StringRefixEm>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xfa                  	// #250
  60:	adrp	x3, 0 <_ZNK4llvm9StringRefixEm>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldr	x10, [sp, #16]
  78:	ldrb	w0, [x9, x10]
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_:

0000000000000000 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	adrp	x8, 0 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>
  10:	add	x8, x8, #0x0
  14:	mov	x9, xzr
  18:	sub	x10, x29, #0x20
  1c:	sub	x11, x29, #0x30
  20:	add	x12, sp, #0x30
  24:	add	x13, sp, #0x28
  28:	stur	x1, [x29, #-32]
  2c:	stur	x2, [x29, #-24]
  30:	stur	x0, [x29, #-40]
  34:	mov	x0, x12
  38:	mov	x1, x8
  3c:	str	x9, [sp, #32]
  40:	str	x10, [sp, #24]
  44:	str	x11, [sp, #16]
  48:	str	x13, [sp, #8]
  4c:	bl	0 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>
  50:	ldr	x1, [sp, #48]
  54:	ldr	x2, [sp, #56]
  58:	ldr	x0, [sp, #24]
  5c:	ldr	x3, [sp, #32]
  60:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
  64:	stur	x0, [x29, #-48]
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>
  70:	str	x0, [sp, #40]
  74:	ldr	x0, [sp, #16]
  78:	ldr	x1, [sp, #8]
  7c:	bl	0 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>
  80:	ldr	x1, [x0]
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZZN4llvm4yaml9isNumericENS_9StringRefEENKUlS1_E_clES1_>
  8c:	stur	x0, [x29, #-16]
  90:	stur	x1, [x29, #-8]
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #112]
  a0:	add	sp, sp, #0x80
  a4:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	sub	x10, x29, #0x28
  18:	add	x11, sp, #0x30
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x2, [x29, #-40]
  28:	ldur	x12, [x29, #-24]
  2c:	add	x1, x12, #0x8
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x10, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	str	x12, [sp, #16]
  44:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  48:	ldr	x8, [x0]
  4c:	stur	x8, [x29, #-32]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [x8]
  58:	ldur	x10, [x29, #-32]
  5c:	add	x1, x9, x10
  60:	ldr	x9, [x8, #8]
  64:	ldur	x10, [x29, #-32]
  68:	subs	x9, x9, x10
  6c:	str	x9, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	ldr	x9, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	mov	x1, x9
  80:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  84:	ldr	x2, [x0]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm7isAlphaEc:

0000000000000000 <_ZN4llvm7isAlphaEc>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x61                  	// #97
   8:	strb	w0, [sp, #15]
   c:	ldrb	w9, [sp, #15]
  10:	cmp	w8, w9
  14:	b.gt	2c <_ZN4llvm7isAlphaEc+0x2c>
  18:	ldrb	w8, [sp, #15]
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	w8, #0x7a
  24:	str	w9, [sp, #8]
  28:	b.le	5c <_ZN4llvm7isAlphaEc+0x5c>
  2c:	ldrb	w8, [sp, #15]
  30:	mov	w9, #0x41                  	// #65
  34:	mov	w10, #0x0                   	// #0
  38:	cmp	w9, w8
  3c:	str	w10, [sp, #4]
  40:	b.gt	54 <_ZN4llvm7isAlphaEc+0x54>
  44:	ldrb	w8, [sp, #15]
  48:	cmp	w8, #0x5a
  4c:	cset	w8, le
  50:	str	w8, [sp, #4]
  54:	ldr	w8, [sp, #4]
  58:	str	w8, [sp, #8]
  5c:	ldr	w8, [sp, #8]
  60:	and	w0, w8, #0x1
  64:	add	sp, sp, #0x10
  68:	ret

Disassembly of section .text._ZN4llvm7isDigitEc:

0000000000000000 <_ZN4llvm7isDigitEc>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #15]
   8:	ldrb	w8, [sp, #15]
   c:	mov	w9, #0x0                   	// #0
  10:	cmp	w8, #0x30
  14:	str	w9, [sp, #8]
  18:	b.lt	2c <_ZN4llvm7isDigitEc+0x2c>  // b.tstop
  1c:	ldrb	w8, [sp, #15]
  20:	cmp	w8, #0x39
  24:	cset	w8, le
  28:	str	w8, [sp, #8]
  2c:	ldr	w8, [sp, #8]
  30:	and	w0, w8, #0x1
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm4yaml2IO22mapOptionalWithContextIiNS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRS5_RT0_:

0000000000000000 <_ZN4llvm4yaml2IO22mapOptionalWithContextIiNS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRS5_RT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	ldr	x4, [sp]
  2c:	mov	w8, wzr
  30:	and	w3, w8, #0x1
  34:	bl	0 <_ZN4llvm4yaml2IO22mapOptionalWithContextIiNS0_12EmptyContextEEENSt9enable_ifIXntsr18has_SequenceTraitsIT_EE5valueEvE4typeEPKcRS5_RT0_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm4yaml2IO10processKeyIiNS0_12EmptyContextEEEvPKcRT_bRT0_:

0000000000000000 <_ZN4llvm4yaml2IO10processKeyIiNS0_12EmptyContextEEEvPKcRT_bRT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x5, sp, #0x10
  10:	add	x8, sp, #0xf
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	mov	w9, #0x1                   	// #1
  24:	and	w9, w3, w9
  28:	sturb	w9, [x29, #-25]
  2c:	str	x4, [sp, #24]
  30:	ldur	x10, [x29, #-8]
  34:	ldur	x1, [x29, #-16]
  38:	ldurb	w9, [x29, #-25]
  3c:	ldr	x11, [x10]
  40:	ldr	x11, [x11, #120]
  44:	mov	x0, x10
  48:	and	w2, w9, #0x1
  4c:	mov	w9, wzr
  50:	and	w3, w9, #0x1
  54:	mov	x4, x8
  58:	str	x10, [sp]
  5c:	blr	x11
  60:	tbnz	w0, #0, 68 <_ZN4llvm4yaml2IO10processKeyIiNS0_12EmptyContextEEEvPKcRT_bRT0_+0x68>
  64:	b	98 <_ZN4llvm4yaml2IO10processKeyIiNS0_12EmptyContextEEEvPKcRT_bRT0_+0x98>
  68:	ldur	x1, [x29, #-24]
  6c:	ldurb	w8, [x29, #-25]
  70:	ldr	x3, [sp, #24]
  74:	ldr	x0, [sp]
  78:	and	w2, w8, #0x1
  7c:	bl	0 <_ZN4llvm4yaml2IO10processKeyIiNS0_12EmptyContextEEEvPKcRT_bRT0_>
  80:	ldr	x1, [sp, #16]
  84:	ldr	x9, [sp]
  88:	ldr	x10, [x9]
  8c:	ldr	x10, [x10, #128]
  90:	mov	x0, x9
  94:	blr	x10
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE:

0000000000000000 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>:
   0:	sub	sp, sp, #0x180
   4:	stp	x29, x30, [sp, #352]
   8:	str	x28, [sp, #368]
   c:	add	x29, sp, #0x160
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	and	w8, w2, #0x1
  1c:	sturb	w8, [x29, #-17]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x10, [x9]
  2c:	ldr	x10, [x10, #16]
  30:	mov	x0, x9
  34:	blr	x10
  38:	tbnz	w0, #0, 40 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE+0x40>
  3c:	b	100 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE+0x100>
  40:	sub	x8, x29, #0x40
  44:	mov	x0, x8
  48:	str	x8, [sp, #112]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	sub	x8, x29, #0x70
  54:	mov	x0, x8
  58:	ldr	x1, [sp, #112]
  5c:	str	x8, [sp, #104]
  60:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
  64:	ldur	x0, [x29, #-16]
  68:	ldur	x8, [x29, #-8]
  6c:	str	x0, [sp, #96]
  70:	mov	x0, x8
  74:	bl	0 <_ZNK4llvm4yaml2IO10getContextEv>
  78:	ldr	x8, [sp, #96]
  7c:	str	x0, [sp, #88]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #88]
  88:	ldr	x2, [sp, #104]
  8c:	bl	0 <_ZN4llvm4yaml12ScalarTraitsIivE6outputERKiPvRNS_11raw_ostreamE>
  90:	ldr	x0, [sp, #104]
  94:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
  98:	sub	x8, x29, #0x80
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #80]
  a8:	str	x8, [sp, #72]
  ac:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
  b0:	ldur	x8, [x29, #-8]
  b4:	ldur	q0, [x29, #-128]
  b8:	stur	q0, [x29, #-144]
  bc:	ldur	x0, [x29, #-144]
  c0:	ldur	x1, [x29, #-136]
  c4:	str	x8, [sp, #64]
  c8:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
  cc:	ldr	x8, [sp, #64]
  d0:	ldr	x9, [x8]
  d4:	ldr	x9, [x9, #216]
  d8:	str	w0, [sp, #60]
  dc:	mov	x0, x8
  e0:	ldr	x1, [sp, #72]
  e4:	ldr	w2, [sp, #60]
  e8:	blr	x9
  ec:	ldr	x0, [sp, #104]
  f0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  f4:	ldr	x0, [sp, #112]
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  fc:	b	1c4 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE+0x1c4>
 100:	sub	x8, x29, #0xa0
 104:	mov	x0, x8
 108:	str	x8, [sp, #48]
 10c:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
 110:	ldur	x8, [x29, #-8]
 114:	ldur	q0, [x29, #-160]
 118:	str	q0, [sp, #176]
 11c:	ldr	x0, [sp, #176]
 120:	ldr	x1, [sp, #184]
 124:	str	x8, [sp, #40]
 128:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
 12c:	ldr	x8, [sp, #40]
 130:	ldr	x9, [x8]
 134:	ldr	x9, [x9, #216]
 138:	str	w0, [sp, #36]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #48]
 144:	ldr	w2, [sp, #36]
 148:	blr	x9
 14c:	ldur	q0, [x29, #-160]
 150:	str	q0, [sp, #144]
 154:	ldur	x0, [x29, #-8]
 158:	bl	0 <_ZNK4llvm4yaml2IO10getContextEv>
 15c:	ldur	x3, [x29, #-16]
 160:	ldr	x8, [sp, #144]
 164:	ldr	x1, [sp, #152]
 168:	str	x0, [sp, #24]
 16c:	mov	x0, x8
 170:	ldr	x2, [sp, #24]
 174:	bl	0 <_ZN4llvm4yaml12ScalarTraitsIivE5inputENS_9StringRefEPvRi>
 178:	add	x8, sp, #0xa0
 17c:	str	x0, [sp, #160]
 180:	str	x1, [sp, #168]
 184:	mov	x0, x8
 188:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
 18c:	tbnz	w0, #0, 1c4 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE+0x1c4>
 190:	ldur	x8, [x29, #-8]
 194:	add	x9, sp, #0x78
 198:	mov	x0, x9
 19c:	add	x1, sp, #0xa0
 1a0:	str	x8, [sp, #16]
 1a4:	str	x9, [sp, #8]
 1a8:	bl	0 <_ZN4llvm4yaml7yamlizeIiEENSt9enable_ifIXsr16has_ScalarTraitsIT_EE5valueEvE4typeERNS0_2IOERS3_bRNS0_12EmptyContextE>
 1ac:	ldr	x8, [sp, #16]
 1b0:	ldr	x9, [x8]
 1b4:	ldr	x9, [x9, #248]
 1b8:	mov	x0, x8
 1bc:	ldr	x1, [sp, #8]
 1c0:	blr	x9
 1c4:	ldr	x28, [sp, #368]
 1c8:	ldp	x29, x30, [sp, #352]
 1cc:	add	sp, sp, #0x180
 1d0:	ret

Disassembly of section .text._ZN4llvm4yaml12ScalarTraitsIivE9mustQuoteENS_9StringRefE:

0000000000000000 <_ZN4llvm4yaml12ScalarTraitsIivE9mustQuoteENS_9StringRefE>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, wzr
   8:	str	x0, [sp]
   c:	str	x1, [sp, #8]
  10:	mov	w0, w8
  14:	add	sp, sp, #0x10
  18:	ret
