{"vcs1":{"timestamp_begin":1681481922.000947368, "rt":0.95, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681481922.983263397, "rt":0.92, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1681481923.930848283, "rt":0.78, "ut":0.05, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681481921.704401575}
{"VCS_COMP_START_TIME": 1681481921.704401575}
{"VCS_COMP_END_TIME": 1681481925.502543654}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222664}}
