Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 25 08:43:59 2021
| Host         : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.881        0.000                      0                14250        0.027        0.000                      0                14250       23.750        0.000                       0                  5786  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         39.830        0.000                      0                13060        0.027        0.000                      0                13060       23.750        0.000                       0                  5786  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              38.881        0.000                      0                 1190        0.388        0.000                      0                 1190  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       39.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[5]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[6]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[7]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[0]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[0]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[2]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[2]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[5]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[5]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.830ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 0.642ns (6.962%)  route 8.579ns (93.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 52.836 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.857    12.166    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/ram_reg
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.657    52.836    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/IPCORE_CLK
    SLICE_X7Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[6]/C
                         clock pessimism              0.115    52.951    
                         clock uncertainty           -0.751    52.201    
    SLICE_X7Y41          FDCE (Setup_fdce_C_CE)      -0.205    51.996    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/Line_Buffer_Horiz1_regin_reg[6]
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 39.830    

Slack (MET) :             39.893ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/fifo_rd_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 0.890ns (9.556%)  route 8.424ns (90.444%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 52.750 - 50.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.645     2.939    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/IPCORE_CLK
    SLICE_X38Y84         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/fifo_rd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDCE (Prop_fdce_C_Q)         0.518     3.457 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/fifo_rd_ack_reg/Q
                         net (fo=32, routed)          2.619     6.076    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_data_inst/fifo_rd_ack
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.200 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_data_inst/valid_reg_i_1/O
                         net (fo=7, routed)           2.590     8.789    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/stream_in_user_valid
    SLICE_X43Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp[23]_i_4/O
                         net (fo=8, routed)           3.215    12.129    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/cond27__10
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.253 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000    12.253    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_output[16]
    SLICE_X29Y44         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.571    52.750    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/IPCORE_CLK
    SLICE_X29Y44         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp_reg[16]/C
                         clock pessimism              0.115    52.865    
                         clock uncertainty           -0.751    52.115    
    SLICE_X29Y44         FDCE (Setup_fdce_C_D)        0.031    52.146    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/data_out_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         52.146    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 39.893    

Slack (MET) :             39.969ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 0.642ns (7.070%)  route 8.439ns (92.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.717    12.026    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/ram_reg
    SLICE_X7Y40          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.656    52.835    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X7Y40          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[0]/C
                         clock pessimism              0.115    52.950    
                         clock uncertainty           -0.751    52.200    
    SLICE_X7Y40          FDCE (Setup_fdce_C_CE)      -0.205    51.995    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.995    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 39.969    

Slack (MET) :             39.969ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 0.642ns (7.070%)  route 8.439ns (92.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=3, routed)           2.722     6.185    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/write_axi_enable
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/ram_reg_i_1/O
                         net (fo=707, routed)         5.717    12.026    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/ram_reg
    SLICE_X7Y40          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.656    52.835    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X7Y40          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[1]/C
                         clock pessimism              0.115    52.950    
                         clock uncertainty           -0.751    52.200    
    SLICE_X7Y40          FDCE (Setup_fdce_C_CE)      -0.205    51.995    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.995    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 39.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.253%)  route 0.199ns (51.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.553     0.889    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.199     1.229    system_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[5]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.274 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.274    system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[5]
    SLICE_X47Y98         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.825     1.191    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.903%)  route 0.221ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.562     0.898    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y49         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/Q
                         net (fo=3, routed)           0.221     1.260    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[2]
    SLICE_X51Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.826     1.192    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.075     1.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.142%)  route 0.178ns (55.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.178     1.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.844     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_regin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.595     0.931    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/IPCORE_CLK
    SLICE_X9Y41          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_regin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/Line_Buffer_Horiz1_regin_reg[5]/Q
                         net (fo=1, routed)           0.107     1.178    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg_2[5]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.907     1.273    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/IPCORE_CLK
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.990    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.145    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.561     0.897    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/IPCORE_CLK
    SLICE_X39Y41         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.254    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X38Y41         RAMD32                                       r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.828     1.194    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X38Y41         RAMD32                                       r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.220    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.461%)  route 0.216ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.561     0.897    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/IPCORE_CLK
    SLICE_X39Y41         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/fifo_back_indx_reg[0]/Q
                         net (fo=5, routed)           0.216     1.254    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/A0
    SLICE_X38Y41         RAMD32                                       r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.828     1.194    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X38Y41         RAMD32                                       r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.220    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.591     0.927    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X23Y36         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[12]/Q
                         net (fo=1, routed)           0.109     1.176    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB18_X1Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.900     1.266    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.139    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.591     0.927    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X23Y36         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.109     1.176    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB18_X1Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.900     1.266    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.139    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.001%)  route 0.179ns (55.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.179     1.315    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.844     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.555     0.891    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y92         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.100     1.132    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.823     1.189    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D2/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y17  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y16  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y12  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y9   system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y11  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D4/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y14  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y14  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y48   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y32  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y32  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y36  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y38  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y38  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.881ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.456ns (4.539%)  route 9.591ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.591    12.992    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X4Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X4Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[1]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[1]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 38.881    

Slack (MET) :             38.881ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.456ns (4.539%)  route 9.591ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.591    12.992    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X4Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X4Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[3]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Line_Buffer_Horiz1_regin_reg[3]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 38.881    

Slack (MET) :             38.881ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.456ns (4.539%)  route 9.591ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.591    12.992    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X4Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X4Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][1]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 38.881    

Slack (MET) :             38.881ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.456ns (4.539%)  route 9.591ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.591    12.992    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X4Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X4Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][3]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 38.881    

Slack (MET) :             39.074ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.456ns (4.668%)  route 9.313ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 52.828 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.313    12.714    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X1Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.649    52.828    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X1Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][2]/C
                         clock pessimism              0.115    52.943    
                         clock uncertainty           -0.751    52.193    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    51.788    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         51.788    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 39.074    

Slack (MET) :             39.074ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.456ns (4.668%)  route 9.313ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 52.828 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.313    12.714    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X1Y31          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.649    52.828    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X1Y31          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][2]/C
                         clock pessimism              0.115    52.943    
                         clock uncertainty           -0.751    52.193    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    51.788    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         51.788    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 39.074    

Slack (MET) :             39.221ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.456ns (4.740%)  route 9.164ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.164    12.565    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X1Y30          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X1Y30          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][7]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.787    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 39.221    

Slack (MET) :             39.221ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.456ns (4.740%)  route 9.164ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.164    12.565    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X1Y30          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X1Y30          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][7]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.787    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 39.221    

Slack (MET) :             39.307ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.456ns (4.740%)  route 9.164ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.164    12.565    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X0Y30          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X0Y30          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][5]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 39.307    

Slack (MET) :             39.307ns  (required time - arrival time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.456ns (4.740%)  route 9.164ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.651     2.945    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.456     3.401 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        9.164    12.565    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/reset_out
    SLICE_X0Y30          FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        1.648    52.827    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/IPCORE_CLK
    SLICE_X0Y30          FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][5]/C
                         clock pessimism              0.115    52.942    
                         clock uncertainty           -0.751    52.192    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.319    51.873    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/Tapped_Delay_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         51.873    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 39.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.313%)  route 0.192ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.192     1.225    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X42Y94         FDPE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y94         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     0.837    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.191%)  route 0.238ns (62.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.238     1.271    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X46Y94         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X46Y94         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/reset_out
    SLICE_X42Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/IPCORE_CLK
    SLICE_X42Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[12]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.032%)  route 0.273ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.273     1.306    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/reset_out
    SLICE_X43Y93         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.824     1.190    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X43Y93         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi_lite_inst/u_DisparityV0_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.339%)  route 0.340ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.556     0.892    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X43Y96         FDPE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1045, routed)        0.340     1.372    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/reset_out
    SLICE_X42Y92         FDCE                                         f  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5787, routed)        0.823     1.189    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/IPCORE_CLK
    SLICE_X42Y92         FDCE                                         r  system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[10]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    system_i/DisparityV0_ip_0/U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in/u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module/hlength_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.533    





