circuit MatrixVectorCore : @[:@2.0]
  module MAC : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : SInt<2> @[:@6.4]
    input io_b : SInt<2> @[:@6.4]
    input io_c : SInt<1> @[:@6.4]
    output io_y : SInt<5> @[:@6.4]
  
    reg rA : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 18:19:@10.4]
    reg rB : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 19:19:@12.4]
    reg rC : SInt<1>, clock with :
      reset => (UInt<1>("h0"), rC) @[Gemm.scala 20:19:@14.4]
    node _T_18 = mul(rA, rB) @[Gemm.scala 22:14:@16.4]
    node mult = _T_18 @[Gemm.scala 16:18:@8.4 Gemm.scala 22:8:@17.4]
    node _T_19 = add(rC, mult) @[Gemm.scala 23:13:@18.4]
    node add = _T_19 @[Gemm.scala 17:18:@9.4 Gemm.scala 23:7:@19.4]
    io_y <= add @[Gemm.scala 25:8:@20.4]
    rA <= io_a @[Gemm.scala 18:19:@11.4]
    rB <= io_b @[Gemm.scala 19:19:@13.4]
    rC <= io_c @[Gemm.scala 20:19:@15.4]

  module PipeAdder : @[:@79.2]
    input clock : Clock @[:@80.4]
    input reset : UInt<1> @[:@81.4]
    input io_a : SInt<5> @[:@82.4]
    input io_b : SInt<5> @[:@82.4]
    output io_y : SInt<6> @[:@82.4]
  
    reg rA : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 37:19:@85.4]
    reg rB : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 38:19:@87.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 39:13:@89.4]
    node add = _T_14 @[Gemm.scala 36:17:@84.4 Gemm.scala 39:7:@90.4]
    io_y <= add @[Gemm.scala 40:8:@91.4]
    rA <= io_a @[Gemm.scala 37:19:@86.4]
    rB <= io_b @[Gemm.scala 38:19:@88.4]

  module PipeAdder_2 : @[:@107.2]
    input clock : Clock @[:@108.4]
    input reset : UInt<1> @[:@109.4]
    input io_a : SInt<6> @[:@110.4]
    input io_b : SInt<6> @[:@110.4]
    output io_y : SInt<7> @[:@110.4]
  
    reg rA : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 37:19:@113.4]
    reg rB : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 38:19:@115.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 39:13:@117.4]
    node add = _T_14 @[Gemm.scala 36:17:@112.4 Gemm.scala 39:7:@118.4]
    io_y <= add @[Gemm.scala 40:8:@119.4]
    rA <= io_a @[Gemm.scala 37:19:@114.4]
    rB <= io_b @[Gemm.scala 38:19:@116.4]

  module DotProduct : @[:@121.2]
    input clock : Clock @[:@122.4]
    input reset : UInt<1> @[:@123.4]
    input io_a_0 : SInt<2> @[:@124.4]
    input io_a_1 : SInt<2> @[:@124.4]
    input io_a_2 : SInt<2> @[:@124.4]
    input io_a_3 : SInt<2> @[:@124.4]
    input io_b_0 : SInt<2> @[:@124.4]
    input io_b_1 : SInt<2> @[:@124.4]
    input io_b_2 : SInt<2> @[:@124.4]
    input io_b_3 : SInt<2> @[:@124.4]
    output io_y : SInt<7> @[:@124.4]
  
    inst m_0 of MAC @[Gemm.scala 56:32:@126.4]
    inst m_1 of MAC @[Gemm.scala 56:32:@129.4]
    inst m_2 of MAC @[Gemm.scala 56:32:@132.4]
    inst m_3 of MAC @[Gemm.scala 56:32:@135.4]
    inst a_0_0 of PipeAdder @[Gemm.scala 58:30:@138.4]
    inst a_0_1 of PipeAdder @[Gemm.scala 58:30:@141.4]
    inst a_1_0 of PipeAdder_2 @[Gemm.scala 58:30:@144.4]
    io_y <= a_1_0.io_y @[Gemm.scala 83:8:@165.4]
    m_0.clock <= clock @[:@127.4]
    m_0.reset <= reset @[:@128.4]
    m_0.io_a <= io_a_0 @[Gemm.scala 63:15:@147.4]
    m_0.io_b <= io_b_0 @[Gemm.scala 64:15:@148.4]
    m_0.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 65:15:@149.4]
    m_1.clock <= clock @[:@130.4]
    m_1.reset <= reset @[:@131.4]
    m_1.io_a <= io_a_1 @[Gemm.scala 63:15:@150.4]
    m_1.io_b <= io_b_1 @[Gemm.scala 64:15:@151.4]
    m_1.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 65:15:@152.4]
    m_2.clock <= clock @[:@133.4]
    m_2.reset <= reset @[:@134.4]
    m_2.io_a <= io_a_2 @[Gemm.scala 63:15:@153.4]
    m_2.io_b <= io_b_2 @[Gemm.scala 64:15:@154.4]
    m_2.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 65:15:@155.4]
    m_3.clock <= clock @[:@136.4]
    m_3.reset <= reset @[:@137.4]
    m_3.io_a <= io_a_3 @[Gemm.scala 63:15:@156.4]
    m_3.io_b <= io_b_3 @[Gemm.scala 64:15:@157.4]
    m_3.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 65:15:@158.4]
    a_0_0.clock <= clock @[:@139.4]
    a_0_0.reset <= reset @[:@140.4]
    a_0_0.io_a <= m_0.io_y @[Gemm.scala 73:22:@159.4]
    a_0_0.io_b <= m_1.io_y @[Gemm.scala 74:22:@160.4]
    a_0_1.clock <= clock @[:@142.4]
    a_0_1.reset <= reset @[:@143.4]
    a_0_1.io_a <= m_2.io_y @[Gemm.scala 73:22:@161.4]
    a_0_1.io_b <= m_3.io_y @[Gemm.scala 74:22:@162.4]
    a_1_0.clock <= clock @[:@145.4]
    a_1_0.reset <= reset @[:@146.4]
    a_1_0.io_a <= a_0_0.io_y @[Gemm.scala 76:22:@163.4]
    a_1_0.io_b <= a_0_1.io_y @[Gemm.scala 77:22:@164.4]

  module Pipe : @[:@659.2]
    input clock : Clock @[:@660.4]
    input reset : UInt<1> @[:@661.4]
    input io_enq_valid : UInt<1> @[:@662.4]
    input io_enq_bits : UInt<32> @[:@662.4]
    output io_deq_valid : UInt<1> @[:@662.4]
    output io_deq_bits : UInt<32> @[:@662.4]
  
    reg _T_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@664.4]
    reg _T_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_21) @[Reg.scala 11:16:@666.4]
    node _GEN_0 = mux(io_enq_valid, io_enq_bits, _T_21) @[Reg.scala 12:19:@667.4]
    reg _T_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@670.4]
    reg _T_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_26) @[Reg.scala 11:16:@672.4]
    node _GEN_1 = mux(_T_19, _T_21, _T_26) @[Reg.scala 12:19:@673.4]
    reg _T_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@676.4]
    reg _T_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_31) @[Reg.scala 11:16:@678.4]
    node _GEN_2 = mux(_T_24, _T_26, _T_31) @[Reg.scala 12:19:@679.4]
    reg _T_34 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_34) @[Valid.scala 48:22:@682.4]
    reg _T_36 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_36) @[Reg.scala 11:16:@684.4]
    node _GEN_3 = mux(_T_29, _T_31, _T_36) @[Reg.scala 12:19:@685.4]
    node _T_40_valid = _T_34 @[Valid.scala 43:21:@688.4 Valid.scala 44:17:@689.4]
    node _T_40_bits = _T_36 @[Valid.scala 43:21:@688.4 Valid.scala 45:16:@690.4]
    io_deq_valid <= _T_40_valid @[Valid.scala 70:10:@692.4]
    io_deq_bits <= _T_40_bits @[Valid.scala 70:10:@691.4]
    _T_19 <= mux(reset, UInt<1>("h0"), io_enq_valid) @[Valid.scala 48:22:@665.4]
    _T_21 <= _GEN_0 @[Reg.scala 12:23:@668.6]
    _T_24 <= mux(reset, UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@671.4]
    _T_26 <= _GEN_1 @[Reg.scala 12:23:@674.6]
    _T_29 <= mux(reset, UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@677.4]
    _T_31 <= _GEN_2 @[Reg.scala 12:23:@680.6]
    _T_34 <= mux(reset, UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@683.4]
    _T_36 <= _GEN_3 @[Reg.scala 12:23:@686.6]

  module MatrixVectorCore : @[:@799.2]
    input clock : Clock @[:@800.4]
    input reset : UInt<1> @[:@801.4]
    input io_reset : UInt<1> @[:@802.4]
    input io_inp_valid : UInt<1> @[:@802.4]
    input io_inp_bits_0_0 : UInt<2> @[:@802.4]
    input io_inp_bits_0_1 : UInt<2> @[:@802.4]
    input io_inp_bits_0_2 : UInt<2> @[:@802.4]
    input io_inp_bits_0_3 : UInt<2> @[:@802.4]
    input io_wgt_valid : UInt<1> @[:@802.4]
    input io_wgt_bits_0_0 : UInt<2> @[:@802.4]
    input io_wgt_bits_0_1 : UInt<2> @[:@802.4]
    input io_wgt_bits_0_2 : UInt<2> @[:@802.4]
    input io_wgt_bits_0_3 : UInt<2> @[:@802.4]
    input io_wgt_bits_1_0 : UInt<2> @[:@802.4]
    input io_wgt_bits_1_1 : UInt<2> @[:@802.4]
    input io_wgt_bits_1_2 : UInt<2> @[:@802.4]
    input io_wgt_bits_1_3 : UInt<2> @[:@802.4]
    input io_wgt_bits_2_0 : UInt<2> @[:@802.4]
    input io_wgt_bits_2_1 : UInt<2> @[:@802.4]
    input io_wgt_bits_2_2 : UInt<2> @[:@802.4]
    input io_wgt_bits_2_3 : UInt<2> @[:@802.4]
    input io_wgt_bits_3_0 : UInt<2> @[:@802.4]
    input io_wgt_bits_3_1 : UInt<2> @[:@802.4]
    input io_wgt_bits_3_2 : UInt<2> @[:@802.4]
    input io_wgt_bits_3_3 : UInt<2> @[:@802.4]
    input io_acc_i_valid : UInt<1> @[:@802.4]
    input io_acc_i_bits_0_0 : UInt<32> @[:@802.4]
    input io_acc_i_bits_0_1 : UInt<32> @[:@802.4]
    input io_acc_i_bits_0_2 : UInt<32> @[:@802.4]
    input io_acc_i_bits_0_3 : UInt<32> @[:@802.4]
    input io_shift_valid : UInt<1> @[:@802.4]
    input io_shift_bits : UInt<6> @[:@802.4]
    output io_acc_o_valid : UInt<1> @[:@802.4]
    output io_acc_o_bits_0_0 : UInt<32> @[:@802.4]
    output io_acc_o_bits_0_1 : UInt<32> @[:@802.4]
    output io_acc_o_bits_0_2 : UInt<32> @[:@802.4]
    output io_acc_o_bits_0_3 : UInt<32> @[:@802.4]
    output io_out_valid : UInt<1> @[:@802.4]
    output io_out_bits_0_0 : UInt<2> @[:@802.4]
    output io_out_bits_0_1 : UInt<2> @[:@802.4]
    output io_out_bits_0_2 : UInt<2> @[:@802.4]
    output io_out_bits_0_3 : UInt<2> @[:@802.4]
  
    inst dot_0 of DotProduct @[Gemm.scala 98:34:@804.4]
    inst dot_1 of DotProduct @[Gemm.scala 98:34:@807.4]
    inst dot_2 of DotProduct @[Gemm.scala 98:34:@810.4]
    inst dot_3 of DotProduct @[Gemm.scala 98:34:@813.4]
    inst acc_0 of Pipe @[Gemm.scala 99:34:@816.4]
    inst acc_1 of Pipe @[Gemm.scala 99:34:@819.4]
    inst acc_2 of Pipe @[Gemm.scala 99:34:@822.4]
    inst acc_3 of Pipe @[Gemm.scala 99:34:@825.4]
    reg shiftReg_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_0) @[Gemm.scala 102:31:@838.4]
    reg shiftReg_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_1) @[Gemm.scala 102:31:@838.4]
    reg shiftReg_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_2) @[Gemm.scala 102:31:@838.4]
    reg shiftReg_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_3) @[Gemm.scala 102:31:@838.4]
    node _T_1110 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 105:41:@839.4]
    node _T_1111 = and(_T_1110, io_acc_i_valid) @[Gemm.scala 105:56:@840.4]
    node _T_1112 = and(_T_1111, io_shift_valid) @[Gemm.scala 105:73:@841.4]
    node _T_1113 = not(io_reset) @[Gemm.scala 105:92:@842.4]
    node _T_1114 = and(_T_1112, _T_1113) @[Gemm.scala 105:90:@843.4]
    node _T_1115 = asSInt(io_inp_bits_0_0) @[Gemm.scala 108:43:@846.4]
    node _T_1116 = asSInt(io_wgt_bits_0_0) @[Gemm.scala 109:43:@848.4]
    node _T_1117 = asSInt(io_inp_bits_0_1) @[Gemm.scala 108:43:@850.4]
    node _T_1118 = asSInt(io_wgt_bits_0_1) @[Gemm.scala 109:43:@852.4]
    node _T_1119 = asSInt(io_inp_bits_0_2) @[Gemm.scala 108:43:@854.4]
    node _T_1120 = asSInt(io_wgt_bits_0_2) @[Gemm.scala 109:43:@856.4]
    node _T_1121 = asSInt(io_inp_bits_0_3) @[Gemm.scala 108:43:@858.4]
    node _T_1122 = asSInt(io_wgt_bits_0_3) @[Gemm.scala 109:43:@860.4]
    node _T_1123 = dshl(dot_0.io_y, io_shift_bits) @[Gemm.scala 111:44:@862.4]
    node _T_1124 = asSInt(acc_0.io_deq_bits) @[Gemm.scala 112:34:@864.4]
    node _T_1125 = add(_T_1124, shiftReg_0) @[Gemm.scala 112:41:@865.4]
    node _T_1126 = tail(_T_1125, 1) @[Gemm.scala 112:41:@866.4]
    node _T_1127 = asSInt(_T_1126) @[Gemm.scala 112:41:@867.4]
    node add_0 = _T_1127 @[Gemm.scala 100:32:@828.4 Gemm.scala 112:12:@868.4]
    node _T_1129 = asUInt(add_0) @[Gemm.scala 113:54:@869.4]
    node _T_1130 = mux(io_reset, UInt<1>("h0"), _T_1129) @[Gemm.scala 113:31:@870.4]
    node _T_1131 = asUInt(add_0) @[Gemm.scala 114:33:@872.4]
    node _T_1132 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 105:41:@875.4]
    node _T_1133 = and(_T_1132, io_acc_i_valid) @[Gemm.scala 105:56:@876.4]
    node _T_1134 = and(_T_1133, io_shift_valid) @[Gemm.scala 105:73:@877.4]
    node _T_1135 = not(io_reset) @[Gemm.scala 105:92:@878.4]
    node _T_1136 = and(_T_1134, _T_1135) @[Gemm.scala 105:90:@879.4]
    node _T_1137 = asSInt(io_inp_bits_0_0) @[Gemm.scala 108:43:@882.4]
    node _T_1138 = asSInt(io_wgt_bits_1_0) @[Gemm.scala 109:43:@884.4]
    node _T_1139 = asSInt(io_inp_bits_0_1) @[Gemm.scala 108:43:@886.4]
    node _T_1140 = asSInt(io_wgt_bits_1_1) @[Gemm.scala 109:43:@888.4]
    node _T_1141 = asSInt(io_inp_bits_0_2) @[Gemm.scala 108:43:@890.4]
    node _T_1142 = asSInt(io_wgt_bits_1_2) @[Gemm.scala 109:43:@892.4]
    node _T_1143 = asSInt(io_inp_bits_0_3) @[Gemm.scala 108:43:@894.4]
    node _T_1144 = asSInt(io_wgt_bits_1_3) @[Gemm.scala 109:43:@896.4]
    node _T_1145 = dshl(dot_1.io_y, io_shift_bits) @[Gemm.scala 111:44:@898.4]
    node _T_1146 = asSInt(acc_1.io_deq_bits) @[Gemm.scala 112:34:@900.4]
    node _T_1147 = add(_T_1146, shiftReg_1) @[Gemm.scala 112:41:@901.4]
    node _T_1148 = tail(_T_1147, 1) @[Gemm.scala 112:41:@902.4]
    node _T_1149 = asSInt(_T_1148) @[Gemm.scala 112:41:@903.4]
    node add_1 = _T_1149 @[Gemm.scala 100:32:@829.4 Gemm.scala 112:12:@904.4]
    node _T_1151 = asUInt(add_1) @[Gemm.scala 113:54:@905.4]
    node _T_1152 = mux(io_reset, UInt<1>("h0"), _T_1151) @[Gemm.scala 113:31:@906.4]
    node _T_1153 = asUInt(add_1) @[Gemm.scala 114:33:@908.4]
    node _T_1154 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 105:41:@911.4]
    node _T_1155 = and(_T_1154, io_acc_i_valid) @[Gemm.scala 105:56:@912.4]
    node _T_1156 = and(_T_1155, io_shift_valid) @[Gemm.scala 105:73:@913.4]
    node _T_1157 = not(io_reset) @[Gemm.scala 105:92:@914.4]
    node _T_1158 = and(_T_1156, _T_1157) @[Gemm.scala 105:90:@915.4]
    node _T_1159 = asSInt(io_inp_bits_0_0) @[Gemm.scala 108:43:@918.4]
    node _T_1160 = asSInt(io_wgt_bits_2_0) @[Gemm.scala 109:43:@920.4]
    node _T_1161 = asSInt(io_inp_bits_0_1) @[Gemm.scala 108:43:@922.4]
    node _T_1162 = asSInt(io_wgt_bits_2_1) @[Gemm.scala 109:43:@924.4]
    node _T_1163 = asSInt(io_inp_bits_0_2) @[Gemm.scala 108:43:@926.4]
    node _T_1164 = asSInt(io_wgt_bits_2_2) @[Gemm.scala 109:43:@928.4]
    node _T_1165 = asSInt(io_inp_bits_0_3) @[Gemm.scala 108:43:@930.4]
    node _T_1166 = asSInt(io_wgt_bits_2_3) @[Gemm.scala 109:43:@932.4]
    node _T_1167 = dshl(dot_2.io_y, io_shift_bits) @[Gemm.scala 111:44:@934.4]
    node _T_1168 = asSInt(acc_2.io_deq_bits) @[Gemm.scala 112:34:@936.4]
    node _T_1169 = add(_T_1168, shiftReg_2) @[Gemm.scala 112:41:@937.4]
    node _T_1170 = tail(_T_1169, 1) @[Gemm.scala 112:41:@938.4]
    node _T_1171 = asSInt(_T_1170) @[Gemm.scala 112:41:@939.4]
    node add_2 = _T_1171 @[Gemm.scala 100:32:@830.4 Gemm.scala 112:12:@940.4]
    node _T_1173 = asUInt(add_2) @[Gemm.scala 113:54:@941.4]
    node _T_1174 = mux(io_reset, UInt<1>("h0"), _T_1173) @[Gemm.scala 113:31:@942.4]
    node _T_1175 = asUInt(add_2) @[Gemm.scala 114:33:@944.4]
    node _T_1176 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 105:41:@947.4]
    node _T_1177 = and(_T_1176, io_acc_i_valid) @[Gemm.scala 105:56:@948.4]
    node _T_1178 = and(_T_1177, io_shift_valid) @[Gemm.scala 105:73:@949.4]
    node _T_1179 = not(io_reset) @[Gemm.scala 105:92:@950.4]
    node _T_1180 = and(_T_1178, _T_1179) @[Gemm.scala 105:90:@951.4]
    node _T_1181 = asSInt(io_inp_bits_0_0) @[Gemm.scala 108:43:@954.4]
    node _T_1182 = asSInt(io_wgt_bits_3_0) @[Gemm.scala 109:43:@956.4]
    node _T_1183 = asSInt(io_inp_bits_0_1) @[Gemm.scala 108:43:@958.4]
    node _T_1184 = asSInt(io_wgt_bits_3_1) @[Gemm.scala 109:43:@960.4]
    node _T_1185 = asSInt(io_inp_bits_0_2) @[Gemm.scala 108:43:@962.4]
    node _T_1186 = asSInt(io_wgt_bits_3_2) @[Gemm.scala 109:43:@964.4]
    node _T_1187 = asSInt(io_inp_bits_0_3) @[Gemm.scala 108:43:@966.4]
    node _T_1188 = asSInt(io_wgt_bits_3_3) @[Gemm.scala 109:43:@968.4]
    node _T_1189 = dshl(dot_3.io_y, io_shift_bits) @[Gemm.scala 111:44:@970.4]
    node _T_1190 = asSInt(acc_3.io_deq_bits) @[Gemm.scala 112:34:@972.4]
    node _T_1191 = add(_T_1190, shiftReg_3) @[Gemm.scala 112:41:@973.4]
    node _T_1192 = tail(_T_1191, 1) @[Gemm.scala 112:41:@974.4]
    node _T_1193 = asSInt(_T_1192) @[Gemm.scala 112:41:@975.4]
    node add_3 = _T_1193 @[Gemm.scala 100:32:@831.4 Gemm.scala 112:12:@976.4]
    node _T_1195 = asUInt(add_3) @[Gemm.scala 113:54:@977.4]
    node _T_1196 = mux(io_reset, UInt<1>("h0"), _T_1195) @[Gemm.scala 113:31:@978.4]
    node _T_1197 = asUInt(add_3) @[Gemm.scala 114:33:@980.4]
    node vld_1 = acc_1.io_deq_valid @[Gemm.scala 101:17:@832.4 Gemm.scala 115:12:@910.4]
    node vld_0 = acc_0.io_deq_valid @[Gemm.scala 101:17:@832.4 Gemm.scala 115:12:@874.4]
    node _T_1198 = cat(vld_1, vld_0) @[Gemm.scala 117:25:@983.4]
    node vld_3 = acc_3.io_deq_valid @[Gemm.scala 101:17:@832.4 Gemm.scala 115:12:@982.4]
    node vld_2 = acc_2.io_deq_valid @[Gemm.scala 101:17:@832.4 Gemm.scala 115:12:@946.4]
    node _T_1199 = cat(vld_3, vld_2) @[Gemm.scala 117:25:@984.4]
    node _T_1200 = cat(_T_1199, _T_1198) @[Gemm.scala 117:25:@985.4]
    node _T_1201 = not(_T_1200) @[Gemm.scala 117:32:@986.4]
    node _T_1203 = eq(_T_1201, UInt<1>("h0")) @[Gemm.scala 117:32:@987.4]
    node _T_1204 = or(_T_1203, io_reset) @[Gemm.scala 117:37:@988.4]
    node _T_1205 = cat(vld_1, vld_0) @[Gemm.scala 118:23:@990.4]
    node _T_1206 = cat(vld_3, vld_2) @[Gemm.scala 118:23:@991.4]
    node _T_1207 = cat(_T_1206, _T_1205) @[Gemm.scala 118:23:@992.4]
    node _T_1208 = not(_T_1207) @[Gemm.scala 118:30:@993.4]
    node _T_1210 = eq(_T_1208, UInt<1>("h0")) @[Gemm.scala 118:30:@994.4]
    node _T_1075_0 = asSInt(UInt<32>("h0")) @[Gemm.scala 102:35:@833.4 Gemm.scala 102:35:@834.4]
    node _T_1075_1 = asSInt(UInt<32>("h0")) @[Gemm.scala 102:35:@833.4 Gemm.scala 102:35:@835.4]
    node _T_1075_2 = asSInt(UInt<32>("h0")) @[Gemm.scala 102:35:@833.4 Gemm.scala 102:35:@836.4]
    node _T_1075_3 = asSInt(UInt<32>("h0")) @[Gemm.scala 102:35:@833.4 Gemm.scala 102:35:@837.4]
    io_acc_o_valid <= _T_1204 @[Gemm.scala 117:18:@989.4]
    io_acc_o_bits_0_0 <= _T_1130 @[Gemm.scala 113:25:@871.4]
    io_acc_o_bits_0_1 <= _T_1152 @[Gemm.scala 113:25:@907.4]
    io_acc_o_bits_0_2 <= _T_1174 @[Gemm.scala 113:25:@943.4]
    io_acc_o_bits_0_3 <= _T_1196 @[Gemm.scala 113:25:@979.4]
    io_out_valid <= _T_1210 @[Gemm.scala 118:16:@995.4]
    io_out_bits_0_0 <= bits(_T_1131, 1, 0) @[Gemm.scala 114:23:@873.4]
    io_out_bits_0_1 <= bits(_T_1153, 1, 0) @[Gemm.scala 114:23:@909.4]
    io_out_bits_0_2 <= bits(_T_1175, 1, 0) @[Gemm.scala 114:23:@945.4]
    io_out_bits_0_3 <= bits(_T_1197, 1, 0) @[Gemm.scala 114:23:@981.4]
    dot_0.clock <= clock @[:@805.4]
    dot_0.reset <= reset @[:@806.4]
    dot_0.io_a_0 <= _T_1115 @[Gemm.scala 108:22:@847.4]
    dot_0.io_a_1 <= _T_1117 @[Gemm.scala 108:22:@851.4]
    dot_0.io_a_2 <= _T_1119 @[Gemm.scala 108:22:@855.4]
    dot_0.io_a_3 <= _T_1121 @[Gemm.scala 108:22:@859.4]
    dot_0.io_b_0 <= _T_1116 @[Gemm.scala 109:22:@849.4]
    dot_0.io_b_1 <= _T_1118 @[Gemm.scala 109:22:@853.4]
    dot_0.io_b_2 <= _T_1120 @[Gemm.scala 109:22:@857.4]
    dot_0.io_b_3 <= _T_1122 @[Gemm.scala 109:22:@861.4]
    dot_1.clock <= clock @[:@808.4]
    dot_1.reset <= reset @[:@809.4]
    dot_1.io_a_0 <= _T_1137 @[Gemm.scala 108:22:@883.4]
    dot_1.io_a_1 <= _T_1139 @[Gemm.scala 108:22:@887.4]
    dot_1.io_a_2 <= _T_1141 @[Gemm.scala 108:22:@891.4]
    dot_1.io_a_3 <= _T_1143 @[Gemm.scala 108:22:@895.4]
    dot_1.io_b_0 <= _T_1138 @[Gemm.scala 109:22:@885.4]
    dot_1.io_b_1 <= _T_1140 @[Gemm.scala 109:22:@889.4]
    dot_1.io_b_2 <= _T_1142 @[Gemm.scala 109:22:@893.4]
    dot_1.io_b_3 <= _T_1144 @[Gemm.scala 109:22:@897.4]
    dot_2.clock <= clock @[:@811.4]
    dot_2.reset <= reset @[:@812.4]
    dot_2.io_a_0 <= _T_1159 @[Gemm.scala 108:22:@919.4]
    dot_2.io_a_1 <= _T_1161 @[Gemm.scala 108:22:@923.4]
    dot_2.io_a_2 <= _T_1163 @[Gemm.scala 108:22:@927.4]
    dot_2.io_a_3 <= _T_1165 @[Gemm.scala 108:22:@931.4]
    dot_2.io_b_0 <= _T_1160 @[Gemm.scala 109:22:@921.4]
    dot_2.io_b_1 <= _T_1162 @[Gemm.scala 109:22:@925.4]
    dot_2.io_b_2 <= _T_1164 @[Gemm.scala 109:22:@929.4]
    dot_2.io_b_3 <= _T_1166 @[Gemm.scala 109:22:@933.4]
    dot_3.clock <= clock @[:@814.4]
    dot_3.reset <= reset @[:@815.4]
    dot_3.io_a_0 <= _T_1181 @[Gemm.scala 108:22:@955.4]
    dot_3.io_a_1 <= _T_1183 @[Gemm.scala 108:22:@959.4]
    dot_3.io_a_2 <= _T_1185 @[Gemm.scala 108:22:@963.4]
    dot_3.io_a_3 <= _T_1187 @[Gemm.scala 108:22:@967.4]
    dot_3.io_b_0 <= _T_1182 @[Gemm.scala 109:22:@957.4]
    dot_3.io_b_1 <= _T_1184 @[Gemm.scala 109:22:@961.4]
    dot_3.io_b_2 <= _T_1186 @[Gemm.scala 109:22:@965.4]
    dot_3.io_b_3 <= _T_1188 @[Gemm.scala 109:22:@969.4]
    acc_0.clock <= clock @[:@817.4]
    acc_0.reset <= reset @[:@818.4]
    acc_0.io_enq_valid <= _T_1114 @[Gemm.scala 105:25:@844.4]
    acc_0.io_enq_bits <= io_acc_i_bits_0_0 @[Gemm.scala 106:24:@845.4]
    acc_1.clock <= clock @[:@820.4]
    acc_1.reset <= reset @[:@821.4]
    acc_1.io_enq_valid <= _T_1136 @[Gemm.scala 105:25:@880.4]
    acc_1.io_enq_bits <= io_acc_i_bits_0_1 @[Gemm.scala 106:24:@881.4]
    acc_2.clock <= clock @[:@823.4]
    acc_2.reset <= reset @[:@824.4]
    acc_2.io_enq_valid <= _T_1158 @[Gemm.scala 105:25:@916.4]
    acc_2.io_enq_bits <= io_acc_i_bits_0_2 @[Gemm.scala 106:24:@917.4]
    acc_3.clock <= clock @[:@826.4]
    acc_3.reset <= reset @[:@827.4]
    acc_3.io_enq_valid <= _T_1180 @[Gemm.scala 105:25:@952.4]
    acc_3.io_enq_bits <= io_acc_i_bits_0_3 @[Gemm.scala 106:24:@953.4]
    shiftReg_0 <= mux(reset, _T_1075_0, asSInt(bits(_T_1123, 31, 0))) @[Gemm.scala 111:29:@863.4]
    shiftReg_1 <= mux(reset, _T_1075_1, asSInt(bits(_T_1145, 31, 0))) @[Gemm.scala 111:29:@899.4]
    shiftReg_2 <= mux(reset, _T_1075_2, asSInt(bits(_T_1167, 31, 0))) @[Gemm.scala 111:29:@935.4]
    shiftReg_3 <= mux(reset, _T_1075_3, asSInt(bits(_T_1189, 31, 0))) @[Gemm.scala 111:29:@971.4]
