

================================================================
== Vitis HLS Report for 'Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1'
================================================================
* Date:           Fri Nov 25 21:03:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  3.580 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  13.326 ns|  0.437 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1262_1  |        0|    65536|         9|          8|          8|  0 ~ 8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp125_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125"   --->   Operation 13 'read' 'cmp125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub121_cast16_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub121_cast16"   --->   Operation 14 'read' 'sub121_cast16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp125_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_1"   --->   Operation 15 'read' 'cmp125_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp125_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_2"   --->   Operation 16 'read' 'cmp125_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp125_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_3"   --->   Operation 17 'read' 'cmp125_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp125_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_4"   --->   Operation 18 'read' 'cmp125_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp125_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_5"   --->   Operation 19 'read' 'cmp125_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp125_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_6"   --->   Operation 20 'read' 'cmp125_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln1252_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1252"   --->   Operation 21 'read' 'icmp_ln1252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1249_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln1249_1"   --->   Operation 22 'read' 'trunc_ln1249_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub121_cast16_cast = sext i13 %sub121_cast16_read"   --->   Operation 23 'sext' 'sub121_cast16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %img, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_3 = load i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 29 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%icmp_ln1262 = icmp_eq  i13 %x_3, i13 %trunc_ln1249_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 31 'icmp' 'icmp_ln1262' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.82ns)   --->   "%x_4 = add i13 %x_3, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 32 'add' 'x_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1262 = br i1 %icmp_ln1262, void %for.inc.split, void %for.inc133.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 33 'br' 'br_ln1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1262 = zext i13 %x_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 34 'zext' 'zext_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%cmp122 = icmp_slt  i14 %zext_ln1262, i14 %sub121_cast16_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 35 'icmp' 'cmp122' <Predicate = (!icmp_ln1262)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%or_ln1278 = or i1 %cmp122, i1 %cmp125_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 36 'or' 'or_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278, void %for.inc.1, void %if.then126" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 37 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln1278_1 = or i1 %cmp122, i1 %cmp125_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 38 'or' 'or_ln1278_1' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_1, void %for.inc.2, void %if.then126.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 39 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln1278_2 = or i1 %cmp122, i1 %cmp125_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 40 'or' 'or_ln1278_2' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_2, void %for.inc.3, void %if.then126.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 41 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.28ns)   --->   "%or_ln1278_3 = or i1 %cmp122, i1 %cmp125_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 42 'or' 'or_ln1278_3' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_3, void %for.inc.4, void %if.then126.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 43 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln1278_4 = or i1 %cmp122, i1 %cmp125_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 44 'or' 'or_ln1278_4' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_4, void %for.inc.5, void %if.then126.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 45 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.28ns)   --->   "%or_ln1278_5 = or i1 %cmp122, i1 %cmp125_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 46 'or' 'or_ln1278_5' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_5, void %for.inc.6, void %if.then126.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 47 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln1278_6 = or i1 %cmp122, i1 %cmp125_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 48 'or' 'or_ln1278_6' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_6, void %for.inc.7, void %if.then126.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 49 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.28ns)   --->   "%or_ln1278_7 = or i1 %cmp122, i1 %icmp_ln1252_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 50 'or' 'or_ln1278_7' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_7, void %for.inc127.7, void %if.then126.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 51 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln1262 = store i13 %x_4, i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 52 'store' 'store_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1262 = br void %for.inc" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 53 'br' 'br_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln1262)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln1264 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1264]   --->   Operation 54 'specpipeline' 'specpipeline_ln1264' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln1262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 55 'specloopname' 'specloopname_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.74ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %bytePlanes1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'p_Val2_s' <Predicate = (!icmp_ln1262)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i64 %p_Val2_s"   --->   Operation 57 'trunc' 'trunc_ln232' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %trunc_ln232, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 60 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 8, i32 15"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 16, i32 23"   --->   Operation 62 'partselect' 'tmp_2' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 24, i32 31"   --->   Operation 63 'partselect' 'tmp_4' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 39"   --->   Operation 64 'partselect' 'tmp_7' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 40, i32 47"   --->   Operation 65 'partselect' 'tmp_9' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 48, i32 55"   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 56, i32 63"   --->   Operation 67 'partselect' 'tmp_3' <Predicate = (!icmp_ln1262)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_1, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'bitconcatenate' 'p_5' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 70 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_2, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'bitconcatenate' 'p_6' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 73 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_4, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'bitconcatenate' 'p_7' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_7" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 76 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_7, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'bitconcatenate' 'p_8' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 79 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_9, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'p_9' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_9" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 82 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_s, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'bitconcatenate' 'p_10' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_10" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 85 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_3, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'bitconcatenate' 'p_0' <Predicate = (or_ln1278_7)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (or_ln1278_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc127.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 88 'br' 'br_ln1279' <Predicate = (or_ln1278_7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'alloca' operation ('x') [13]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262) on local variable 'x' [31]  (0 ns)
	'icmp' operation ('cmp122', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262) [41]  (1.01 ns)
	'or' operation ('or_ln1278_4', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278) [75]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 3.58ns
The critical path consists of the following:
	fifo read operation ('rd.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'bytePlanes1' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [40]  (1.74 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [47]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [55]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [63]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [71]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [79]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [87]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.84 ns)

 <State 9>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [103]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
