Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 22 18:14:36 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           19 |
| No           | No                    | Yes                    |              28 |           13 |
| No           | Yes                   | No                     |             304 |          127 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             496 |          169 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                                   Enable Signal                                  |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  s_clk_20mhz_BUFG   |                                                                                  | s_mode_is_measur_aux                                                           |                1 |              1 |
|  s_clk_20mhz_BUFG   |                                                                                  | eo_led0_b_i_1_n_0                                                              |                1 |              1 |
|  s_clk_20mhz_BUFG   |                                                                                  | s_active_init_display                                                          |                1 |              1 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/u_baud_1x_ce_divider/s_ce_baud_1x                                 | u_reset_synch_7_37mhz/Q[0]                                                     |                1 |              1 |
|  s_clk_7_37mhz_BUFG |                                                                                  |                                                                                |                1 |              1 |
|  s_clk_20mhz_BUFG   | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                  |                                                                                |                3 |              3 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/E[0]                        | u_reset_synch_20mhz/Q[0]                                                       |                1 |              4 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/u_baud_1x_ce_divider/E[0]                                         | u_reset_synch_7_37mhz/Q[0]                                                     |                1 |              4 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux_1           | u_reset_synch_20mhz/Q[0]                                                       |                2 |              4 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_extint_deb_int2/sel                                  | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1__0_n_0                  |                2 |              5 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                  | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1_n_0                     |                1 |              5 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux_0           | u_reset_synch_20mhz/Q[0]                                                       |                4 |              5 |
|  s_clk_20mhz_BUFG   | s_uart_k_val                                                                     | u_reset_synch_20mhz/Q[0]                                                       |                3 |              6 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_tx_len_val                   | u_reset_synch_20mhz/Q[0]                                                       |                3 |              6 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0 | u_reset_synch_20mhz/Q[0]                                                       |                4 |              8 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/p_0_in                         | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0 |                3 |              8 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg_0[0]                        | u_reset_synch_7_37mhz/Q[0]                                                     |                2 |              8 |
|  s_clk_20mhz_BUFG   | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                  | u_reset_synch_20mhz/Q[0]                                                       |                5 |              9 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                            | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__1_n_0            |                4 |             13 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                             | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__8_n_0             |                4 |             13 |
|  s_clk_20mhz_BUFG   |                                                                                  | u_reset_synch_20mhz/s_clk_resetin                                              |                6 |             14 |
|  s_clk_7_37mhz_BUFG |                                                                                  | u_reset_synch_20mhz/s_clk_resetin                                              |                7 |             14 |
|  s_clk_20mhz_BUFG   | u_switch_deb_sw0/sel                                                             | u_switch_deb_sw0/s_t[0]_i_1_n_0                                                |                5 |             17 |
|  s_clk_20mhz_BUFG   | u_switch_deb_sw1/sel                                                             | u_switch_deb_sw1/s_t[0]_i_1__0_n_0                                             |                5 |             17 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                           | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/clear_0                     |                6 |             21 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                         | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t[0]_i_1__2_n_0         |                6 |             21 |
|  s_clk_20mhz_BUFG   | u_2_5mhz_ce_divider/s_i                                                          | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_rst_shift_reg[13]         |                6 |             24 |
|  s_clk_20mhz_BUFG   |                                                                                  |                                                                                |               18 |             24 |
|  s_clk_20mhz_BUFG   | u_pulse_stretcher_activity/sel                                                   | u_pulse_stretcher_activity/s_t[0]_i_1__5_n_0                                   |                7 |             25 |
|  s_clk_20mhz_BUFG   | u_pulse_stretcher_inactivity/sel                                                 | u_pulse_stretcher_inactivity/s_t[0]_i_1__6_n_0                                 |                7 |             25 |
|  s_clk_20mhz_BUFG   |                                                                                  | u_reset_synch_20mhz/s_rst_shift_reg[13]_0                                      |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                  | u_reset_synch_20mhz/clear                                                      |                8 |             32 |
|  s_clk_7_37mhz_BUFG |                                                                                  | u_reset_synch_7_37mhz/Q[0]                                                     |               16 |             34 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux_2            | u_reset_synch_20mhz/Q[0]                                                       |               27 |             55 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/E[0]                                                   | u_reset_synch_20mhz/Q[0]                                                       |               23 |             64 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_drv_pr_state_reg[1]_0[0]  | u_reset_synch_20mhz/Q[0]                                                       |               21 |             64 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_data_fifo_rx_valid_reg[0] | u_reset_synch_20mhz/Q[0]                                                       |               16 |             64 |
|  s_clk_20mhz_BUFG   |                                                                                  | u_reset_synch_20mhz/Q[0]                                                       |               92 |            203 |
+---------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


