[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 151.202    0.234    0.248    0.264 ^ u2/Z (BUF_X1)
            0.601    0.454    0.718 ^ u3/A (BUF_X1)
   0.000    0.022    0.016    0.734 ^ u3/Z (BUF_X1)
            0.022    0.000    0.734 ^ out1 (out)
                              0.734   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 1998.8 steiner 1998.8 0.54
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
[INFO RSZ-0039] Resized 2 instances.
Driver    length delay
wire1/Z manhtn 757.2 steiner 757.2 0.08
wire2/Z manhtn 757.0 steiner 757.0 0.08
u2/Z manhtn 476.8 steiner 476.8 0.03
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.456    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (CLKBUF_X2)
  12.443    0.017    0.035    0.035 ^ u1/Z (CLKBUF_X2)
            0.017    0.000    0.035 ^ u2/A (BUF_X16)
  48.244    0.007    0.024    0.059 ^ u2/Z (BUF_X16)
            0.047    0.038    0.097 ^ wire2/A (BUF_X16)
  69.308    0.009    0.030    0.127 ^ wire2/Z (BUF_X16)
            0.097    0.080    0.207 ^ wire1/A (BUF_X16)
  57.885    0.011    0.033    0.240 ^ wire1/Z (BUF_X16)
            0.071    0.058    0.298 ^ u3/A (BUF_X1)
   0.000    0.006    0.027    0.325 ^ u3/Z (BUF_X1)
            0.006    0.000    0.325 ^ out1 (out)
                              0.325   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


