<?xml version="1.0" encoding="UTF-8"?>
<xd:component xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="xd" xd:name="dr" xd:version="1.00" xd:type="design">
  <xd:repository>
    <xd:file xd:name="xd_ip_db.xml"/>
  </xd:repository>
  <xd:instance xd:componentVdr="xilinx.com" xd:componentLib="xd" xd:componentVer="201830.1" xd:componentType="platform" xd:name="xilinx_u200_xdma_201830_1" xd:componentRef="xilinx_u200_xdma_201830_1">
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr0/interconnect_axilite_user"/>
    <xd:parameter xd:name="NUM_MI" xd:value="2" xd:instanceRef="slr0/interconnect_axilite_user"/>
    <xd:parameter xd:name="M01_HAS_REGSLICE" xd:value="1" xd:instanceRef="slr0/interconnect_axilite_user"/>
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr1/interconnect_axilite_user"/>
    <xd:parameter xd:name="NUM_MI" xd:value="1" xd:instanceRef="slr1/interconnect_axilite_user"/>
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr2/interconnect_axilite_user"/>
    <xd:parameter xd:name="NUM_MI" xd:value="1" xd:instanceRef="slr2/interconnect_axilite_user"/>
  </xd:instance>
  <xd:instance xd:componentVdr="xilinx.com" xd:componentLib="hls" xd:componentVer="1.0" xd:componentType="accelerator" xd:name="table_serch_1" xd:componentRef="table_serch"/>
  <xd:connection>
    <xd:port xd:name="_bd_top_clkwiz_kernel_clk_out1" xd:instanceRef="xilinx_u200_xdma_201830_1"/>
    <xd:port xd:name="slr0/interconnect_axilite_user_M01_ACLK" xd:instanceRef="xilinx_u200_xdma_201830_1"/>
    <xd:port xd:name="ap_clk" xd:instanceRef="table_serch_1"/>
  </xd:connection>
  <xd:connection>
    <xd:port xd:name="slr0/reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn" xd:instanceRef="xilinx_u200_xdma_201830_1"/>
    <xd:port xd:name="slr0/interconnect_axilite_user_M01_ARESETN" xd:instanceRef="xilinx_u200_xdma_201830_1"/>
  </xd:connection>
  <xd:connection>
    <xd:port xd:name="slr0/reset_controllers/psreset_gate_pr_kernel_peripheral_aresetn" xd:instanceRef="xilinx_u200_xdma_201830_1"/>
    <xd:port xd:name="ap_rst_n" xd:instanceRef="table_serch_1"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="slr0/interconnect_axilite_user_M01_AXI" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:componentRef="axi_interconnect"/>
    <xd:busInterface xd:name="s_axi_control" xd:instanceRef="table_serch_1"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_plram0" xd:instanceRef="table_serch_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:memssSegments="PLRAM_MEM00" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_aximm0" xd:instanceRef="table_serch_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:memssSegments="DDR4_MEM00" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_aximm1" xd:instanceRef="table_serch_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:memssSegments="M00_AXI_MEM00" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_aximm2" xd:instanceRef="table_serch_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:memssSegments="DDR4_MEM01" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_gmem" xd:instanceRef="table_serch_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="xilinx_u200_xdma_201830_1" xd:memssSegments="PLRAM_MEM01" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
</xd:component>
