# Master thesis - Polet Quentin

## What's new

**[27th August 2020] _Currently reading several documents_**
- [The Design of a RISC Architecture and its Implementation with an FPGA](https://people.inf.ethz.ch/wirth/FPGA-relatedWork/RISC.pdf)
- [Design and FPGA-Based Implementation of A High Performance 64-Bit DSP Processor](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwiI6sunu7vrAhWKT8AKHW7BC0YQFjAWegQIBRAB&url=https%3A%2F%2Fwww.ijecs.in%2Findex.php%2Fijecs%2Farticle%2Fdownload%2F3823%2F3561%2F&usg=AOvVaw2u86vhoApdszJ7nbjaadRv)
- [An FPGA-based integrated environment for computer architecture](https://www.researchgate.net/publication/229883966_An_FPGA-based_integrated_environment_for_computer_architecture)
- [A median filter FPGA with Harvard Architecture](https://ieeexplore.ieee.org/document/5765209)
- [FPGA Harvard Architecture](https://www.kdsglobal.com/datas/files/doc/fpga.pdf)
- [Using FPGA for Computer Architecture/Organization Education](https://projects.ncsu.edu/wcae//WCAE2/li.pdf)
- [A scratch-built RISC-V CPU in an FPGA](https://hackaday.com/2019/11/19/emulating-risc-v-on-an-fpga/)
- [Sharf: An FPGA-based customizable processor architecture](https://ieeexplore.ieee.org/abstract/document/5272447)
- [FPGA Implementation of Low Power Pipelined 32-BIT RISC Processor](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.685.5326&rep=rep1&type=pdf)
- [Pipelined 8-bit RISC processor design using Verilog HDL on FPGA](https://ieeexplore.ieee.org/abstract/document/7808194)
- [A PIC compatible RISC CPU core Implementation for FPGA based Configurable SOC platform for Embedded Applications](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.670.9479&rep=rep1&type=pdf)
- [A basic processor for teaching digital circuits and systems design with FPGA](https://ieeexplore.ieee.org/abstract/document/6211804)

## Tasks

- [x] Look for previous related works
- [ ] Read the previous works and sumarize them
