Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 16:36:22 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |             245 |           82 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             136 |           44 |
| Yes          | No                    | Yes                    |             427 |          113 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                     Enable Signal                    |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  U_FND/u_clock_div/CLK |                                                      | reset_IBUF                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG         | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0 | reset_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         |                                                      |                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_5[0]                 |                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_5[0]                 | U_APB_Master/temp_write_reg_reg_8 |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG         | U_APB_Master/slv_reg0                                | reset_IBUF                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG         | U_APB_Master/slv_reg0_1                              | reset_IBUF                        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG         | U_APB_Master/slv_reg0_0                              | reset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG         | U_APB_Master/E[0]                                    | reset_IBUF                        |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_addr_reg_reg[3]_1[0]               | reset_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_addr_reg_reg[3]_0[0]               | reset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_0[0]                 |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_6[0]                 |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_4[0]                 |                                   |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_3[0]                 | reset_IBUF                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_7[0]                 |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_2[0]                 | reset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_write_reg_reg_1[0]                 | reset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG         | U_Core/U_ControlUnit/E[0]                            | reset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG         | U_APB_Master/temp_addr_reg_reg[2]_0[0]               | reset_IBUF                        |               10 |             40 |         4.00 |
|  clk_IBUF_BUFG         | U_Core/U_ControlUnit/temp_addr_next                  | reset_IBUF                        |               23 |             63 |         2.74 |
|  clk_IBUF_BUFG         | U_Core/U_ControlUnit/regFileWe                       |                                   |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG         |                                                      | reset_IBUF                        |               81 |            243 |         3.00 |
+------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


