{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761845972375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761845972379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 18:39:32 2025 " "Processing started: Thu Oct 30 18:39:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761845972379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845972379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Intro -c Intro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Intro -c Intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845972379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761845972961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761845972961 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "intro_qsys.qsys " "Elaborating Platform Designer system entity \"intro_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761845982453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:46 Progress: Loading project/intro_qsys.qsys " "2025.10.30.18:39:46 Progress: Loading project/intro_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845986301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:46 Progress: Reading input file " "2025.10.30.18:39:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845986917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:47 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2025.10.30.18:39:47 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845987019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:47 Progress: Parameterizing module CPU " "2025.10.30.18:39:47 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845987818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:47 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2025.10.30.18:39:47 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845987835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:47 Progress: Parameterizing module SDRAM_controller " "2025.10.30.18:39:47 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845987867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:47 Progress: Adding altpll_0 \[altpll 18.1\] " "2025.10.30.18:39:47 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845987867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module altpll_0 " "2025.10.30.18:39:48 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.10.30.18:39:48 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module clk_0 " "2025.10.30.18:39:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding gpio_0 \[gpio 1.0\] " "2025.10.30.18:39:48 Progress: Adding gpio_0 \[gpio 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module gpio_0 " "2025.10.30.18:39:48 Progress: Parameterizing module gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding gpio_LCD_0 \[gpio_LCD 1.0\] " "2025.10.30.18:39:48 Progress: Adding gpio_LCD_0 \[gpio_LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module gpio_LCD_0 " "2025.10.30.18:39:48 Progress: Parameterizing module gpio_LCD_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.10.30.18:39:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module jtag_uart " "2025.10.30.18:39:48 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding lcd_dma2_0 \[lcd_dma2 1.0\] " "2025.10.30.18:39:48 Progress: Adding lcd_dma2_0 \[lcd_dma2 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module lcd_dma2_0 " "2025.10.30.18:39:48 Progress: Parameterizing module lcd_dma2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2025.10.30.18:39:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module sysid_qsys_0 " "2025.10.30.18:39:48 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2025.10.30.18:39:48 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing module timer_0 " "2025.10.30.18:39:48 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Building connections " "2025.10.30.18:39:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Parameterizing connections " "2025.10.30.18:39:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:48 Progress: Validating " "2025.10.30.18:39:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845988660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.18:39:49 Progress: Done reading input file " "2025.10.30.18:39:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845989621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845990805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845990805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845990805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845990805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys: Generating intro_qsys \"intro_qsys\" for QUARTUS_SYNTH " "Intro_qsys: Generating intro_qsys \"intro_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845991504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845994350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761845994364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"intro_qsys\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"intro_qsys\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846000047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846000076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0002_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0002_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846000076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846000559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"intro_qsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"intro_qsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846000605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"intro_qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"intro_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: \"intro_qsys\" instantiated gpio \"gpio_0\" " "Gpio_0: \"intro_qsys\" instantiated gpio \"gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0006_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0006_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"intro_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"intro_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0: \"intro_qsys\" instantiated lcd_dma2 \"lcd_dma2_0\" " "Lcd_dma2_0: \"intro_qsys\" instantiated lcd_dma2 \"lcd_dma2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"intro_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"intro_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'intro_qsys_timer_0' " "Timer_0: Starting RTL generation for module 'intro_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0009_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0009_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'intro_qsys_timer_0' " "Timer_0: Done RTL generation for module 'intro_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"intro_qsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"intro_qsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846002795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846013345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846013871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846014681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846015141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846015547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846016063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846016470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846016962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"intro_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"intro_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846020537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"intro_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"intro_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846020542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"intro_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"intro_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846020546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu' " "Cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846020560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0012_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0391_6275506602891467019.dir/0012_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846020560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:20 (*) Starting Nios II generation " "Cpu: # 2025.10.30 18:40:20 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:20 (*)   Checking for plaintext license. " "Cpu: # 2025.10.30 18:40:20 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.10.30 18:40:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.10.30 18:40:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.10.30 18:40:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Plaintext license not found. " "Cpu: # 2025.10.30 18:40:21 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.10.30 18:40:21 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.10.30 18:40:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.10.30 18:40:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.10.30 18:40:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.10.30 18:40:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.10.30 18:40:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)   Creating all objects for CPU " "Cpu: # 2025.10.30 18:40:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)     Testbench " "Cpu: # 2025.10.30 18:40:21 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)     Instruction decoding " "Cpu: # 2025.10.30 18:40:21 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)       Instruction fields " "Cpu: # 2025.10.30 18:40:21 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:21 (*)       Instruction decodes " "Cpu: # 2025.10.30 18:40:21 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:22 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.10.30 18:40:22 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:22 (*)       Instruction controls " "Cpu: # 2025.10.30 18:40:22 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:22 (*)     Pipeline frontend " "Cpu: # 2025.10.30 18:40:22 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:22 (*)     Pipeline backend " "Cpu: # 2025.10.30 18:40:22 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:24 (*)   Generating RTL from CPU objects " "Cpu: # 2025.10.30 18:40:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:25 (*)   Creating encrypted RTL " "Cpu: # 2025.10.30 18:40:25 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.10.30 18:40:25 (*) Done Nios II generation " "Cpu: # 2025.10.30 18:40:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'intro_qsys_CPU_cpu' " "Cpu: Done RTL generation for module 'intro_qsys_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846025988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lcd_dma2_0_avalon_master_translator\" " "Lcd_dma2_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lcd_dma2_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_dma2_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lcd_dma2_0_avalon_master_agent\" " "Lcd_dma2_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lcd_dma2_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846026879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846027428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846028005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846028011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846028018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846028024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intro_qsys: Done \"intro_qsys\" with 49 modules, 79 files " "Intro_qsys: Done \"intro_qsys\" with 49 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846028024 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "intro_qsys.qsys " "Finished elaborating Platform Designer system entity \"intro_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846028978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD-rtl " "Found design unit 1: DMA_LCD-rtl" {  } { { "lcd_dma.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029681 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD " "Found entity 1: DMA_LCD" {  } { { "lcd_dma.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file intro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Intro " "Found entity 1: Intro" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "gpio.vhd" "" { Text "C:/master/EmbHard/project/gpio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029685 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "gpio.vhd" "" { Text "C:/master/EmbHard/project/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CTL-comp " "Found design unit 1: LCD_CTL-comp" {  } { { "lcd.vhd" "" { Text "C:/master/EmbHard/project/lcd.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029687 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CTL " "Found entity 1: LCD_CTL" {  } { { "lcd.vhd" "" { Text "C:/master/EmbHard/project/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_lcd_ctrl-comp " "Found design unit 1: dma_lcd_ctrl-comp" {  } { { "lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029691 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_lcd_ctrl " "Found entity 1: dma_lcd_ctrl" {  } { { "lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/lcd_dma2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/intro_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/intro_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys " "Found entity 1: intro_qsys" {  } { { "db/ip/intro_qsys/intro_qsys.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029721 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029730 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029730 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029730 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029730 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846029734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029759 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846029804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU " "Found entity 1: intro_qsys_CPU" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846029818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846029818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_ic_data_module " "Found entity 1: intro_qsys_CPU_cpu_ic_data_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_CPU_cpu_ic_tag_module " "Found entity 2: intro_qsys_CPU_cpu_ic_tag_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_CPU_cpu_bht_module " "Found entity 3: intro_qsys_CPU_cpu_bht_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_CPU_cpu_register_bank_a_module " "Found entity 4: intro_qsys_CPU_cpu_register_bank_a_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro_qsys_CPU_cpu_register_bank_b_module " "Found entity 5: intro_qsys_CPU_cpu_register_bank_b_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "6 intro_qsys_CPU_cpu_dc_tag_module " "Found entity 6: intro_qsys_CPU_cpu_dc_tag_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "7 intro_qsys_CPU_cpu_dc_data_module " "Found entity 7: intro_qsys_CPU_cpu_dc_data_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "8 intro_qsys_CPU_cpu_dc_victim_module " "Found entity 8: intro_qsys_CPU_cpu_dc_victim_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "9 intro_qsys_CPU_cpu_nios2_oci_debug " "Found entity 9: intro_qsys_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "10 intro_qsys_CPU_cpu_nios2_oci_break " "Found entity 10: intro_qsys_CPU_cpu_nios2_oci_break" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "11 intro_qsys_CPU_cpu_nios2_oci_xbrk " "Found entity 11: intro_qsys_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "12 intro_qsys_CPU_cpu_nios2_oci_dbrk " "Found entity 12: intro_qsys_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "13 intro_qsys_CPU_cpu_nios2_oci_itrace " "Found entity 13: intro_qsys_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "14 intro_qsys_CPU_cpu_nios2_oci_td_mode " "Found entity 14: intro_qsys_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "15 intro_qsys_CPU_cpu_nios2_oci_dtrace " "Found entity 15: intro_qsys_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "16 intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "17 intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "18 intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "19 intro_qsys_CPU_cpu_nios2_oci_fifo " "Found entity 19: intro_qsys_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "20 intro_qsys_CPU_cpu_nios2_oci_pib " "Found entity 20: intro_qsys_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "21 intro_qsys_CPU_cpu_nios2_oci_im " "Found entity 21: intro_qsys_CPU_cpu_nios2_oci_im" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "22 intro_qsys_CPU_cpu_nios2_performance_monitors " "Found entity 22: intro_qsys_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "23 intro_qsys_CPU_cpu_nios2_avalon_reg " "Found entity 23: intro_qsys_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "24 intro_qsys_CPU_cpu_ociram_sp_ram_module " "Found entity 24: intro_qsys_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "25 intro_qsys_CPU_cpu_nios2_ocimem " "Found entity 25: intro_qsys_CPU_cpu_nios2_ocimem" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "26 intro_qsys_CPU_cpu_nios2_oci " "Found entity 26: intro_qsys_CPU_cpu_nios2_oci" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""} { "Info" "ISGN_ENTITY_NAME" "27 intro_qsys_CPU_cpu " "Found entity 27: intro_qsys_CPU_cpu" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_sysclk " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_tck " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_tck" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_debug_slave_wrapper " "Found entity 1: intro_qsys_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_mult_cell " "Found entity 1: intro_qsys_CPU_cpu_mult_cell" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_CPU_cpu_test_bench " "Found entity 1: intro_qsys_CPU_cpu_test_bench" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_SDRAM_controller_input_efifo_module " "Found entity 1: intro_qsys_SDRAM_controller_input_efifo_module" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030590 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_SDRAM_controller " "Found entity 2: intro_qsys_SDRAM_controller" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_altpll_0_dffpipe_l2c " "Found entity 1: intro_qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030598 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_altpll_0_stdsync_sv6 " "Found entity 2: intro_qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030598 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_altpll_0_altpll_pka2 " "Found entity 3: intro_qsys_altpll_0_altpll_pka2" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030598 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_altpll_0 " "Found entity 4: intro_qsys_altpll_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_irq_mapper " "Found entity 1: intro_qsys_irq_mapper" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: intro_qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030621 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_jtag_uart_scfifo_w " "Found entity 2: intro_qsys_jtag_uart_scfifo_w" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030621 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: intro_qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030621 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro_qsys_jtag_uart_scfifo_r " "Found entity 4: intro_qsys_jtag_uart_scfifo_r" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030621 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro_qsys_jtag_uart " "Found entity 5: intro_qsys_jtag_uart" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0 " "Found entity 1: intro_qsys_mm_interconnect_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_cmd_mux_005 " "Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030713 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router " "Found entity 2: intro_qsys_mm_interconnect_0_router" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030720 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_001 " "Found entity 2: intro_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030727 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_002 " "Found entity 2: intro_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030734 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_003 " "Found entity 2: intro_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030739 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_004 " "Found entity 2: intro_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030744 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_005 " "Found entity 2: intro_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel intro_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel intro_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at intro_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761846030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_router_008_default_decode " "Found entity 1: intro_qsys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030748 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro_qsys_mm_interconnect_0_router_008 " "Found entity 2: intro_qsys_mm_interconnect_0_router_008" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_sysid_qsys_0 " "Found entity 1: intro_qsys_sysid_qsys_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro_qsys_timer_0 " "Found entity 1: intro_qsys_timer_0" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intro_qsys/submodules/lcd_dma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/lcd_dma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_lcd_ctrl-comp " "Found design unit 1: dma_lcd_ctrl-comp" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030789 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_lcd_ctrl " "Found entity 1: dma_lcd_ctrl" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846030789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846030789 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(318) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761846030815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(328) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761846030815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(338) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761846030816 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "intro_qsys_sdram_controller.v(682) " "Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1761846030816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Intro " "Elaborating entity \"Intro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761846030970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys intro_qsys:inst " "Elaborating entity \"intro_qsys\" for hierarchy \"intro_qsys:inst\"" {  } { { "Intro.bdf" "inst" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 288 472 968 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846030977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU intro_qsys:inst\|intro_qsys_CPU:cpu " "Elaborating entity \"intro_qsys_CPU\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "cpu" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu " "Elaborating entity \"intro_qsys_CPU_cpu\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu.v" "cpu" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_test_bench intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_test_bench:the_intro_qsys_CPU_cpu_test_bench " "Elaborating entity \"intro_qsys_CPU_cpu_test_bench\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_test_bench:the_intro_qsys_CPU_cpu_test_bench\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_test_bench" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ic_data_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data " "Elaborating entity \"intro_qsys_CPU_cpu_ic_data_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ic_data" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846031711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846031711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ic_tag_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag " "Elaborating entity \"intro_qsys_CPU_cpu_ic_tag_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ic_tag" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846031883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846031883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_bht_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht " "Elaborating entity \"intro_qsys_CPU_cpu_bht_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_bht" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846031964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846032029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846032029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_register_bank_a_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a " "Elaborating entity \"intro_qsys_CPU_cpu_register_bank_a_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_register_bank_a" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846032165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846032165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_register_bank_b_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b " "Elaborating entity \"intro_qsys_CPU_cpu_register_bank_b_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_register_bank_b" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_mult_cell intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell " "Elaborating entity \"intro_qsys_CPU_cpu_mult_cell\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_mult_cell" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/master/EmbHard/project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846032349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846032349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/master/EmbHard/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846032992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846033972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_tag_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag " "Elaborating entity \"intro_qsys_CPU_cpu_dc_tag_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_tag" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846037654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846037654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_data_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data " "Elaborating entity \"intro_qsys_CPU_cpu_dc_data_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_data" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846037856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846037856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_dc_victim_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim " "Elaborating entity \"intro_qsys_CPU_cpu_dc_victim_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_dc_victim" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846037986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846038066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846038066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_debug intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_debug\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_debug" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_break intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_break\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_break" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_xbrk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_xbrk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_dbrk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_dbrk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_itrace intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_itrace\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_dtrace intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_dtrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_td_mode intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace\|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo\|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846038997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_pib intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_pib\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_pib" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_oci_im intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_oci_im\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_im" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_avalon_reg intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_avalon_reg\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_avalon_reg" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_nios2_ocimem intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem " "Elaborating entity \"intro_qsys_CPU_cpu_nios2_ocimem\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_ocimem" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_ociram_sp_ram_module intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram " "Elaborating entity \"intro_qsys_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "intro_qsys_CPU_cpu_ociram_sp_ram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846039431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846039431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem\|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_wrapper intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_wrapper\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_debug_slave_wrapper" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_tck intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_tck\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "the_intro_qsys_CPU_cpu_debug_slave_tck" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_CPU_cpu_debug_slave_sysclk intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"intro_qsys_CPU_cpu_debug_slave_sysclk\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "the_intro_qsys_CPU_cpu_debug_slave_sysclk" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" "intro_qsys_CPU_cpu_debug_slave_phy" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846039895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_SDRAM_controller intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller " "Elaborating entity \"intro_qsys_SDRAM_controller\" for hierarchy \"intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "sdram_controller" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_SDRAM_controller_input_efifo_module intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module " "Elaborating entity \"intro_qsys_SDRAM_controller_input_efifo_module\" for hierarchy \"intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "the_intro_qsys_SDRAM_controller_input_efifo_module" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0 " "Elaborating entity \"intro_qsys_altpll_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "altpll_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_stdsync_sv6 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"intro_qsys_altpll_0_stdsync_sv6\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "stdsync2" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_dffpipe_l2c intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"intro_qsys_altpll_0_dffpipe_l2c\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_stdsync_sv6:stdsync2\|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "dffpipe3" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_altpll_0_altpll_pka2 intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"intro_qsys_altpll_0_altpll_pka2\" for hierarchy \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "sd1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort intro_qsys:inst\|ParallelPort:gpio_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"intro_qsys:inst\|ParallelPort:gpio_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "gpio_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort intro_qsys:inst\|ParallelPort:gpio_lcd_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "gpio_lcd_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart " "Elaborating entity \"intro_qsys_jtag_uart\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "jtag_uart" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart_scfifo_w intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w " "Elaborating entity \"intro_qsys_jtag_uart_scfifo_w\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "the_intro_qsys_jtag_uart_scfifo_w" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "wfifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846040797 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761846040797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/master/EmbHard/project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846040889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846040889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846040922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846040922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/master/EmbHard/project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/master/EmbHard/project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846040971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846040971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846040981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846041085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/master/EmbHard/project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846041197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846041265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/master/EmbHard/project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_jtag_uart_scfifo_r intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r " "Elaborating entity \"intro_qsys_jtag_uart_scfifo_r\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "the_intro_qsys_jtag_uart_scfifo_r" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "intro_qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846041820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846041820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846041820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846041820 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761846041820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"intro_qsys:inst\|intro_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_lcd_ctrl intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0 " "Elaborating entity \"dma_lcd_ctrl\" for hierarchy \"intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "lcd_dma2_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_db_dma_reg_s lcd_dma2.vhd(68) " "Verilog HDL or VHDL warning at lcd_dma2.vhd(68): object \"lcd_db_dma_reg_s\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846041904 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "img_adress_reg_s lcd_dma2.vhd(233) " "VHDL Process Statement warning at lcd_dma2.vhd(233): signal \"img_adress_reg_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761846041907 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "img_size_reg_s lcd_dma2.vhd(234) " "VHDL Process Statement warning at lcd_dma2.vhd(234): signal \"img_size_reg_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761846041907 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_img_adress lcd_dma2.vhd(256) " "VHDL Process Statement warning at lcd_dma2.vhd(256): signal \"current_img_adress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761846041907 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_remaining_s lcd_dma2.vhd(257) " "VHDL Process Statement warning at lcd_dma2.vhd(257): signal \"cnt_remaining_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761846041907 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_remaining_s lcd_dma2.vhd(259) " "VHDL Process Statement warning at lcd_dma2.vhd(259): signal \"cnt_remaining_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761846041907 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_img_adress lcd_dma2.vhd(220) " "VHDL Process Statement warning at lcd_dma2.vhd(220): inferring latch(es) for signal or variable \"current_img_adress\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761846041908 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_remaining_s lcd_dma2.vhd(220) " "VHDL Process Statement warning at lcd_dma2.vhd(220): inferring latch(es) for signal or variable \"cnt_remaining_s\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761846041908 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dma_data_s lcd_dma2.vhd(220) " "VHDL Process Statement warning at lcd_dma2.vhd(220): inferring latch(es) for signal or variable \"dma_data_s\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761846041908 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[0\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[0\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041911 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[1\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[1\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041911 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[2\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[2\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[3\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[3\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[4\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[4\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[5\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[5\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[6\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[6\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[7\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[7\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[8\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[8\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[9\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[9\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[10\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[10\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[11\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[11\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[12\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[12\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[13\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[13\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[14\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[14\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dma_data_s\[15\] lcd_dma2.vhd(220) " "Inferred latch for \"dma_data_s\[15\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[0\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[0\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[1\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[1\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[2\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[2\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[3\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[3\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[4\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[4\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[5\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[5\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[6\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[6\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[7\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[7\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[8\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[8\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[9\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[9\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[10\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[10\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[11\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[11\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[12\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[12\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[13\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[13\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[14\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[14\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041913 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[15\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[15\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[16\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[16\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[17\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[17\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[18\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[18\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[19\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[19\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[20\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[20\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[21\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[21\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[22\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[22\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[23\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[23\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[24\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[24\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[25\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[25\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[26\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[26\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[27\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[27\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[28\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[28\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[29\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[29\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[30\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[30\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041914 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_remaining_s\[31\] lcd_dma2.vhd(220) " "Inferred latch for \"cnt_remaining_s\[31\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[0\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[0\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[1\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[1\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[2\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[2\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[3\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[3\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[4\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[4\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[5\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[5\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[6\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[6\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[7\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[7\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[8\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[8\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041915 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[9\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[9\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[10\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[10\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[11\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[11\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[12\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[12\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[13\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[13\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[14\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[14\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[15\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[15\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041916 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[16\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[16\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[17\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[17\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[18\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[18\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[19\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[19\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[20\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[20\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[21\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[21\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041917 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[22\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[22\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[23\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[23\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[24\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[24\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[25\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[25\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[26\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[26\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[27\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[27\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041918 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[28\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[28\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041919 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[29\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[29\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041919 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[30\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[30\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041919 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_img_adress\[31\] lcd_dma2.vhd(220) " "Inferred latch for \"current_img_adress\[31\]\" at lcd_dma2.vhd(220)" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846041919 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_sysid_qsys_0 intro_qsys:inst\|intro_qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"intro_qsys_sysid_qsys_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "sysid_qsys_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_timer_0 intro_qsys:inst\|intro_qsys_timer_0:timer_0 " "Elaborating entity \"intro_qsys_timer_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_timer_0:timer_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "timer_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846041988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "mm_interconnect_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_0_avalon_slave_0_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "lcd_dma2_0_avalon_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846042998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_agent" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router " "Elaborating entity \"intro_qsys_mm_interconnect_0_router\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router:router\|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_001_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_001:router_001\|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_002_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_002:router_002\|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_003 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_003\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_003" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_003_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_003:router_003\|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_004 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_004\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_004" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_004_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_004:router_004\|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_005_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_005:router_005\|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_008 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_008\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "router_008" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_router_008_default_decode intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"intro_qsys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_router_008:router_008\|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_demux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_cmd_mux_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_cmd_mux_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_demux_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_rsp_mux_002 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"intro_qsys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 3962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846043989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044183 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044184 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044185 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044262 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044262 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761846044262 "|Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "crosser" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_001 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_005 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro_qsys_irq_mapper intro_qsys:inst\|intro_qsys_irq_mapper:irq_mapper " "Elaborating entity \"intro_qsys_irq_mapper\" for hierarchy \"intro_qsys:inst\|intro_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "irq_mapper" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller_001" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller intro_qsys:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"intro_qsys:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/intro_qsys/intro_qsys.v" "rst_controller_002" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846044731 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_intro_qsys_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_intro_qsys_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "the_intro_qsys_CPU_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1761846046009 "|Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e824 " "Found entity 1: altsyncram_e824" {  } { { "db/altsyncram_e824.tdf" "" { Text "C:/master/EmbHard/project/db/altsyncram_e824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846049493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846049493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/master/EmbHard/project/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846049747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846049747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/master/EmbHard/project/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846049879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846049879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ii " "Found entity 1: cntr_8ii" {  } { { "db/cntr_8ii.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_8ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/master/EmbHard/project/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/master/EmbHard/project/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846050542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846050542 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846050901 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761846051061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.10.30.18:40:54 Progress: Loading sld2248ed6e/alt_sld_fab_wrapper_hw.tcl " "2025.10.30.18:40:54 Progress: Loading sld2248ed6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846054301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846056356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846056527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846059394 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761846060066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2248ed6e/alt_sld_fab.v" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846060540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846060540 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"intro_qsys:inst\|intro_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761846063975 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761846063975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761846066133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761846066133 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761846066133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761846066133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846066212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066212 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761846066212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/master/EmbHard/project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846066262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846066262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846066292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761846066292 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761846066292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/master/EmbHard/project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761846066339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846066339 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1761846067197 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1761846067197 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1761846067254 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1761846067254 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1761846067254 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1761846067254 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1761846067254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761846067269 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[7\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[7\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[7\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[7\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761846067413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[4\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[4\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[4\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[4\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761846067413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[5\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[5\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[5\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[5\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761846067413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[6\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[6\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[6\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[6\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761846067413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[1\] intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[1\] " "Converted the fan-out from the tri-state buffer \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ParPort\[1\]\" to the node \"intro_qsys:inst\|ParallelPort:gpio_lcd_0\|ReadData\[1\]\" into an OR gate" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1761846067413 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[0\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[10\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[11\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[12\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[13\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[14\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[15\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[16\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[17\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[18\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[19\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[1\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[20\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[21\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[22\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067413 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[23\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067429 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[24\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067429 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[25\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067429 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[27\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[28\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[29\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[2\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[30\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[31\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[3\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[4\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[5\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[6\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[7\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[8\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[9\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[10\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[11\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[12\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[13\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[14\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[15\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[16\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[17\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[18\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[19\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[1\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[20\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[21\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[22\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[23\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[24\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[25\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[26\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[27\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[28\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[29\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[2\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[30\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[31\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[3\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[4\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[5\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[6\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[7\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[8\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[9\] " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|current_img_adress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD " "Ports D and ENA on the latch are fed by the same signal intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.WAIT_LCD" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1761846067430 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1761846067430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 356 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 352 -1 0 } } { "db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v" 306 -1 0 } } { "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7658 -1 0 } } { "db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 2618 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 4045 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5910 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 7667 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v" 5829 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" 167 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v" 176 -1 0 } } { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761846067445 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761846067445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 648 168 344 664 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761846069165 "|Intro|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_CSn GND " "Pin \"LCD_CSn\" is stuck at GND" {  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 520 288 464 536 "LCD_CSn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761846069165 "|Intro|LCD_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761846069165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846069498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "510 " "510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761846072334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846072574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/master/EmbHard/project/output_files/Intro.map.smsg " "Generated suppressed messages file C:/master/EmbHard/project/output_files/Intro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846073446 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 360 364 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 360 of its 364 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1761846075765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761846075893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761846075893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9958 " "Implemented 9958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "51 " "Implemented 51 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9435 " "Implemented 9435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_RAMS" "417 " "Implemented 417 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761846076603 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1761846076603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761846076603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761846076683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 18:41:16 2025 " "Processing ended: Thu Oct 30 18:41:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761846076683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761846076683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761846076683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761846076683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761846077941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761846077957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 18:41:17 2025 " "Processing started: Thu Oct 30 18:41:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761846077957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761846077957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Intro -c Intro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Intro -c Intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761846077957 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761846078051 ""}
{ "Info" "0" "" "Project  = Intro" {  } {  } 0 0 "Project  = Intro" 0 0 "Fitter" 0 0 1761846078051 ""}
{ "Info" "0" "" "Revision = Intro" {  } {  } 0 0 "Revision = Intro" 0 0 "Fitter" 0 0 1761846078051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761846078241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761846078241 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Intro EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"Intro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761846078289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761846078341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761846078341 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1761846078369 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1761846078369 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1761846078369 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761846078553 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761846078559 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761846079031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761846079031 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761846079047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761846079047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761846079047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761846079047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761846079047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761846079047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761846079047 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1761846079555 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "The Timing Analyzer is analyzing 80 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1761846080706 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846080706 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1761846080706 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761846080829 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761846080833 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761846080849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_50M " "Node: Clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] Clk_50M " "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] is being clocked by Clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846080912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1761846080912 "|Intro|Clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[4\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[4\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846080912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1761846080912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846080912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1761846080912 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846081031 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846081031 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1761846081031 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846081031 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846081031 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846081031 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1761846081031 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1761846081031 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761846081031 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761846081031 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761846081031 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1761846081031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node Clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 352 256 424 368 "Clk_50M" "" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|intro_qsys_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 15972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector76~0  " "Automatically promoted node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector76~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 7906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 16218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 16057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 16079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA  " "Automatically promoted node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|WideOr5~0 " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|WideOr5~0" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 7738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector14~2 " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector14~2" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 8096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector17~0 " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector17~0" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 8102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|WideOr6~0 " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|WideOr6~0" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 11496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector10~3 " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|Selector10~3" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 11639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[133\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[133\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 19700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[133\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[133\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 19865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 59 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Automatically promoted node Reset~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node intro_qsys:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 8628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "Intro.bdf" "" { Schematic "C:/master/EmbHard/project/Intro.bdf" { { 560 232 400 576 "Reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 25251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "intro_qsys:inst\|intro_qsys_CPU:cpu\|intro_qsys_CPU_cpu:cpu\|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci\|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 3395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 6721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node intro_qsys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[16\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[16\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[24\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[24\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[10\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[10\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[26\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[26\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[7\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[7\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[23\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[23\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[15\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[15\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[31\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[31\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[18\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[18\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[11\] " "Destination node intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|avalon_read_data\[11\]" {  } { { "db/ip/intro_qsys/submodules/lcd_dma2.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 21574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 21595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 17245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 19542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node intro_qsys:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|ParallelPort:gpio_0\|iRegPort\[31\]~2 " "Destination node intro_qsys:inst\|ParallelPort:gpio_0\|iRegPort\[31\]~2" {  } { { "db/ip/intro_qsys/submodules/gpio.vhd" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 9412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node intro_qsys:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 8628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761846081621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node intro_qsys:inst\|intro_qsys_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 11501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761846081621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761846081621 ""}  } { { "db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" "" { Text "C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/project/" { { 0 { 0 ""} 0 2676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761846081621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761846082654 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761846082670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761846082670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761846082686 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1761846082718 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1761846082718 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1761846082718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761846082718 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761846082756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761846083742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1761846083758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1761846083758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1761846083758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1761846083758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1761846083758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1761846083758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761846083758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "/SS " "Node \"/SS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHzClk " "Node \"50MHzClk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "50MHzClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHzClk2 " "Node \"50MHzClk2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "50MHzClk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[0\] " "Node \"BUTTONS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[10\] " "Node \"BUTTONS\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[11\] " "Node \"BUTTONS\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[1\] " "Node \"BUTTONS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[2\] " "Node \"BUTTONS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[3\] " "Node \"BUTTONS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[4\] " "Node \"BUTTONS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[5\] " "Node \"BUTTONS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[6\] " "Node \"BUTTONS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[7\] " "Node \"BUTTONS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[8\] " "Node \"BUTTONS\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTONS\[9\] " "Node \"BUTTONS\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTONS\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[0\] " "Node \"B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[1\] " "Node \"B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[2\] " "Node \"B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[3\] " "Node \"B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[4\] " "Node \"B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[5\] " "Node \"B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[6\] " "Node \"B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[7\] " "Node \"B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[8\] " "Node \"B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B\[9\] " "Node \"B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAM_CTRL\[0\] " "Node \"CAM_CTRL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAM_CTRL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAM_CTRL\[1\] " "Node \"CAM_CTRL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAM_CTRL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_M " "Node \"CLK_M\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK " "Node \"DAC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[0\] " "Node \"G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[1\] " "Node \"G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[2\] " "Node \"G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[3\] " "Node \"G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[4\] " "Node \"G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[5\] " "Node \"G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[6\] " "Node \"G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[7\] " "Node \"G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[8\] " "Node \"G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G\[9\] " "Node \"G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSYNC " "Node \"HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MISO " "Node \"MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MOSI " "Node \"MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[0\] " "Node \"R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[1\] " "Node \"R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[2\] " "Node \"R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[3\] " "Node \"R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[4\] " "Node \"R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[5\] " "Node \"R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[6\] " "Node \"R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[7\] " "Node \"R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[8\] " "Node \"R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[9\] " "Node \"R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCLK " "Node \"SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL_CAM " "Node \"SCL_CAM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_CAM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDATA_CAM " "Node \"SDATA_CAM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA_CAM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[0\] " "Node \"SDRAM_ADR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[10\] " "Node \"SDRAM_ADR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[11\] " "Node \"SDRAM_ADR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[1\] " "Node \"SDRAM_ADR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[2\] " "Node \"SDRAM_ADR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[3\] " "Node \"SDRAM_ADR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[4\] " "Node \"SDRAM_ADR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[5\] " "Node \"SDRAM_ADR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[6\] " "Node \"SDRAM_ADR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[7\] " "Node \"SDRAM_ADR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[8\] " "Node \"SDRAM_ADR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADR\[9\] " "Node \"SDRAM_ADR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA2\[0\] " "Node \"SDRAM_BA2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA2\[1\] " "Node \"SDRAM_BA2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_n2 " "Node \"SDRAM_CAS_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE2 " "Node \"SDRAM_CKE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_n2 " "Node \"SDRAM_CS_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_Clk2 " "Node \"SDRAM_Clk2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Clk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM2\[0\] " "Node \"SDRAM_DQM2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM2\[1\] " "Node \"SDRAM_DQM2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[0\] " "Node \"SDRAM_DQR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[10\] " "Node \"SDRAM_DQR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[11\] " "Node \"SDRAM_DQR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[12\] " "Node \"SDRAM_DQR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[13\] " "Node \"SDRAM_DQR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[14\] " "Node \"SDRAM_DQR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[15\] " "Node \"SDRAM_DQR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[1\] " "Node \"SDRAM_DQR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[2\] " "Node \"SDRAM_DQR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[3\] " "Node \"SDRAM_DQR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[4\] " "Node \"SDRAM_DQR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[5\] " "Node \"SDRAM_DQR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[6\] " "Node \"SDRAM_DQR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[7\] " "Node \"SDRAM_DQR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[8\] " "Node \"SDRAM_DQR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQR\[9\] " "Node \"SDRAM_DQR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_n2 " "Node \"SDRAM_RAS_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_n2 " "Node \"SDRAM_WE_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[0\] " "Node \"SWITCHES\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[1\] " "Node \"SWITCHES\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[2\] " "Node \"SWITCHES\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[3\] " "Node \"SWITCHES\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[4\] " "Node \"SWITCHES\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[5\] " "Node \"SWITCHES\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCHES\[6\] " "Node \"SWITCHES\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCHES\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VSYNC " "Node \"VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1761846084488 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1761846084488 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761846084488 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1761846084520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761846086240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761846088170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761846088305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761846090755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761846090755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761846092008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/master/EmbHard/project/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 12 { 0 ""} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761846094960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761846094960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761846095707 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1761846095707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761846095707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761846095707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761846095978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761846096026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761846096677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761846096678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761846097637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761846099103 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1761846099982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/master/EmbHard/project/output_files/Intro.fit.smsg " "Generated suppressed messages file C:/master/EmbHard/project/output_files/Intro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761846100562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5688 " "Peak virtual memory: 5688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761846102499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 18:41:42 2025 " "Processing ended: Thu Oct 30 18:41:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761846102499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761846102499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761846102499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761846102499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761846103592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761846103602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 18:41:43 2025 " "Processing started: Thu Oct 30 18:41:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761846103602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761846103602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Intro -c Intro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Intro -c Intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761846103602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761846103966 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1761846105343 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761846105391 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1761846105439 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1761846105565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761846105628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 18:41:45 2025 " "Processing ended: Thu Oct 30 18:41:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761846105628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761846105628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761846105628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761846105628 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761846106376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761846106809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761846106825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 18:41:46 2025 " "Processing started: Thu Oct 30 18:41:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761846106825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761846106825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Intro -c Intro " "Command: quartus_sta Intro -c Intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761846106825 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761846106920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761846107329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761846107329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846107367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846107367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "The Timing Analyzer is analyzing 80 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1761846107711 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761846107902 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1761846107902 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761846108036 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761846108046 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.sdc " "Reading SDC File: 'c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761846108061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_50M " "Node: Clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] Clk_50M " "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] is being clocked by Clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846108109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846108109 "|Intro|Clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846108109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846108109 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846108109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846108109 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846108169 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846108169 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846108169 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846108169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846108169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846108169 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1761846108169 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761846108169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761846108172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.189 " "Worst-case setup slack is 42.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.189               0.000 altera_reserved_tck  " "   42.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846108219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846108219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.152 " "Worst-case recovery slack is 48.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.152               0.000 altera_reserved_tck  " "   48.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846108235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.464 " "Worst-case removal slack is 1.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 altera_reserved_tck  " "    1.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846108235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.556 " "Worst-case minimum pulse width slack is 49.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.556               0.000 altera_reserved_tck  " "   49.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846108235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846108235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.260 ns " "Worst Case Available Settling Time: 197.260 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846108299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846108299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761846108299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761846108341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761846109266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_50M " "Node: Clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] Clk_50M " "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] is being clocked by Clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846109751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846109751 "|Intro|Clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846109751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846109751 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846109751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846109751 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846109751 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846109751 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846109751 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846109751 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846109751 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846109751 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1761846109751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.873 " "Worst-case setup slack is 42.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.873               0.000 altera_reserved_tck  " "   42.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846109783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846109791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.423 " "Worst-case recovery slack is 48.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.423               0.000 altera_reserved_tck  " "   48.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846109791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.352 " "Worst-case removal slack is 1.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.352               0.000 altera_reserved_tck  " "    1.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846109799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480               0.000 altera_reserved_tck  " "   49.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846109799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846109799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.531 ns " "Worst Case Available Settling Time: 197.531 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846109863 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846109863 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761846109871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_50M " "Node: Clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] Clk_50M " "Register intro_qsys:inst\|intro_qsys_SDRAM_controller:sdram_controller\|m_addr\[8\] is being clocked by Clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846110150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846110150 "|Intro|Clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|cnt_remaining_s\[26\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.INIT_CNT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846110150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846110150 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Node: intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA " "Latch intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_data_s\[0\] is being clocked by intro_qsys:inst\|dma_lcd_ctrl:lcd_dma2_0\|dma_state_pres_s.DMA_WAIT_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1761846110150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1761846110150 "|Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846110150 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761846110150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846110150 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846110150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846110150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1761846110150 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1761846110150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.230 " "Worst-case setup slack is 46.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.230               0.000 altera_reserved_tck  " "   46.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846110171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846110171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.278 " "Worst-case recovery slack is 49.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.278               0.000 altera_reserved_tck  " "   49.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846110181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.697 " "Worst-case removal slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 altera_reserved_tck  " "    0.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846110181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.462 " "Worst-case minimum pulse width slack is 49.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761846110181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761846110181 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.697 ns " "Worst Case Available Settling Time: 198.697 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761846110261 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761846110261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761846110601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761846110601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761846110707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 18:41:50 2025 " "Processing ended: Thu Oct 30 18:41:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761846110707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761846110707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761846110707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761846110707 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 317 s " "Quartus Prime Full Compilation was successful. 0 errors, 317 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761846111567 ""}
