-- VHDL for IBM SMS ALD page 15.62.08.1
-- Title: GATE CONSOLE TO ASSEMBLY
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/26/2020 9:21:21 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_62_08_1_GATE_CONSOLE_TO_ASSEMBLY is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ALTER_ROUTINE:	 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		MS_STORAGE_SCAN_LOAD:	 in STD_LOGIC;
		MS_GATE_CONSOLE_TO_ASSEMBLY:	 out STD_LOGIC);
end ALD_15_62_08_1_GATE_CONSOLE_TO_ASSEMBLY;

architecture behavioral of ALD_15_62_08_1_GATE_CONSOLE_TO_ASSEMBLY is 

	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_H: STD_LOGIC;

begin

	OUT_3C_C <= NOT(MS_ALTER_ROUTINE AND MS_ADDRESS_SET_ROUTINE AND MS_STORAGE_SCAN_LOAD );

	SMS_AEK_2C: entity SMS_AEK
	    port map (
		IN1 => OUT_3C_C,	-- Pin P
		OUT1 => OUT_2C_H,
		IN2 => OPEN );


	MS_GATE_CONSOLE_TO_ASSEMBLY <= OUT_2C_H;


end;
