$date
	Sat May 14 00:19:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " res [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 "
0!
$end
#20
b0 "
1!
#40
0!
#60
b10000 "
1!
#80
0!
#100
b100000 "
1!
