
# Hands-on labs
[[**Home**](https://github.com/lpacher/fphd)] [[**Back**](https://github.com/lpacher/fphd)]


* **Lab 0**<br />
[Setup the development environment for Linux/Windows operating systems.](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab0)

* **Lab 1**<br/>
[Simulate a simple inverter in VHDL](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab1)

* **Lab 2**<br/>
[Fundamental logic gates](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab2)

* **Lab 3**<br />
[Different coding styles for a 2:1 multiplexer.](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab3)

* **Lab 5**<br />
[The Xilinx Vivado FPGA implementation flow on a simple RTL design.](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab5)

* **Lab 6**<br />
[Introduction to sequential circuits: D-latch and D-FlipFlop in VHDL. Synchronous vs asynchronous reset.<br />
Implementation of 4-bit asynchronous and synchronous counters using structural code. Behavioral implementation.](
https://github.com/lpacher/fphd/tree/master/fpga/labs/lab6)

