#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018930547210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000189304715e0 .scope module, "top_level" "top_level" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "sw";
    .port_info 1 /INPUT 1 "clk_100mhz";
    .port_info 2 /INPUT 1 "uart_rxd";
    .port_info 3 /INPUT 4 "btn";
    .port_info 4 /OUTPUT 3 "rgb0";
    .port_info 5 /OUTPUT 3 "rgb1";
    .port_info 6 /OUTPUT 1 "uart_txd";
    .port_info 7 /OUTPUT 16 "led";
P_00000189306afc30 .param/l "BIT_DEPTH" 0 3 23, +C4<00000000000000000000000000001000>;
P_00000189306afc68 .param/l "HEIGHT" 0 3 22, +C4<00000000000000000000000001000000>;
P_00000189306afca0 .param/l "WIDTH" 0 3 21, +C4<00000000000000000000000001000000>;
enum00000189304aef30 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
L_00000189306babd0 .functor AND 1, L_00000189307ee290, L_00000189307edc50, C4<1>, C4<1>;
L_00000189306bacb0 .functor AND 1, L_00000189307ee470, L_00000189307ee790, C4<1>, C4<1>;
L_00000189306bb570 .functor AND 1, L_00000189307eefb0, L_00000189307ee650, C4<1>, C4<1>;
L_00000189306ba700 .functor AND 1, L_00000189307ece90, L_00000189307ef4b0, C4<1>, C4<1>;
L_00000189306ba770 .functor AND 1, L_00000189307ecf30, L_00000189307ed070, C4<1>, C4<1>;
L_00000189306ba7e0 .functor AND 1, L_00000189307ed1b0, L_00000189307ed250, C4<1>, C4<1>;
L_00000189306b9eb0 .functor AND 1, L_00000189307efff0, L_00000189307f15d0, C4<1>, C4<1>;
L_00000189306b9f20 .functor AND 1, L_00000189307f03b0, L_00000189307f0ef0, C4<1>, C4<1>;
L_00000189306bae00 .functor AND 1, L_00000189307f17b0, L_00000189307f1710, C4<1>, C4<1>;
v00000189307e5080_0 .net "O1L1_pixel_in", 7 0, v00000189307d3880_0;  1 drivers
v00000189307e4040_0 .net "O1L1_pixel_out", 7 0, L_00000189306b9f90;  1 drivers
v00000189307e3d20_0 .net "O1L1_read_addr", 11 0, L_00000189307ef050;  1 drivers
v00000189307e31e0_0 .net "O1L1_txd", 0 0, v00000189307dbdb0_0;  1 drivers
v00000189307e44a0_0 .net "O1L1_write_addr", 11 0, v00000189307d2a20_0;  1 drivers
v00000189307e3dc0_0 .net "O1L1_write_valid", 0 0, v00000189307d31a0_0;  1 drivers
v00000189307e4720_0 .net "O1L2_pixel_in", 7 0, v00000189307d3920_0;  1 drivers
v00000189307e45e0_0 .net "O1L2_pixel_out", 7 0, L_00000189306ba380;  1 drivers
v00000189307e3280_0 .net "O1L2_read_addr", 11 0, L_00000189307ef230;  1 drivers
v00000189307e3460_0 .net "O1L2_txd", 0 0, v00000189307ded30_0;  1 drivers
v00000189307e3f00_0 .net "O1L2_write_addr", 11 0, v00000189307d3240_0;  1 drivers
v00000189307e3fa0_0 .net "O1L2_write_valid", 0 0, v00000189307d3ec0_0;  1 drivers
v00000189307e4680_0 .net "O1L3_pixel_in", 7 0, v00000189307d3e20_0;  1 drivers
v00000189307e4ae0_0 .net "O1L3_pixel_out", 7 0, L_00000189306ba850;  1 drivers
v00000189307e4a40_0 .net "O1L3_read_addr", 11 0, L_00000189307ee6f0;  1 drivers
v00000189307e40e0_0 .net "O1L3_txd", 0 0, v00000189307df4b0_0;  1 drivers
v00000189307e4c20_0 .net "O1L3_write_addr", 11 0, v00000189307d32e0_0;  1 drivers
v00000189307e4d60_0 .net "O1L3_write_valid", 0 0, v00000189307d3380_0;  1 drivers
v00000189307e4ea0_0 .net "O2L1_pixel_in", 7 0, v00000189307da370_0;  1 drivers
v00000189307e5d00_0 .net "O2L1_pixel_out", 7 0, L_00000189306ba000;  1 drivers
v00000189307e5800_0 .net "O2L1_read_addr", 9 0, L_00000189307ef5f0;  1 drivers
v00000189307e65c0_0 .net "O2L1_txd", 0 0, v00000189307dde30_0;  1 drivers
v00000189307e6020_0 .net "O2L1_write_addr", 9 0, v00000189307d8390_0;  1 drivers
v00000189307e6fc0_0 .net "O2L1_write_valid", 0 0, v00000189307da410_0;  1 drivers
v00000189307e7420_0 .net "O2L2_pixel_in", 7 0, v00000189307d8e30_0;  1 drivers
v00000189307e5300_0 .net "O2L2_pixel_out", 7 0, L_00000189306bb3b0;  1 drivers
v00000189307e6980_0 .net "O2L2_read_addr", 9 0, L_00000189307ed110;  1 drivers
v00000189307e7920_0 .net "O2L2_txd", 0 0, v00000189307e0090_0;  1 drivers
v00000189307e6a20_0 .net "O2L2_write_addr", 9 0, v00000189307d8cf0_0;  1 drivers
v00000189307e6ac0_0 .net "O2L2_write_valid", 0 0, v00000189307d9bf0_0;  1 drivers
v00000189307e53a0_0 .net "O2L3_pixel_in", 7 0, v00000189307da550_0;  1 drivers
v00000189307e5440_0 .net "O2L3_pixel_out", 7 0, L_00000189306baa80;  1 drivers
v00000189307e56c0_0 .net "O2L3_read_addr", 9 0, L_00000189307f0310;  1 drivers
v00000189307e7380_0 .net "O2L3_txd", 0 0, v00000189307e1a20_0;  1 drivers
v00000189307e74c0_0 .net "O2L3_write_addr", 9 0, v00000189307d9c90_0;  1 drivers
v00000189307e6b60_0 .net "O2L3_write_valid", 0 0, v00000189307d96f0_0;  1 drivers
v00000189307e6e80_0 .net "O3L1_pixel_in", 7 0, v00000189307d98d0_0;  1 drivers
v00000189307e62a0_0 .net "O3L1_pixel_out", 7 0, L_00000189306baaf0;  1 drivers
v00000189307e7240_0 .net "O3L1_read_addr", 7 0, L_00000189307f1170;  1 drivers
v00000189307e5260_0 .net "O3L1_txd", 0 0, v00000189307e06c0_0;  1 drivers
v00000189307e5c60_0 .net "O3L1_write_addr", 7 0, v00000189307da7d0_0;  1 drivers
v00000189307e6340_0 .net "O3L1_write_valid", 0 0, v00000189307d8430_0;  1 drivers
v00000189307e6700_0 .net "O3L2_pixel_in", 7 0, v00000189307da870_0;  1 drivers
v00000189307e6f20_0 .net "O3L2_pixel_out", 7 0, L_00000189306b9ba0;  1 drivers
v00000189307e72e0_0 .net "O3L2_read_addr", 7 0, L_00000189307f1d50;  1 drivers
v00000189307e63e0_0 .net "O3L2_txd", 0 0, v00000189307e29c0_0;  1 drivers
v00000189307e5da0_0 .net "O3L2_write_addr", 7 0, v00000189307da9b0_0;  1 drivers
v00000189307e6c00_0 .net "O3L2_write_valid", 0 0, v00000189307d82f0_0;  1 drivers
v00000189307e7060_0 .net "O3L3_pixel_in", 7 0, v00000189307d8250_0;  1 drivers
v00000189307e7560_0 .net "O3L3_pixel_out", 7 0, L_00000189306bb180;  1 drivers
v00000189307e54e0_0 .net "O3L3_read_addr", 7 0, L_00000189307f1850;  1 drivers
v00000189307e7740_0 .net "O3L3_txd", 0 0, v00000189307e3500_0;  1 drivers
v00000189307e5e40_0 .net "O3L3_write_addr", 7 0, v00000189307d84d0_0;  1 drivers
v00000189307e6ca0_0 .net "O3L3_write_valid", 0 0, v00000189307d87f0_0;  1 drivers
L_00000189307f4838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307e5580_0 .net/2s *"_ivl_118", 0 0, L_00000189307f4838;  1 drivers
L_00000189307f4880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307e58a0_0 .net/2s *"_ivl_122", 31 0, L_00000189307f4880;  1 drivers
v00000189307e7600_0 .net *"_ivl_124", 0 0, L_00000189307ef550;  1 drivers
L_00000189307f48c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000189307e76a0_0 .net/2s *"_ivl_128", 31 0, L_00000189307f48c8;  1 drivers
v00000189307e60c0_0 .net *"_ivl_13", 0 0, v00000189307ec030_0;  1 drivers
v00000189307e6d40_0 .net *"_ivl_130", 0 0, L_00000189307ee1f0;  1 drivers
L_00000189307f4910 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000189307e6840_0 .net/2s *"_ivl_134", 31 0, L_00000189307f4910;  1 drivers
v00000189307e77e0_0 .net *"_ivl_136", 0 0, L_00000189307ed930;  1 drivers
L_00000189307f4958 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000189307e7880_0 .net/2s *"_ivl_140", 31 0, L_00000189307f4958;  1 drivers
v00000189307e5bc0_0 .net *"_ivl_142", 0 0, L_00000189307ed9d0;  1 drivers
L_00000189307f49a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000189307e79c0_0 .net/2s *"_ivl_146", 31 0, L_00000189307f49a0;  1 drivers
v00000189307e5620_0 .net *"_ivl_148", 0 0, L_00000189307eed30;  1 drivers
L_00000189307f49e8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000189307e6160_0 .net/2s *"_ivl_152", 31 0, L_00000189307f49e8;  1 drivers
v00000189307e5760_0 .net *"_ivl_154", 0 0, L_00000189307edd90;  1 drivers
L_00000189307f4a30 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000189307e5940_0 .net/2s *"_ivl_158", 31 0, L_00000189307f4a30;  1 drivers
v00000189307e59e0_0 .net *"_ivl_160", 0 0, L_00000189307ee510;  1 drivers
L_00000189307f4a78 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000189307e7100_0 .net/2s *"_ivl_164", 31 0, L_00000189307f4a78;  1 drivers
v00000189307e6660_0 .net *"_ivl_166", 0 0, L_00000189307ef190;  1 drivers
L_00000189307f4ac0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000189307e68e0_0 .net/2s *"_ivl_170", 31 0, L_00000189307f4ac0;  1 drivers
v00000189307e67a0_0 .net *"_ivl_172", 0 0, L_00000189307eef10;  1 drivers
L_00000189307f4b08 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000189307e5ee0_0 .net/2s *"_ivl_176", 31 0, L_00000189307f4b08;  1 drivers
v00000189307e5f80_0 .net *"_ivl_178", 0 0, L_00000189307ee150;  1 drivers
L_00000189307f4b50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000189307e5a80_0 .net/2s *"_ivl_180", 31 0, L_00000189307f4b50;  1 drivers
v00000189307e5b20_0 .net *"_ivl_182", 0 0, L_00000189307ee290;  1 drivers
L_00000189307f4b98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000189307e6480_0 .net/2s *"_ivl_184", 31 0, L_00000189307f4b98;  1 drivers
v00000189307e71a0_0 .net *"_ivl_186", 0 0, L_00000189307edc50;  1 drivers
L_00000189307f4be0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000189307e6200_0 .net/2s *"_ivl_192", 31 0, L_00000189307f4be0;  1 drivers
v00000189307e6520_0 .net *"_ivl_194", 0 0, L_00000189307ee470;  1 drivers
L_00000189307f4c28 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000189307e6de0_0 .net/2s *"_ivl_196", 31 0, L_00000189307f4c28;  1 drivers
v00000189307e7c40_0 .net *"_ivl_198", 0 0, L_00000189307ee790;  1 drivers
L_00000189307f4c70 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000189307e7a60_0 .net/2s *"_ivl_204", 31 0, L_00000189307f4c70;  1 drivers
v00000189307e7b00_0 .net *"_ivl_206", 0 0, L_00000189307eefb0;  1 drivers
L_00000189307f4cb8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000189307e8000_0 .net/2s *"_ivl_208", 31 0, L_00000189307f4cb8;  1 drivers
v00000189307e7ba0_0 .net *"_ivl_210", 0 0, L_00000189307ee650;  1 drivers
L_00000189307f4d00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000189307e7f60_0 .net/2s *"_ivl_216", 31 0, L_00000189307f4d00;  1 drivers
v00000189307e7ce0_0 .net *"_ivl_218", 0 0, L_00000189307ece90;  1 drivers
L_00000189307f4d48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000189307e80a0_0 .net/2s *"_ivl_220", 31 0, L_00000189307f4d48;  1 drivers
v00000189307e7d80_0 .net *"_ivl_222", 0 0, L_00000189307ef4b0;  1 drivers
L_00000189307f4d90 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000189307e8140_0 .net/2s *"_ivl_228", 31 0, L_00000189307f4d90;  1 drivers
v00000189307e7e20_0 .net *"_ivl_230", 0 0, L_00000189307ecf30;  1 drivers
L_00000189307f4dd8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000189307e7ec0_0 .net/2s *"_ivl_232", 31 0, L_00000189307f4dd8;  1 drivers
v00000189307eac30_0 .net *"_ivl_234", 0 0, L_00000189307ed070;  1 drivers
L_00000189307f4e20 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000189307ec3f0_0 .net/2s *"_ivl_240", 31 0, L_00000189307f4e20;  1 drivers
v00000189307ec5d0_0 .net *"_ivl_242", 0 0, L_00000189307ed1b0;  1 drivers
L_00000189307f4e68 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000189307eb590_0 .net/2s *"_ivl_244", 31 0, L_00000189307f4e68;  1 drivers
v00000189307ec210_0 .net *"_ivl_246", 0 0, L_00000189307ed250;  1 drivers
L_00000189307f4eb0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000189307ebd10_0 .net/2s *"_ivl_252", 31 0, L_00000189307f4eb0;  1 drivers
v00000189307eb9f0_0 .net *"_ivl_254", 0 0, L_00000189307efff0;  1 drivers
L_00000189307f4ef8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000189307ea870_0 .net/2s *"_ivl_256", 31 0, L_00000189307f4ef8;  1 drivers
v00000189307eb130_0 .net *"_ivl_258", 0 0, L_00000189307f15d0;  1 drivers
L_00000189307f4f40 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000189307eb4f0_0 .net/2s *"_ivl_264", 31 0, L_00000189307f4f40;  1 drivers
v00000189307eb3b0_0 .net *"_ivl_266", 0 0, L_00000189307f03b0;  1 drivers
L_00000189307f4f88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000189307ecb70_0 .net/2s *"_ivl_268", 31 0, L_00000189307f4f88;  1 drivers
v00000189307ebf90_0 .net *"_ivl_270", 0 0, L_00000189307f0ef0;  1 drivers
L_00000189307f4fd0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000189307eb630_0 .net/2s *"_ivl_276", 31 0, L_00000189307f4fd0;  1 drivers
v00000189307eab90_0 .net *"_ivl_278", 0 0, L_00000189307f17b0;  1 drivers
L_00000189307f5018 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000189307eb1d0_0 .net/2s *"_ivl_280", 31 0, L_00000189307f5018;  1 drivers
v00000189307eca30_0 .net *"_ivl_282", 0 0, L_00000189307f1710;  1 drivers
o000001893076ccb8 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v00000189307ecad0_0 name=_ivl_298
v00000189307eaf50_0 .net *"_ivl_9", 0 0, v00000189307ebef0_0;  1 drivers
o000001893076cd18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000189307eb270_0 .net "btn", 3 0, o000001893076cd18;  0 drivers
v00000189307ea910_0 .var "btn_edge", 0 0;
v00000189307eb810_0 .net "btn_pulse", 0 0, L_00000189306ba620;  1 drivers
o000001893075e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307ecdf0_0 .net "clk_100mhz", 0 0, o000001893075e0d8;  0 drivers
v00000189307ebef0_0 .var "full_image_received", 0 0;
v00000189307ec8f0_0 .net "led", 15 0, L_00000189307f0130;  1 drivers
v00000189307eb450_0 .var "old_btn_pulse", 0 0;
v00000189307ecc10_0 .var "old_valid_o", 0 0;
v00000189307eba90_0 .var "pixel_addr", 13 0;
v00000189307ec670_0 .net "pixel_in", 7 0, L_00000189306b9b30;  1 drivers
v00000189307eb090_0 .net "pyramid_done", 0 0, v00000189307db8b0_0;  1 drivers
v00000189307ec030_0 .var "pyramid_done_latched", 0 0;
v00000189307ec2b0_0 .net "read_addr", 11 0, v00000189307dac30_0;  1 drivers
v00000189307eb6d0_0 .net "read_addr_valid", 0 0, v00000189307db4f0_0;  1 drivers
L_00000189307f2ea0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000189307eacd0_0 .net "rgb0", 2 0, L_00000189307f2ea0;  1 drivers
L_00000189307f2e58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000189307eb8b0_0 .net "rgb1", 2 0, L_00000189307f2e58;  1 drivers
v00000189307ec990_0 .net "rx_data", 7 0, v00000189307e4fe0_0;  1 drivers
v00000189307eaeb0_0 .var "start_pyramid", 0 0;
v00000189307eb310_0 .var/2s "state", 31 0;
v00000189307ec170_0 .var/2s "state_prev", 31 0;
o000001893076cf58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000189307eccb0_0 .net "sw", 15 0, o000001893076cf58;  0 drivers
v00000189307ec350_0 .net "sys_rst", 0 0, L_00000189307ed570;  1 drivers
v00000189307ebb30_0 .net "tx_img_busy_O1L1", 0 0, v00000189307dbf90_0;  1 drivers
v00000189307ec0d0_0 .net "tx_img_busy_O1L2", 0 0, v00000189307dedd0_0;  1 drivers
v00000189307eb770_0 .net "tx_img_busy_O1L3", 0 0, v00000189307df690_0;  1 drivers
v00000189307ec490_0 .net "tx_img_busy_O2L1", 0 0, v00000189307dea10_0;  1 drivers
v00000189307ebe50_0 .net "tx_img_busy_O2L2", 0 0, v00000189307e0da0_0;  1 drivers
v00000189307ea9b0_0 .net "tx_img_busy_O2L3", 0 0, v00000189307e0f80_0;  1 drivers
v00000189307ebbd0_0 .net "tx_img_busy_O3L1", 0 0, v00000189307e08a0_0;  1 drivers
v00000189307eb950_0 .net "tx_img_busy_O3L2", 0 0, v00000189307e3a00_0;  1 drivers
v00000189307ec530_0 .net "tx_img_busy_O3L3", 0 0, v00000189307e3b40_0;  1 drivers
o000001893076c088 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307ecd50_0 .net "uart_rxd", 0 0, o000001893076c088;  0 drivers
v00000189307ea690_0 .var "uart_txd", 0 0;
v00000189307ebdb0_0 .net "valid_o", 0 0, v00000189307e2b00_0;  1 drivers
v00000189307ea730_0 .var "valid_o_edge", 0 0;
L_00000189307ed570 .part o000001893076cd18, 0, 1;
L_00000189307ee330 .part v00000189307eba90_0, 0, 12;
L_00000189307ee0b0 .part o000001893076cd18, 1, 1;
L_00000189307ef550 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4880;
L_00000189307ee1f0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f48c8;
L_00000189307ed930 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4910;
L_00000189307ed9d0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4958;
L_00000189307eed30 .cmp/eq 32, v00000189307eb310_0, L_00000189307f49a0;
L_00000189307edd90 .cmp/eq 32, v00000189307eb310_0, L_00000189307f49e8;
L_00000189307ee510 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4a30;
L_00000189307ef190 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4a78;
L_00000189307eef10 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4ac0;
L_00000189307ee150 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4b08;
L_00000189307ee290 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4b50;
L_00000189307edc50 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4b98;
L_00000189307ef050 .part v00000189307dbef0_0, 0, 12;
L_00000189307ee470 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4be0;
L_00000189307ee790 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4c28;
L_00000189307ef230 .part v00000189307dd750_0, 0, 12;
L_00000189307eefb0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4c70;
L_00000189307ee650 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4cb8;
L_00000189307ee6f0 .part v00000189307df0f0_0, 0, 12;
L_00000189307ece90 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4d00;
L_00000189307ef4b0 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4d48;
L_00000189307ef5f0 .part v00000189307dd390_0, 0, 10;
L_00000189307ecf30 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4d90;
L_00000189307ed070 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4dd8;
L_00000189307ed110 .part v00000189307e2420_0, 0, 10;
L_00000189307ed1b0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4e20;
L_00000189307ed250 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4e68;
L_00000189307f0310 .part v00000189307e2060_0, 0, 10;
L_00000189307efff0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4eb0;
L_00000189307f15d0 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4ef8;
L_00000189307f1170 .part v00000189307e2880_0, 0, 8;
L_00000189307f03b0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4f40;
L_00000189307f0ef0 .cmp/ne 32, v00000189307ec170_0, L_00000189307f4f88;
L_00000189307f1d50 .part v00000189307e0260_0, 0, 8;
L_00000189307f17b0 .cmp/eq 32, v00000189307eb310_0, L_00000189307f4fd0;
L_00000189307f1710 .cmp/ne 32, v00000189307ec170_0, L_00000189307f5018;
L_00000189307f1850 .part v00000189307e2a60_0, 0, 8;
LS_00000189307f0130_0_0 .concat [ 1 1 1 1], v00000189307ebef0_0, v00000189307ec030_0, L_00000189307ef550, L_00000189307ee1f0;
LS_00000189307f0130_0_4 .concat [ 1 1 1 1], L_00000189307ed930, L_00000189307ed9d0, L_00000189307eed30, L_00000189307edd90;
LS_00000189307f0130_0_8 .concat [ 1 1 1 1], L_00000189307ee510, L_00000189307ef190, L_00000189307eef10, L_00000189307ee150;
LS_00000189307f0130_0_12 .concat [ 3 1 0 0], o000001893076ccb8, L_00000189307f4838;
L_00000189307f0130 .concat [ 4 4 4 4], LS_00000189307f0130_0_0, LS_00000189307f0130_0_4, LS_00000189307f0130_0_8, LS_00000189307f0130_0_12;
S_000001893051ae20 .scope module, "btn1_db" "debouncer" 3 404, 4 6 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "dirty_in";
    .port_info 3 /OUTPUT 1 "clean_out";
P_00000189304ae530 .param/l "CLK_PERIOD_NS" 0 4 6, +C4<00000000000000000000000000001010>;
P_00000189304ae568 .param/l "COUNTER_MAX" 0 4 13, +C4<00000000000001111010000100100000>;
P_00000189304ae5a0 .param/l "COUNTER_SIZE" 0 4 14, +C4<00000000000000000000000000010011>;
P_00000189304ae5d8 .param/l "DEBOUNCE_TIME_MS" 0 4 7, +C4<00000000000000000000000000000101>;
L_00000189306ba620 .functor BUFZ 1, v0000018930740830_0, C4<0>, C4<0>, C4<0>;
v0000018930740650_0 .net "clean_out", 0 0, L_00000189306ba620;  alias, 1 drivers
v00000189307410f0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930740790_0 .var "counter", 18 0;
v0000018930740830_0 .var "current", 0 0;
v0000018930740b50_0 .net "dirty_in", 0 0, L_00000189307ee0b0;  1 drivers
v0000018930741cd0_0 .var "old_dirty_in", 0 0;
v0000018930740970_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
E_0000018930700860 .event posedge, v00000189307410f0_0;
S_000001893051afb0 .scope module, "o1_l1" "xilinx_true_dual_port_read_first_2_clock_ram" 3 114, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001893051b140 .param/str "INIT_FILE" 0 5 14, "\000";
P_000001893051b178 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001893051b1b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001893051b1e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018930741370 .array "BRAM", 0 4095, 7 0;
v0000018930740bf0_0 .net "addra", 11 0, v00000189307d2a20_0;  alias, 1 drivers
v0000018930740e70_0 .net "addrb", 11 0, L_00000189307ef050;  alias, 1 drivers
v0000018930740d30_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930740dd0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930740fb0_0 .net "dina", 7 0, v00000189307d3880_0;  alias, 1 drivers
o000001893075e438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018930741230_0 .net "dinb", 7 0, o000001893075e438;  0 drivers
v0000018930741050_0 .net "douta", 7 0, L_00000189306b9c80;  1 drivers
v00000189307415f0_0 .net "doutb", 7 0, L_00000189306b9f90;  alias, 1 drivers
L_00000189307f30e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930741690_0 .net "ena", 0 0, L_00000189307f30e0;  1 drivers
L_00000189307f3128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930741730_0 .net "enb", 0 0, L_00000189307f3128;  1 drivers
v00000189307417d0_0 .var/i "idx", 31 0;
v0000018930741910_0 .var "ram_data_a", 7 0;
v000001893065af40_0 .var "ram_data_b", 7 0;
L_00000189307f3170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893065a860_0 .net "regcea", 0 0, L_00000189307f3170;  1 drivers
L_00000189307f31b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893065a900_0 .net "regceb", 0 0, L_00000189307f31b8;  1 drivers
v000001893065a040_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v0000018930659460_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v000001893065a540_0 .net "wea", 0 0, v00000189307d31a0_0;  alias, 1 drivers
L_00000189307f3098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189306595a0_0 .net "web", 0 0, L_00000189307f3098;  1 drivers
S_00000189304a15e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_000001893051afb0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189304a15e0
v0000018930741e10_0 .var/i "depth", 31 0;
TD_top_level.o1_l1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000018930741e10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018930741e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018930741e10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000189304a1770 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_000001893051afb0;
 .timescale -9 -12;
v0000018930741190_0 .var/i "ram_index", 31 0;
S_000001893042e370 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_000001893051afb0;
 .timescale -9 -12;
L_00000189306b9c80 .functor BUFZ 8, v0000018930740a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306b9f90 .functor BUFZ 8, v0000018930740150_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018930740a10_0 .var "douta_reg", 7 0;
v0000018930740150_0 .var "doutb_reg", 7 0;
S_000001893042e500 .scope module, "o1_l2" "xilinx_true_dual_port_read_first_2_clock_ram" 3 141, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001893042e690 .param/str "INIT_FILE" 0 5 14, "\000";
P_000001893042e6c8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001893042e700 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001893042e738 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001893065a720 .array "BRAM", 0 4095, 7 0;
v0000018930659780_0 .net "addra", 11 0, v00000189307d3240_0;  alias, 1 drivers
v00000189306598c0_0 .net "addrb", 11 0, L_00000189307ef230;  alias, 1 drivers
v000001893065a5e0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189306591e0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v000001893065a2c0_0 .net "dina", 7 0, v00000189307d3920_0;  alias, 1 drivers
o000001893075eaf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018930659a00_0 .net "dinb", 7 0, o000001893075eaf8;  0 drivers
v0000018930659fa0_0 .net "douta", 7 0, L_00000189306ba310;  1 drivers
v000001893065a180_0 .net "doutb", 7 0, L_00000189306ba380;  alias, 1 drivers
L_00000189307f3248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893065a400_0 .net "ena", 0 0, L_00000189307f3248;  1 drivers
L_00000189307f3290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893065ab80_0 .net "enb", 0 0, L_00000189307f3290;  1 drivers
v000001893065acc0_0 .var/i "idx", 31 0;
v000001893067a2c0_0 .var "ram_data_a", 7 0;
v000001893067b120_0 .var "ram_data_b", 7 0;
L_00000189307f32d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893067a360_0 .net "regcea", 0 0, L_00000189307f32d8;  1 drivers
L_00000189307f3320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893067a720_0 .net "regceb", 0 0, L_00000189307f3320;  1 drivers
v000001893067a4a0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v0000018930679820_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v0000018930679640_0 .net "wea", 0 0, v00000189307d3ec0_0;  alias, 1 drivers
L_00000189307f3200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001893067ac20_0 .net "web", 0 0, L_00000189307f3200;  1 drivers
S_000001893051e2c0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_000001893042e500;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001893051e2c0
v0000018930659c80_0 .var/i "depth", 31 0;
TD_top_level.o1_l2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000018930659c80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000018930659c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018930659c80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001893051e450 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_000001893042e500;
 .timescale -9 -12;
v0000018930659e60_0 .var/i "ram_index", 31 0;
S_0000018930425150 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_000001893042e500;
 .timescale -9 -12;
L_00000189306ba310 .functor BUFZ 8, v000001893065a220_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba380 .functor BUFZ 8, v000001893065a360_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001893065a220_0 .var "douta_reg", 7 0;
v000001893065a360_0 .var "doutb_reg", 7 0;
S_00000189304252e0 .scope module, "o1_l3" "xilinx_true_dual_port_read_first_2_clock_ram" 3 168, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930425470 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189304254a8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000189304254e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018930425518 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001893067a5e0 .array "BRAM", 0 4095, 7 0;
v000001893067aae0_0 .net "addra", 11 0, v00000189307d32e0_0;  alias, 1 drivers
v000001893067a680_0 .net "addrb", 11 0, L_00000189307ee6f0;  alias, 1 drivers
v000001893067ab80_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930679dc0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930679500_0 .net "dina", 7 0, v00000189307d3e20_0;  alias, 1 drivers
o000001893075f1b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189306795a0_0 .net "dinb", 7 0, o000001893075f1b8;  0 drivers
v0000018930679be0_0 .net "douta", 7 0, L_00000189306ba460;  1 drivers
v0000018930679c80_0 .net "doutb", 7 0, L_00000189306ba850;  alias, 1 drivers
L_00000189307f33b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930679d20_0 .net "ena", 0 0, L_00000189307f33b0;  1 drivers
L_00000189307f33f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930679e60_0 .net "enb", 0 0, L_00000189307f33f8;  1 drivers
v0000018930638b30_0 .var/i "idx", 31 0;
v0000018930638950_0 .var "ram_data_a", 7 0;
v00000189306384f0_0 .var "ram_data_b", 7 0;
L_00000189307f3440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930638630_0 .net "regcea", 0 0, L_00000189307f3440;  1 drivers
L_00000189307f3488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930638bd0_0 .net "regceb", 0 0, L_00000189307f3488;  1 drivers
v00000189306386d0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189306372d0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v0000018930638c70_0 .net "wea", 0 0, v00000189307d3380_0;  alias, 1 drivers
L_00000189307f3368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018930638db0_0 .net "web", 0 0, L_00000189307f3368;  1 drivers
S_0000018930526750 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189304252e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018930526750
v000001893067aa40_0 .var/i "depth", 31 0;
TD_top_level.o1_l3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001893067aa40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001893067aa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001893067aa40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_00000189305268e0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189304252e0;
 .timescale -9 -12;
v0000018930679aa0_0 .var/i "ram_index", 31 0;
S_00000189305619e0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189304252e0;
 .timescale -9 -12;
L_00000189306ba460 .functor BUFZ 8, v0000018930679b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba850 .functor BUFZ 8, v000001893067a540_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018930679b40_0 .var "douta_reg", 7 0;
v000001893067a540_0 .var "doutb_reg", 7 0;
S_0000018930561b70 .scope module, "o2_l1" "xilinx_true_dual_port_read_first_2_clock_ram" 3 195, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930561d00 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930561d38 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000018930561d70 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018930561da8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189306375f0 .array "BRAM", 0 1023, 7 0;
v00000189306379b0_0 .net "addra", 9 0, v00000189307d8390_0;  alias, 1 drivers
v0000018930637870_0 .net "addrb", 9 0, L_00000189307ef5f0;  alias, 1 drivers
v0000018930638270_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930637af0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v0000018930637b90_0 .net "dina", 7 0, v00000189307da370_0;  alias, 1 drivers
o000001893075f878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018930637e10_0 .net "dinb", 7 0, o000001893075f878;  0 drivers
v0000018930637f50_0 .net "douta", 7 0, L_00000189306ba8c0;  1 drivers
v00000189307255b0_0 .net "doutb", 7 0, L_00000189306ba000;  alias, 1 drivers
L_00000189307f3518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930724070_0 .net "ena", 0 0, L_00000189307f3518;  1 drivers
L_00000189307f3560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930724570_0 .net "enb", 0 0, L_00000189307f3560;  1 drivers
v0000018930724c50_0 .var/i "idx", 31 0;
v0000018930725b50_0 .var "ram_data_a", 7 0;
v0000018930725150_0 .var "ram_data_b", 7 0;
L_00000189307f35a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930724ed0_0 .net "regcea", 0 0, L_00000189307f35a8;  1 drivers
L_00000189307f35f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018930724f70_0 .net "regceb", 0 0, L_00000189307f35f0;  1 drivers
v0000018930724cf0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307251f0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v0000018930724250_0 .net "wea", 0 0, v00000189307da410_0;  alias, 1 drivers
L_00000189307f34d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018930725790_0 .net "web", 0 0, L_00000189307f34d0;  1 drivers
S_00000189307ae790 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0000018930561b70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307ae790
v0000018930637690_0 .var/i "depth", 31 0;
TD_top_level.o2_l1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000018930637690_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000018930637690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018930637690_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_00000189307ae150 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0000018930561b70;
 .timescale -9 -12;
v0000018930637190_0 .var/i "ram_index", 31 0;
S_00000189307ae600 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0000018930561b70;
 .timescale -9 -12;
L_00000189306ba8c0 .functor BUFZ 8, v0000018930637370_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba000 .functor BUFZ 8, v00000189306377d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018930637370_0 .var "douta_reg", 7 0;
v00000189306377d0_0 .var "doutb_reg", 7 0;
S_00000189307ae2e0 .scope module, "o2_l2" "xilinx_true_dual_port_read_first_2_clock_ram" 3 222, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930526a70 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930526aa8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000018930526ae0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018930526b18 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018930725d30 .array "BRAM", 0 1023, 7 0;
v0000018930725dd0_0 .net "addra", 9 0, v00000189307d8cf0_0;  alias, 1 drivers
v0000018930725f10_0 .net "addrb", 9 0, L_00000189307ed110;  alias, 1 drivers
v00000189307242f0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189306c0530_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189306c1e30_0 .net "dina", 7 0, v00000189307d8e30_0;  alias, 1 drivers
o000001893075ff38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189306c1110_0 .net "dinb", 7 0, o000001893075ff38;  0 drivers
v00000189306c1c50_0 .net "douta", 7 0, L_00000189306ba070;  1 drivers
v00000189306c1d90_0 .net "doutb", 7 0, L_00000189306bb3b0;  alias, 1 drivers
L_00000189307f3680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189306c12f0_0 .net "ena", 0 0, L_00000189307f3680;  1 drivers
L_00000189307f36c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189306c00d0_0 .net "enb", 0 0, L_00000189307f36c8;  1 drivers
v00000189306c1750_0 .var/i "idx", 31 0;
v00000189306c1890_0 .var "ram_data_a", 7 0;
v00000189306c0210_0 .var "ram_data_b", 7 0;
L_00000189307f3710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189306c0cb0_0 .net "regcea", 0 0, L_00000189307f3710;  1 drivers
L_00000189307f3758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189306c07b0_0 .net "regceb", 0 0, L_00000189307f3758;  1 drivers
v00000189306c02b0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189306c0670_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189306c08f0_0 .net "wea", 0 0, v00000189307d9bf0_0;  alias, 1 drivers
L_00000189307f3638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189306c0d50_0 .net "web", 0 0, L_00000189307f3638;  1 drivers
S_00000189307ae470 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307ae2e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307ae470
v0000018930725330_0 .var/i "depth", 31 0;
TD_top_level.o2_l2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000018930725330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000018930725330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018930725330_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_00000189307ae920 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307ae2e0;
 .timescale -9 -12;
v0000018930725470_0 .var/i "ram_index", 31 0;
S_00000189307aeab0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307ae2e0;
 .timescale -9 -12;
L_00000189306ba070 .functor BUFZ 8, v0000018930725650_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306bb3b0 .functor BUFZ 8, v0000018930725c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018930725650_0 .var "douta_reg", 7 0;
v0000018930725c90_0 .var "doutb_reg", 7 0;
S_00000189307aedd0 .scope module, "o2_l3" "xilinx_true_dual_port_read_first_2_clock_ram" 3 249, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001893051e5e0 .param/str "INIT_FILE" 0 5 14, "\000";
P_000001893051e618 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001893051e650 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001893051e688 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001893062c9f0 .array "BRAM", 0 1023, 7 0;
v000001893062ca90_0 .net "addra", 9 0, v00000189307d9c90_0;  alias, 1 drivers
v000001893062c270_0 .net "addrb", 9 0, L_00000189307f0310;  alias, 1 drivers
v000001893062c3b0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v000001893062cbd0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v000001893062c630_0 .net "dina", 7 0, v00000189307da550_0;  alias, 1 drivers
o00000189307605f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001893062cc70_0 .net "dinb", 7 0, o00000189307605f8;  0 drivers
v000001893062bf50_0 .net "douta", 7 0, L_00000189306ba230;  1 drivers
v000001893062cdb0_0 .net "doutb", 7 0, L_00000189306baa80;  alias, 1 drivers
L_00000189307f37e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893062bff0_0 .net "ena", 0 0, L_00000189307f37e8;  1 drivers
L_00000189307f3830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001893062c310_0 .net "enb", 0 0, L_00000189307f3830;  1 drivers
v00000189307b3180_0 .var/i "idx", 31 0;
v00000189307b3680_0 .var "ram_data_a", 7 0;
v00000189307b4b20_0 .var "ram_data_b", 7 0;
L_00000189307f3878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b32c0_0 .net "regcea", 0 0, L_00000189307f3878;  1 drivers
L_00000189307f38c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b3cc0_0 .net "regceb", 0 0, L_00000189307f38c0;  1 drivers
v00000189307b41c0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b3ea0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b4300_0 .net "wea", 0 0, v00000189307d96f0_0;  alias, 1 drivers
L_00000189307f37a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307b46c0_0 .net "web", 0 0, L_00000189307f37a0;  1 drivers
S_00000189307aec40 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307aedd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307aec40
v000001893062c4f0_0 .var/i "depth", 31 0;
TD_top_level.o2_l3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001893062c4f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001893062c4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001893062c4f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_00000189307aef60 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307aedd0;
 .timescale -9 -12;
v000001893062cd10_0 .var/i "ram_index", 31 0;
S_00000189307b17b0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307aedd0;
 .timescale -9 -12;
L_00000189306ba230 .functor BUFZ 8, v000001893062c1d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306baa80 .functor BUFZ 8, v000001893062c590_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001893062c1d0_0 .var "douta_reg", 7 0;
v000001893062c590_0 .var "doutb_reg", 7 0;
S_00000189307b1ad0 .scope module, "o3_l1" "xilinx_true_dual_port_read_first_2_clock_ram" 3 276, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000189304a1900 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189304a1938 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_00000189304a1970 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189304a19a8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307b4080 .array "BRAM", 0 255, 7 0;
v00000189307b4760_0 .net "addra", 7 0, v00000189307da7d0_0;  alias, 1 drivers
v00000189307b4940_0 .net "addrb", 7 0, L_00000189307f1170;  alias, 1 drivers
v00000189307b4ee0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b44e0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b4620_0 .net "dina", 7 0, v00000189307d98d0_0;  alias, 1 drivers
o0000018930760cb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307b35e0_0 .net "dinb", 7 0, o0000018930760cb8;  0 drivers
v00000189307b39a0_0 .net "douta", 7 0, L_00000189306ba9a0;  1 drivers
v00000189307b3d60_0 .net "doutb", 7 0, L_00000189306baaf0;  alias, 1 drivers
L_00000189307f3950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b3e00_0 .net "ena", 0 0, L_00000189307f3950;  1 drivers
L_00000189307f3998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b4a80_0 .net "enb", 0 0, L_00000189307f3998;  1 drivers
v00000189307b3f40_0 .var/i "idx", 31 0;
v00000189307b4800_0 .var "ram_data_a", 7 0;
v00000189307b3fe0_0 .var "ram_data_b", 7 0;
L_00000189307f39e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b4bc0_0 .net "regcea", 0 0, L_00000189307f39e0;  1 drivers
L_00000189307f3a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b3c20_0 .net "regceb", 0 0, L_00000189307f3a28;  1 drivers
v00000189307b48a0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b49e0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b4da0_0 .net "wea", 0 0, v00000189307d8430_0;  alias, 1 drivers
L_00000189307f3908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307b37c0_0 .net "web", 0 0, L_00000189307f3908;  1 drivers
S_00000189307b2f20 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307b1ad0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307b2f20
v00000189307b3540_0 .var/i "depth", 31 0;
TD_top_level.o3_l1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v00000189307b3540_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v00000189307b3540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307b3540_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_00000189307b2750 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307b1ad0;
 .timescale -9 -12;
v00000189307b4d00_0 .var/i "ram_index", 31 0;
S_00000189307b1940 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307b1ad0;
 .timescale -9 -12;
L_00000189306ba9a0 .functor BUFZ 8, v00000189307b3b80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306baaf0 .functor BUFZ 8, v00000189307b3400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307b3b80_0 .var "douta_reg", 7 0;
v00000189307b3400_0 .var "doutb_reg", 7 0;
S_00000189307b1170 .scope module, "o3_l2" "xilinx_true_dual_port_read_first_2_clock_ram" 3 303, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930471900 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930471938 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000018930471970 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189304719a8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307b4260 .array "BRAM", 0 255, 7 0;
v00000189307b43a0_0 .net "addra", 7 0, v00000189307da9b0_0;  alias, 1 drivers
v00000189307b4e40_0 .net "addrb", 7 0, L_00000189307f1d50;  alias, 1 drivers
v00000189307b4f80_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b3360_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b5020_0 .net "dina", 7 0, v00000189307da870_0;  alias, 1 drivers
o0000018930761378 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307b3220_0 .net "dinb", 7 0, o0000018930761378;  0 drivers
v00000189307b34a0_0 .net "douta", 7 0, L_00000189306bab60;  1 drivers
v00000189307b3860_0 .net "doutb", 7 0, L_00000189306b9ba0;  alias, 1 drivers
L_00000189307f3ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b3900_0 .net "ena", 0 0, L_00000189307f3ab8;  1 drivers
L_00000189307f3b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b3a40_0 .net "enb", 0 0, L_00000189307f3b00;  1 drivers
v00000189307b5230_0 .var/i "idx", 31 0;
v00000189307b6b30_0 .var "ram_data_a", 7 0;
v00000189307b5e10_0 .var "ram_data_b", 7 0;
L_00000189307f3b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5f50_0 .net "regcea", 0 0, L_00000189307f3b48;  1 drivers
L_00000189307f3b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5410_0 .net "regceb", 0 0, L_00000189307f3b90;  1 drivers
v00000189307b5eb0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b6db0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b6bd0_0 .net "wea", 0 0, v00000189307d82f0_0;  alias, 1 drivers
L_00000189307f3a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307b5a50_0 .net "web", 0 0, L_00000189307f3a70;  1 drivers
S_00000189307b28e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307b1170;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307b28e0
v00000189307b3720_0 .var/i "depth", 31 0;
TD_top_level.o3_l2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v00000189307b3720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v00000189307b3720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307b3720_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_00000189307b1490 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307b1170;
 .timescale -9 -12;
v00000189307b4c60_0 .var/i "ram_index", 31 0;
S_00000189307b1df0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307b1170;
 .timescale -9 -12;
L_00000189306bab60 .functor BUFZ 8, v00000189307b4120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306b9ba0 .functor BUFZ 8, v00000189307b3ae0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307b4120_0 .var "douta_reg", 7 0;
v00000189307b3ae0_0 .var "doutb_reg", 7 0;
S_00000189307b1c60 .scope module, "o3_l3" "xilinx_true_dual_port_read_first_2_clock_ram" 3 330, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930485630 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930485668 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_00000189304856a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189304856d8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307b6630 .array "BRAM", 0 255, 7 0;
v00000189307b63b0_0 .net "addra", 7 0, v00000189307d84d0_0;  alias, 1 drivers
v00000189307b55f0_0 .net "addrb", 7 0, L_00000189307f1850;  alias, 1 drivers
v00000189307b68b0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b52d0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b6d10_0 .net "dina", 7 0, v00000189307d8250_0;  alias, 1 drivers
o0000018930761a38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307b69f0_0 .net "dinb", 7 0, o0000018930761a38;  0 drivers
v00000189307b5190_0 .net "douta", 7 0, L_00000189306ba4d0;  1 drivers
v00000189307b5af0_0 .net "doutb", 7 0, L_00000189306bb180;  alias, 1 drivers
L_00000189307f3c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5ff0_0 .net "ena", 0 0, L_00000189307f3c20;  1 drivers
L_00000189307f3c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5730_0 .net "enb", 0 0, L_00000189307f3c68;  1 drivers
v00000189307b6130_0 .var/i "idx", 31 0;
v00000189307b6810_0 .var "ram_data_a", 7 0;
v00000189307b5d70_0 .var "ram_data_b", 7 0;
L_00000189307f3cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5b90_0 .net "regcea", 0 0, L_00000189307f3cb0;  1 drivers
L_00000189307f3cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b5870_0 .net "regceb", 0 0, L_00000189307f3cf8;  1 drivers
v00000189307b6090_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b5690_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307b61d0_0 .net "wea", 0 0, v00000189307d87f0_0;  alias, 1 drivers
L_00000189307f3bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307b5910_0 .net "web", 0 0, L_00000189307f3bd8;  1 drivers
S_00000189307b22a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307b1c60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307b22a0
v00000189307b6a90_0 .var/i "depth", 31 0;
TD_top_level.o3_l3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v00000189307b6a90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v00000189307b6a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307b6a90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_00000189307b1f80 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307b1c60;
 .timescale -9 -12;
v00000189307b54b0_0 .var/i "ram_index", 31 0;
S_00000189307b2430 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307b1c60;
 .timescale -9 -12;
L_00000189306ba4d0 .functor BUFZ 8, v00000189307b5550_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306bb180 .functor BUFZ 8, v00000189307b5370_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307b5550_0 .var "douta_reg", 7 0;
v00000189307b5370_0 .var "doutb_reg", 7 0;
S_00000189307b2a70 .scope module, "pyramid" "gaussian_pyramid" 3 359, 6 5 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_00000189306afce0 .param/l "BIT_DEPTH" 0 6 6, +C4<00000000000000000000000000001000>;
P_00000189306afd18 .param/l "TOP_HEIGHT" 0 6 8, +C4<00000000000000000000000001000000>;
P_00000189306afd50 .param/l "TOP_WIDTH" 0 6 7, +C4<00000000000000000000000001000000>;
enum00000189304ba550 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v00000189307d2f20_0 .net "O12_resize_done", 0 0, v00000189307c8b60_0;  1 drivers
v00000189307d2de0_0 .var "O12_start_resizing", 0 0;
v00000189307d2fc0_0 .var "O1Buffer1_pixel_in", 7 0;
v00000189307d3ce0_0 .net "O1Buffer1_pixel_out", 7 0, L_00000189306bad20;  1 drivers
v00000189307d2c00_0 .var "O1Buffer1_read_addr", 11 0;
v00000189307d3c40_0 .var "O1Buffer1_read_addr_valid", 0 0;
v00000189307d2d40_0 .var "O1Buffer1_write_addr", 11 0;
v00000189307d3060_0 .var "O1Buffer1_write_valid", 0 0;
v00000189307d39c0_0 .var "O1Buffer2_pixel_in", 7 0;
v00000189307d40a0_0 .net "O1Buffer2_pixel_out", 7 0, L_00000189306ba3f0;  1 drivers
v00000189307d2e80_0 .var "O1Buffer2_read_addr", 11 0;
v00000189307d3d80_0 .var "O1Buffer2_read_addr_valid", 0 0;
v00000189307d3f60_0 .var "O1Buffer2_write_addr", 11 0;
v00000189307d3100_0 .var "O1Buffer2_write_valid", 0 0;
v00000189307d3880_0 .var "O1L1_pixel_out", 7 0;
v00000189307d2a20_0 .var "O1L1_write_addr", 11 0;
v00000189307d31a0_0 .var "O1L1_write_valid", 0 0;
v00000189307d3920_0 .var "O1L2_pixel_out", 7 0;
v00000189307d3240_0 .var "O1L2_write_addr", 11 0;
v00000189307d3ec0_0 .var "O1L2_write_valid", 0 0;
v00000189307d3e20_0 .var "O1L3_pixel_out", 7 0;
v00000189307d32e0_0 .var "O1L3_write_addr", 11 0;
v00000189307d3380_0 .var "O1L3_write_valid", 0 0;
v00000189307d3420_0 .net "O1_blur_done", 0 0, v00000189307c2280_0;  1 drivers
v00000189307d3560_0 .var "O1_blur_pixel_in", 7 0;
v00000189307d3a60_0 .net "O1_blur_pixel_out", 7 0, L_00000189306ba5b0;  1 drivers
v00000189307d4000_0 .net "O1_blur_read_addr", 11 0, v00000189307c1a60_0;  1 drivers
v00000189307d36a0_0 .net "O1_blur_read_addr_valid", 0 0, v00000189307c2f00_0;  1 drivers
v00000189307d9b50_0 .net "O1_blur_write_addr", 11 0, L_00000189307eee70;  1 drivers
v00000189307d8a70_0 .net "O1_blur_write_valid", 0 0, L_00000189306bb490;  1 drivers
v00000189307da4b0_0 .var "O1_resize_pixel_in", 7 0;
v00000189307d8570_0 .net "O1_resize_read_addr", 11 0, L_00000189307ef410;  1 drivers
v00000189307d9010_0 .net "O1_resize_read_addr_valid", 0 0, v00000189307c8700_0;  1 drivers
v00000189307d9150_0 .var "O1_start_blurring", 0 0;
v00000189307d8b10_0 .net "O23_resize_done", 0 0, v00000189307cc850_0;  1 drivers
v00000189307d8d90_0 .var "O23_start_resizing", 0 0;
v00000189307d9330_0 .var "O2Buffer1_pixel_in", 7 0;
v00000189307da230_0 .net "O2Buffer1_pixel_out", 7 0, L_00000189306b9dd0;  1 drivers
v00000189307d8930_0 .var "O2Buffer1_read_addr", 9 0;
v00000189307d9ab0_0 .var "O2Buffer1_read_addr_valid", 0 0;
v00000189307d8bb0_0 .var "O2Buffer1_write_addr", 9 0;
v00000189307d9fb0_0 .var "O2Buffer1_write_valid", 0 0;
v00000189307d9a10_0 .var "O2Buffer2_pixel_in", 7 0;
v00000189307da910_0 .net "O2Buffer2_pixel_out", 7 0, L_00000189306bb420;  1 drivers
v00000189307d9470_0 .var "O2Buffer2_read_addr", 9 0;
v00000189307d8c50_0 .var "O2Buffer2_read_addr_valid", 0 0;
v00000189307da2d0_0 .var "O2Buffer2_write_addr", 9 0;
v00000189307d9970_0 .var "O2Buffer2_write_valid", 0 0;
v00000189307da370_0 .var "O2L1_pixel_out", 7 0;
v00000189307d8390_0 .var "O2L1_write_addr", 9 0;
v00000189307da410_0 .var "O2L1_write_valid", 0 0;
v00000189307d8e30_0 .var "O2L2_pixel_out", 7 0;
v00000189307d8cf0_0 .var "O2L2_write_addr", 9 0;
v00000189307d9bf0_0 .var "O2L2_write_valid", 0 0;
v00000189307da550_0 .var "O2L3_pixel_out", 7 0;
v00000189307d9c90_0 .var "O2L3_write_addr", 9 0;
v00000189307d96f0_0 .var "O2L3_write_valid", 0 0;
v00000189307d91f0_0 .net "O2_blur_done", 0 0, v00000189307cf730_0;  1 drivers
v00000189307d8ed0_0 .var "O2_blur_pixel_in", 7 0;
v00000189307d89d0_0 .net "O2_blur_pixel_out", 7 0, L_00000189306b9a50;  1 drivers
v00000189307d9290_0 .net "O2_blur_read_addr", 9 0, v00000189307cf0f0_0;  1 drivers
v00000189307d9510_0 .net "O2_blur_read_addr_valid", 0 0, v00000189307cf870_0;  1 drivers
v00000189307d9d30_0 .net "O2_blur_write_addr", 9 0, L_00000189307eeb50;  1 drivers
v00000189307d9790_0 .net "O2_blur_write_valid", 0 0, L_00000189306ba1c0;  1 drivers
v00000189307d8f70_0 .var "O2_resize_pixel_in", 7 0;
v00000189307d9dd0_0 .net "O2_resize_pixel_out", 7 0, v00000189307c3040_0;  1 drivers
v00000189307d95b0_0 .net "O2_resize_read_addr", 9 0, L_00000189307edcf0;  1 drivers
v00000189307da5f0_0 .net "O2_resize_read_addr_valid", 0 0, v00000189307ce970_0;  1 drivers
v00000189307da690_0 .net "O2_resize_write_addr", 9 0, v00000189307c2640_0;  1 drivers
v00000189307d9e70_0 .net "O2_resize_write_addr_valid", 0 0, v00000189307c2780_0;  1 drivers
v00000189307d9f10_0 .var "O2_start_blurring", 0 0;
v00000189307da0f0_0 .var "O3Buffer1_pixel_in", 7 0;
v00000189307d90b0_0 .net "O3Buffer1_pixel_out", 7 0, L_00000189306ba540;  1 drivers
v00000189307d8890_0 .var "O3Buffer1_read_addr", 7 0;
v00000189307d93d0_0 .var "O3Buffer1_read_addr_valid", 0 0;
v00000189307d86b0_0 .var "O3Buffer1_write_addr", 7 0;
v00000189307d9830_0 .var "O3Buffer1_write_valid", 0 0;
v00000189307d8610_0 .var "O3Buffer2_pixel_in", 7 0;
v00000189307da050_0 .net "O3Buffer2_pixel_out", 7 0, L_00000189306ba150;  1 drivers
v00000189307d8750_0 .var "O3Buffer2_read_addr", 7 0;
v00000189307d9650_0 .var "O3Buffer2_read_addr_valid", 0 0;
v00000189307da190_0 .var "O3Buffer2_write_addr", 7 0;
v00000189307da730_0 .var "O3Buffer2_write_valid", 0 0;
v00000189307d98d0_0 .var "O3L1_pixel_out", 7 0;
v00000189307da7d0_0 .var "O3L1_write_addr", 7 0;
v00000189307d8430_0 .var "O3L1_write_valid", 0 0;
v00000189307da870_0 .var "O3L2_pixel_out", 7 0;
v00000189307da9b0_0 .var "O3L2_write_addr", 7 0;
v00000189307d82f0_0 .var "O3L2_write_valid", 0 0;
v00000189307d8250_0 .var "O3L3_pixel_out", 7 0;
v00000189307d84d0_0 .var "O3L3_write_addr", 7 0;
v00000189307d87f0_0 .var "O3L3_write_valid", 0 0;
v00000189307dcf30_0 .net "O3_blur_done", 0 0, v00000189307d20c0_0;  1 drivers
v00000189307dca30_0 .var "O3_blur_pixel_in", 7 0;
v00000189307dba90_0 .net "O3_blur_pixel_out", 7 0, L_00000189306bb500;  1 drivers
v00000189307dc530_0 .net "O3_blur_read_addr", 7 0, v00000189307d22a0_0;  1 drivers
v00000189307dcdf0_0 .net "O3_blur_read_addr_valid", 0 0, v00000189307d2340_0;  1 drivers
v00000189307dcd50_0 .net "O3_blur_write_addr", 7 0, L_00000189307eda70;  1 drivers
v00000189307dd070_0 .net "O3_blur_write_valid", 0 0, L_00000189306b9e40;  1 drivers
v00000189307dab90_0 .net "O3_resize_pixel_out", 7 0, v00000189307cf5f0_0;  1 drivers
v00000189307db810_0 .net "O3_resize_write_addr", 7 0, v00000189307ceb50_0;  1 drivers
v00000189307daa50_0 .net "O3_resize_write_addr_valid", 0 0, v00000189307ce1f0_0;  1 drivers
v00000189307dacd0_0 .var "O3_start_blurring", 0 0;
v00000189307db090_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dce90_0 .net "ext_pixel_in", 7 0, L_00000189306b9b30;  alias, 1 drivers
v00000189307dac30_0 .var "ext_read_addr", 11 0;
v00000189307db4f0_0 .var "ext_read_addr_valid", 0 0;
v00000189307dc710_0 .var "ext_read_addr_valid_pipe_0", 0 0;
v00000189307dc8f0_0 .var "ext_read_addr_valid_pipe_1", 0 0;
v00000189307db8b0_0 .var "pyramid_done", 0 0;
v00000189307dc2b0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307db630_0 .net "start_in", 0 0, v00000189307eaeb0_0;  1 drivers
v00000189307daaf0_0 .var "start_read_original", 0 0;
v00000189307dc5d0_0 .var/2s "state", 31 0;
v00000189307dbc70_0 .var "state_initialized", 0 0;
E_0000018930700960 .event anyedge, v00000189307dc5d0_0, v00000189307d2520_0, v00000189307d3740_0, v00000189307d18a0_0;
E_0000018930700d60 .event anyedge, v00000189307dc5d0_0, v00000189307d22a0_0, v00000189307d2340_0;
E_00000189307010e0 .event anyedge, v00000189307dc5d0_0, v00000189307cc5d0_0, v00000189307d25c0_0;
E_00000189307005a0 .event anyedge, v00000189307dc5d0_0, v00000189307ceb50_0, v00000189307ce1f0_0, v00000189307cf5f0_0;
E_00000189307006e0/0 .event anyedge, v00000189307dc5d0_0, v00000189307ceb50_0, v00000189307d2520_0, v00000189307ce1f0_0;
E_00000189307006e0/1 .event anyedge, v00000189307d3740_0, v00000189307cf5f0_0, v00000189307d18a0_0;
E_00000189307006e0 .event/or E_00000189307006e0/0, E_00000189307006e0/1;
E_0000018930700320 .event anyedge, v00000189307dc5d0_0, v00000189307c5280_0;
E_0000018930700ee0 .event anyedge, v00000189307dc5d0_0, v00000189307cf190_0, v00000189307cfe10_0, v00000189307cefb0_0;
E_0000018930700260 .event anyedge, v00000189307dc5d0_0, v00000189307cf0f0_0, v00000189307cf870_0;
E_00000189307003e0 .event anyedge, v00000189307dc5d0_0, v00000189307c5280_0, v00000189307c6400_0;
E_0000018930700ea0/0 .event anyedge, v00000189307dc5d0_0, v00000189307cf0f0_0, v00000189307ccb70_0, v00000189307cf870_0;
E_0000018930700ea0/1 .event anyedge, v00000189307ce970_0;
E_0000018930700ea0 .event/or E_0000018930700ea0/0, E_0000018930700ea0/1;
E_00000189307002a0 .event anyedge, v00000189307dc5d0_0, v00000189307c2640_0, v00000189307c2780_0, v00000189307c3040_0;
E_00000189307007a0/0 .event anyedge, v00000189307dc5d0_0, v00000189307c2640_0, v00000189307cf190_0, v00000189307c2780_0;
E_00000189307007a0/1 .event anyedge, v00000189307cfe10_0, v00000189307c3040_0, v00000189307cefb0_0;
E_00000189307007a0 .event/or E_00000189307007a0/0, E_00000189307007a0/1;
E_0000018930700220 .event anyedge, v00000189307dc5d0_0, v00000189307b6590_0;
E_0000018930700760 .event anyedge, v00000189307dc5d0_0, v00000189307c21e0_0, v00000189307c1f60_0, v00000189307c2d20_0;
E_0000018930700aa0 .event anyedge, v00000189307dc5d0_0, v00000189307c1a60_0, v00000189307c2f00_0;
E_0000018930700fe0 .event anyedge, v00000189307dc5d0_0, v00000189307b6590_0, v00000189307c0ac0_0;
E_0000018930700fa0/0 .event anyedge, v00000189307dc5d0_0, v00000189307c1a60_0, v00000189307c8ca0_0, v00000189307c2f00_0;
E_0000018930700fa0/1 .event anyedge, v00000189307c8700_0;
E_0000018930700fa0 .event/or E_0000018930700fa0/0, E_0000018930700fa0/1;
E_0000018930701120 .event anyedge, v00000189307dc5d0_0, v00000189307dac30_0, v00000189307dc8f0_0, v00000189307dce90_0;
E_00000189307011e0/0 .event anyedge, v00000189307dc5d0_0, v00000189307dac30_0, v00000189307c21e0_0, v00000189307dc8f0_0;
E_00000189307011e0/1 .event anyedge, v00000189307c1f60_0, v00000189307dce90_0, v00000189307c2d20_0;
E_00000189307011e0 .event/or E_00000189307011e0/0, E_00000189307011e0/1;
S_00000189307b1300 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 6 70, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930485950 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930485988 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000189304859c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189304859f8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307b6450 .array "BRAM", 0 4095, 7 0;
v00000189307b6770_0 .net "addra", 11 0, v00000189307d2d40_0;  1 drivers
v00000189307b6e50_0 .net "addrb", 11 0, v00000189307d2c00_0;  1 drivers
v00000189307b7030_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b6270_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307b5cd0_0 .net "dina", 7 0, v00000189307d2fc0_0;  1 drivers
o00000189307620f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307b6310_0 .net "dinb", 7 0, o00000189307620f8;  0 drivers
v00000189307b64f0_0 .net "douta", 7 0, L_00000189306b9cf0;  1 drivers
v00000189307b6590_0 .net "doutb", 7 0, L_00000189306bad20;  alias, 1 drivers
L_00000189307f3d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307b66d0_0 .net "ena", 0 0, L_00000189307f3d88;  1 drivers
v00000189307bf760_0 .net "enb", 0 0, v00000189307d3c40_0;  1 drivers
v00000189307c0020_0 .var/i "idx", 31 0;
v00000189307bf3a0_0 .var "ram_data_a", 7 0;
v00000189307c0d40_0 .var "ram_data_b", 7 0;
L_00000189307f3dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c0a20_0 .net "regcea", 0 0, L_00000189307f3dd0;  1 drivers
L_00000189307f3e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c16a0_0 .net "regceb", 0 0, L_00000189307f3e18;  1 drivers
v00000189307c1880_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c08e0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307bf440_0 .net "wea", 0 0, v00000189307d3060_0;  1 drivers
L_00000189307f3d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307c14c0_0 .net "web", 0 0, L_00000189307f3d40;  1 drivers
S_00000189307b2110 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307b1300;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307b2110
v00000189307b57d0_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v00000189307b57d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v00000189307b57d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307b57d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_00000189307b25c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307b1300;
 .timescale -9 -12;
v00000189307b59b0_0 .var/i "ram_index", 31 0;
S_00000189307b2c00 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307b1300;
 .timescale -9 -12;
L_00000189306b9cf0 .functor BUFZ 8, v00000189307b6f90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306bad20 .functor BUFZ 8, v00000189307b5c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307b6f90_0 .var "douta_reg", 7 0;
v00000189307b5c30_0 .var "doutb_reg", 7 0;
S_00000189307b1620 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 6 98, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930494920 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930494958 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000018930494990 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189304949c8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307bf800 .array "BRAM", 0 4095, 7 0;
v00000189307bfbc0_0 .net "addra", 11 0, v00000189307d3f60_0;  1 drivers
v00000189307c1380_0 .net "addrb", 11 0, v00000189307d2e80_0;  1 drivers
v00000189307c0e80_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307bf620_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c11a0_0 .net "dina", 7 0, v00000189307d39c0_0;  1 drivers
o00000189307627b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307c0200_0 .net "dinb", 7 0, o00000189307627b8;  0 drivers
v00000189307c0ca0_0 .net "douta", 7 0, L_00000189306b9c10;  1 drivers
v00000189307c0ac0_0 .net "doutb", 7 0, L_00000189306ba3f0;  alias, 1 drivers
L_00000189307f3ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307bf4e0_0 .net "ena", 0 0, L_00000189307f3ea8;  1 drivers
v00000189307bf580_0 .net "enb", 0 0, v00000189307d3d80_0;  1 drivers
v00000189307c0fc0_0 .var/i "idx", 31 0;
v00000189307c1560_0 .var "ram_data_a", 7 0;
v00000189307c1060_0 .var "ram_data_b", 7 0;
L_00000189307f3ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307bf260_0 .net "regcea", 0 0, L_00000189307f3ef0;  1 drivers
L_00000189307f3f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c0c00_0 .net "regceb", 0 0, L_00000189307f3f38;  1 drivers
v00000189307bf300_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c1240_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307bfd00_0 .net "wea", 0 0, v00000189307d3100_0;  1 drivers
L_00000189307f3e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307bf6c0_0 .net "web", 0 0, L_00000189307f3e60;  1 drivers
S_00000189307b2d90 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307b1620;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307b2d90
v00000189307c0700_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v00000189307c0700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v00000189307c0700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307c0700_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_00000189307c3fd0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307b1620;
 .timescale -9 -12;
v00000189307c12e0_0 .var/i "ram_index", 31 0;
S_00000189307c47a0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307b1620;
 .timescale -9 -12;
L_00000189306b9c10 .functor BUFZ 8, v00000189307c0de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba3f0 .functor BUFZ 8, v00000189307bfc60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307c0de0_0 .var "douta_reg", 7 0;
v00000189307bfc60_0 .var "doutb_reg", 7 0;
S_00000189307c3b20 .scope module, "O1_blur" "blur_img" 6 242, 7 4 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_00000189306afd90 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_00000189306afdc8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_00000189306afe00 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_00000189306bb490 .functor BUFZ 1, v00000189307c1920_0, C4<0>, C4<0>, C4<0>;
L_00000189306ba5b0 .functor BUFZ 8, v00000189307c03e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307c0160_0 .net *"_ivl_0", 31 0, L_00000189307ef2d0;  1 drivers
v00000189307c0660_0 .net *"_ivl_11", 31 0, L_00000189307ee8d0;  1 drivers
v00000189307c07a0_0 .net *"_ivl_12", 31 0, L_00000189307ed890;  1 drivers
L_00000189307f4400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307c0840_0 .net *"_ivl_3", 25 0, L_00000189307f4400;  1 drivers
v00000189307c2c80_0 .net *"_ivl_4", 31 0, L_00000189307edb10;  1 drivers
L_00000189307f4448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307c2a00_0 .net *"_ivl_7", 25 0, L_00000189307f4448;  1 drivers
L_00000189307f4490 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000189307c2be0_0 .net/2u *"_ivl_8", 31 0, L_00000189307f4490;  1 drivers
v00000189307c2320_0 .var "blur_data_valid_in", 0 0;
v00000189307c2000_0 .net "blur_data_valid_out", 0 0, v00000189307c1920_0;  1 drivers
v00000189307c2280_0 .var "blur_done", 0 0;
v00000189307c1d80_0 .net "blur_out", 7 0, v00000189307c03e0_0;  1 drivers
v00000189307c1b00_0 .var "busy", 0 0;
v00000189307c1ba0_0 .var "center_addr_x", 5 0;
v00000189307c1c40_0 .var "center_addr_x_prev", 5 0;
v00000189307c20a0_0 .var "center_addr_y", 5 0;
v00000189307c26e0_0 .var "center_addr_y_prev", 5 0;
v00000189307c19c0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c1e20_0 .net "ext_pixel_in", 7 0, v00000189307d3560_0;  1 drivers
v00000189307c2d20_0 .net "ext_pixel_out", 7 0, L_00000189306ba5b0;  alias, 1 drivers
v00000189307c1a60_0 .var "ext_read_addr", 11 0;
v00000189307c2f00_0 .var "ext_read_addr_valid", 0 0;
v00000189307c2aa0_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000189307c21e0_0 .net "ext_write_addr", 11 0, L_00000189307eee70;  alias, 1 drivers
v00000189307c1f60_0 .net "ext_write_valid", 0 0, L_00000189306bb490;  alias, 1 drivers
v00000189307c1ec0_0 .var "kernel_ind", 3 0;
v00000189307c2fa0 .array "kernel_ind_pipe", 0 2, 3 0;
v00000189307c2140_0 .var "row1", 23 0;
v00000189307c2dc0_0 .var "row2", 23 0;
v00000189307c25a0_0 .var "row3", 23 0;
v00000189307c23c0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c2460_0 .net "start_in", 0 0, v00000189307d9150_0;  1 drivers
v00000189307c1ce0_0 .var "wait_for_last_pixel", 0 0;
L_00000189307ef2d0 .concat [ 6 26 0 0], v00000189307c1c40_0, L_00000189307f4400;
L_00000189307edb10 .concat [ 6 26 0 0], v00000189307c26e0_0, L_00000189307f4448;
L_00000189307ee8d0 .arith/mult 32, L_00000189307edb10, L_00000189307f4490;
L_00000189307ed890 .arith/sum 32, L_00000189307ef2d0, L_00000189307ee8d0;
L_00000189307eee70 .part L_00000189307ed890, 0, 12;
S_00000189307c34e0 .scope module, "blur" "gaussian" 7 53, 8 6 0, S_00000189307c3b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000018930701160 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v00000189307c1740_0 .var "busy_out", 0 0;
v00000189307c05c0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c03e0_0 .var "data_out", 7 0;
v00000189307c17e0_0 .net "data_valid_in", 0 0, v00000189307c2320_0;  1 drivers
v00000189307c1920_0 .var "data_valid_out", 0 0;
v00000189307bf9e0_0 .var "error_out", 0 0;
v00000189307c1600 .array "kernel", 0 8, 7 0;
v00000189307bfa80_0 .net "r0_data_in", 23 0, v00000189307c2140_0;  1 drivers
v00000189307bf1c0_0 .net "r1_data_in", 23 0, v00000189307c2dc0_0;  1 drivers
v00000189307c0340_0 .net "r2_data_in", 23 0, v00000189307c25a0_0;  1 drivers
v00000189307bfb20_0 .net "rowdata", 71 0, L_00000189307ed390;  1 drivers
v00000189307c0480_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c0b60 .array "stage1_data", 0 8, 10 0;
v00000189307bfda0 .array "stage1_data_reg", 0 8, 10 0;
v00000189307c0f20_0 .var "stage1_reg_valid", 0 0;
v00000189307c1100_0 .var "stage1_valid", 0 0;
v00000189307c0520_0 .var "stage2_accumulator", 11 0;
v00000189307bfe40_0 .var "stage2_data", 11 0;
v00000189307bfee0_0 .var "stage2_valid", 0 0;
v00000189307c00c0_0 .var "stage2_valid_pipe", 2 0;
v00000189307bfda0_0 .array/port v00000189307bfda0, 0;
v00000189307bfda0_1 .array/port v00000189307bfda0, 1;
v00000189307bfda0_2 .array/port v00000189307bfda0, 2;
v00000189307bfda0_3 .array/port v00000189307bfda0, 3;
E_0000018930700420/0 .event anyedge, v00000189307bfda0_0, v00000189307bfda0_1, v00000189307bfda0_2, v00000189307bfda0_3;
v00000189307bfda0_4 .array/port v00000189307bfda0, 4;
v00000189307bfda0_5 .array/port v00000189307bfda0, 5;
v00000189307bfda0_6 .array/port v00000189307bfda0, 6;
v00000189307bfda0_7 .array/port v00000189307bfda0, 7;
E_0000018930700420/1 .event anyedge, v00000189307bfda0_4, v00000189307bfda0_5, v00000189307bfda0_6, v00000189307bfda0_7;
v00000189307bfda0_8 .array/port v00000189307bfda0, 8;
E_0000018930700420/2 .event anyedge, v00000189307bfda0_8;
E_0000018930700420 .event/or E_0000018930700420/0, E_0000018930700420/1, E_0000018930700420/2;
L_00000189307ed390 .concat [ 24 24 24 0], v00000189307c25a0_0, v00000189307c2dc0_0, v00000189307c2140_0;
S_00000189307c3990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 62, 8 62 0, S_00000189307c34e0;
 .timescale -9 -12;
v00000189307bff80_0 .var/i "i", 31 0;
S_00000189307c3cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 68, 8 68 0, S_00000189307c34e0;
 .timescale -9 -12;
v00000189307c1420_0 .var/i "i", 31 0;
S_00000189307c4610 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 79, 8 79 0, S_00000189307c34e0;
 .timescale -9 -12;
v00000189307c02a0_0 .var/i "i", 31 0;
S_00000189307c4c50 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 85, 8 85 0, S_00000189307c34e0;
 .timescale -9 -12;
v00000189307bf8a0_0 .var/i "i", 31 0;
S_00000189307c4480 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 96, 8 96 0, S_00000189307c34e0;
 .timescale -9 -12;
v00000189307bf940_0 .var/i "i", 31 0;
S_00000189307c4f70 .scope module, "O1_to_O2" "image_half_full" 6 308, 9 4 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_00000189306b0470 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_00000189306b04a8 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_00000189306b04e0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v00000189307c8200_0 .net *"_ivl_0", 31 0, L_00000189307ee3d0;  1 drivers
v00000189307c82a0_0 .net *"_ivl_11", 31 0, L_00000189307ecfd0;  1 drivers
v00000189307c8340_0 .net *"_ivl_12", 31 0, L_00000189307ede30;  1 drivers
L_00000189307f4688 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307c8020_0 .net *"_ivl_3", 25 0, L_00000189307f4688;  1 drivers
v00000189307c88e0_0 .net *"_ivl_4", 31 0, L_00000189307ed750;  1 drivers
L_00000189307f46d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307c80c0_0 .net *"_ivl_7", 25 0, L_00000189307f46d0;  1 drivers
L_00000189307f4718 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000189307c8520_0 .net/2u *"_ivl_8", 31 0, L_00000189307f4718;  1 drivers
v00000189307c7e40_0 .var "busy", 0 0;
v00000189307c7d00_0 .var "center_addr_x", 5 0;
v00000189307c8f20_0 .var "center_addr_y", 5 0;
v00000189307c85c0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c8980_0 .net "ext_pixel_in", 7 0, v00000189307da4b0_0;  1 drivers
v00000189307c87a0_0 .net "ext_pixel_out", 7 0, v00000189307c3040_0;  alias, 1 drivers
v00000189307c8ca0_0 .net "ext_read_addr", 11 0, L_00000189307ef410;  alias, 1 drivers
v00000189307c8700_0 .var "ext_read_addr_valid", 0 0;
v00000189307c8c00_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000189307c7a80_0 .net "ext_write_addr", 9 0, v00000189307c2640_0;  alias, 1 drivers
v00000189307c8fc0_0 .net "ext_write_valid", 0 0, v00000189307c2780_0;  alias, 1 drivers
v00000189307c83e0_0 .var "old_center_addr_x_used", 5 0;
v00000189307c8480_0 .var "old_center_addr_y_used", 5 0;
v00000189307c8b60_0 .var "resize_done", 0 0;
v00000189307c8840_0 .var "resize_in", 7 0;
v00000189307c8d40_0 .var "resize_in_valid", 0 0;
v00000189307c8160_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c7b20_0 .net "start_in", 0 0, v00000189307d2de0_0;  1 drivers
L_00000189307ee3d0 .concat [ 6 26 0 0], v00000189307c7d00_0, L_00000189307f4688;
L_00000189307ed750 .concat [ 6 26 0 0], v00000189307c8f20_0, L_00000189307f46d0;
L_00000189307ecfd0 .arith/mult 32, L_00000189307ed750, L_00000189307f4718;
L_00000189307ede30 .arith/sum 32, L_00000189307ee3d0, L_00000189307ecfd0;
L_00000189307ef410 .part L_00000189307ede30, 0, 12;
S_00000189307c4de0 .scope module, "downsizer" "image_half" 9 94, 10 4 0, S_00000189307c4f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000018930586320 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000018930586358 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v00000189307c2500_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c2640_0 .var "data_addr_out", 9 0;
v00000189307c2e60_0 .net "data_in", 7 0, v00000189307c8840_0;  1 drivers
v00000189307c3040_0 .var "data_out", 7 0;
v00000189307c28c0_0 .net "data_valid_in", 0 0, v00000189307c8d40_0;  1 drivers
v00000189307c2780_0 .var "data_valid_out", 0 0;
v00000189307c2820_0 .net "data_x_in", 5 0, v00000189307c83e0_0;  1 drivers
v00000189307c2960_0 .net "data_y_in", 5 0, v00000189307c8480_0;  1 drivers
v00000189307c2b40_0 .var "done_out", 0 0;
v00000189307c7da0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
S_00000189307c4160 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 6 127, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018930494ae0 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000018930494b18 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000018930494b50 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018930494b88 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307c9060 .array "BRAM", 0 1023, 7 0;
v00000189307c79e0_0 .net "addra", 9 0, v00000189307d8bb0_0;  1 drivers
v00000189307c7f80_0 .net "addrb", 9 0, v00000189307d8930_0;  1 drivers
v00000189307c7bc0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c7ee0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c7c60_0 .net "dina", 7 0, v00000189307d9330_0;  1 drivers
o0000018930764498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307c7580_0 .net "dinb", 7 0, o0000018930764498;  0 drivers
v00000189307c7080_0 .net "douta", 7 0, L_00000189306b9d60;  1 drivers
v00000189307c5280_0 .net "doutb", 7 0, L_00000189306b9dd0;  alias, 1 drivers
L_00000189307f3fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c5320_0 .net "ena", 0 0, L_00000189307f3fc8;  1 drivers
v00000189307c71c0_0 .net "enb", 0 0, v00000189307d9ab0_0;  1 drivers
v00000189307c7620_0 .var/i "idx", 31 0;
v00000189307c5fa0_0 .var "ram_data_a", 7 0;
v00000189307c6900_0 .var "ram_data_b", 7 0;
L_00000189307f4010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c5b40_0 .net "regcea", 0 0, L_00000189307f4010;  1 drivers
L_00000189307f4058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c7300_0 .net "regceb", 0 0, L_00000189307f4058;  1 drivers
v00000189307c76c0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c74e0_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c5be0_0 .net "wea", 0 0, v00000189307d9fb0_0;  1 drivers
L_00000189307f3f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307c7800_0 .net "web", 0 0, L_00000189307f3f80;  1 drivers
S_00000189307c4930 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307c4160;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307c4930
v00000189307c8a20_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v00000189307c8a20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v00000189307c8a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307c8a20_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_00000189307c3350 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307c4160;
 .timescale -9 -12;
v00000189307c8ac0_0 .var/i "ram_index", 31 0;
S_00000189307c3e40 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307c4160;
 .timescale -9 -12;
L_00000189306b9d60 .functor BUFZ 8, v00000189307c8de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306b9dd0 .functor BUFZ 8, v00000189307c8e80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307c8de0_0 .var "douta_reg", 7 0;
v00000189307c8e80_0 .var "doutb_reg", 7 0;
S_00000189307c42f0 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 6 155, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000189307c9960 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189307c9998 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_00000189307c99d0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189307c9a08 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307c5c80 .array "BRAM", 0 1023, 7 0;
v00000189307c62c0_0 .net "addra", 9 0, v00000189307da2d0_0;  1 drivers
v00000189307c55a0_0 .net "addrb", 9 0, v00000189307d9470_0;  1 drivers
v00000189307c7260_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c58c0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c6360_0 .net "dina", 7 0, v00000189307d9a10_0;  1 drivers
o0000018930764b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307c6cc0_0 .net "dinb", 7 0, o0000018930764b58;  0 drivers
v00000189307c6a40_0 .net "douta", 7 0, L_00000189306bad90;  1 drivers
v00000189307c6400_0 .net "doutb", 7 0, L_00000189306bb420;  alias, 1 drivers
L_00000189307f40e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c5460_0 .net "ena", 0 0, L_00000189307f40e8;  1 drivers
v00000189307c5500_0 .net "enb", 0 0, v00000189307d8c50_0;  1 drivers
v00000189307c7760_0 .var/i "idx", 31 0;
v00000189307c7120_0 .var "ram_data_a", 7 0;
v00000189307c56e0_0 .var "ram_data_b", 7 0;
L_00000189307f4130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c5780_0 .net "regcea", 0 0, L_00000189307f4130;  1 drivers
L_00000189307f4178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307c6180_0 .net "regceb", 0 0, L_00000189307f4178;  1 drivers
v00000189307c5d20_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c5820_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c78a0_0 .net "wea", 0 0, v00000189307d9970_0;  1 drivers
L_00000189307f40a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307c73a0_0 .net "web", 0 0, L_00000189307f40a0;  1 drivers
S_00000189307c4ac0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307c42f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307c4ac0
v00000189307c5640_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v00000189307c5640_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v00000189307c5640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307c5640_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_00000189307c31c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307c42f0;
 .timescale -9 -12;
v00000189307c69a0_0 .var/i "ram_index", 31 0;
S_00000189307c3670 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307c42f0;
 .timescale -9 -12;
L_00000189306bad90 .functor BUFZ 8, v00000189307c6220_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306bb420 .functor BUFZ 8, v00000189307c53c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307c6220_0 .var "douta_reg", 7 0;
v00000189307c53c0_0 .var "doutb_reg", 7 0;
S_00000189307c3800 .scope module, "O2_blur" "blur_img" 6 264, 7 4 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_00000189306b0680 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_00000189306b06b8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_00000189306b06f0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_00000189306ba1c0 .functor BUFZ 1, v00000189307c7440_0, C4<0>, C4<0>, C4<0>;
L_00000189306b9a50 .functor BUFZ 8, v00000189307c6fe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307cfd70_0 .net *"_ivl_0", 31 0, L_00000189307ed6b0;  1 drivers
v00000189307cf230_0 .net *"_ivl_11", 31 0, L_00000189307ed2f0;  1 drivers
v00000189307cf2d0_0 .net *"_ivl_12", 31 0, L_00000189307ee010;  1 drivers
L_00000189307f44d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307cea10_0 .net *"_ivl_3", 26 0, L_00000189307f44d8;  1 drivers
v00000189307cf7d0_0 .net *"_ivl_4", 31 0, L_00000189307ee5b0;  1 drivers
L_00000189307f4520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307cf4b0_0 .net *"_ivl_7", 26 0, L_00000189307f4520;  1 drivers
L_00000189307f4568 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v00000189307cf690_0 .net/2u *"_ivl_8", 31 0, L_00000189307f4568;  1 drivers
v00000189307cf050_0 .var "blur_data_valid_in", 0 0;
v00000189307ced30_0 .net "blur_data_valid_out", 0 0, v00000189307c7440_0;  1 drivers
v00000189307cf730_0 .var "blur_done", 0 0;
v00000189307cec90_0 .net "blur_out", 7 0, v00000189307c6fe0_0;  1 drivers
v00000189307cf910_0 .var "busy", 0 0;
v00000189307cee70_0 .var "center_addr_x", 4 0;
v00000189307cfcd0_0 .var "center_addr_x_prev", 4 0;
v00000189307cfa50_0 .var "center_addr_y", 4 0;
v00000189307cef10_0 .var "center_addr_y_prev", 4 0;
v00000189307cebf0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307cedd0_0 .net "ext_pixel_in", 7 0, v00000189307d8ed0_0;  1 drivers
v00000189307cefb0_0 .net "ext_pixel_out", 7 0, L_00000189306b9a50;  alias, 1 drivers
v00000189307cf0f0_0 .var "ext_read_addr", 9 0;
v00000189307cf870_0 .var "ext_read_addr_valid", 0 0;
v00000189307ceab0_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000189307cf190_0 .net "ext_write_addr", 9 0, L_00000189307eeb50;  alias, 1 drivers
v00000189307cfe10_0 .net "ext_write_valid", 0 0, L_00000189306ba1c0;  alias, 1 drivers
v00000189307cfff0_0 .var "kernel_ind", 3 0;
v00000189307cf370 .array "kernel_ind_pipe", 0 2, 3 0;
v00000189307cf9b0_0 .var "row1", 23 0;
v00000189307cfaf0_0 .var "row2", 23 0;
v00000189307cfeb0_0 .var "row3", 23 0;
v00000189307cf410_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307cff50_0 .net "start_in", 0 0, v00000189307d9f10_0;  1 drivers
v00000189307d0090_0 .var "wait_for_last_pixel", 0 0;
L_00000189307ed6b0 .concat [ 5 27 0 0], v00000189307cfcd0_0, L_00000189307f44d8;
L_00000189307ee5b0 .concat [ 5 27 0 0], v00000189307cef10_0, L_00000189307f4520;
L_00000189307ed2f0 .arith/mult 32, L_00000189307ee5b0, L_00000189307f4568;
L_00000189307ee010 .arith/sum 32, L_00000189307ed6b0, L_00000189307ed2f0;
L_00000189307eeb50 .part L_00000189307ee010, 0, 10;
S_00000189307cbc80 .scope module, "blur" "gaussian" 7 53, 8 6 0, S_00000189307c3800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000018930701020 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v00000189307c5a00_0 .var "busy_out", 0 0;
v00000189307c6b80_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307c6fe0_0 .var "data_out", 7 0;
v00000189307c5dc0_0 .net "data_valid_in", 0 0, v00000189307cf050_0;  1 drivers
v00000189307c7440_0 .var "data_valid_out", 0 0;
v00000189307c5aa0_0 .var "error_out", 0 0;
v00000189307c6040 .array "kernel", 0 8, 7 0;
v00000189307c51e0_0 .net "r0_data_in", 23 0, v00000189307cf9b0_0;  1 drivers
v00000189307c5e60_0 .net "r1_data_in", 23 0, v00000189307cfaf0_0;  1 drivers
v00000189307c6860_0 .net "r2_data_in", 23 0, v00000189307cfeb0_0;  1 drivers
v00000189307c5f00_0 .net "rowdata", 71 0, L_00000189307eebf0;  1 drivers
v00000189307c60e0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307c65e0 .array "stage1_data", 0 8, 10 0;
v00000189307c6680 .array "stage1_data_reg", 0 8, 10 0;
v00000189307c67c0_0 .var "stage1_reg_valid", 0 0;
v00000189307c6ae0_0 .var "stage1_valid", 0 0;
v00000189307c6c20_0 .var "stage2_accumulator", 11 0;
v00000189307c6d60_0 .var "stage2_data", 11 0;
v00000189307c6e00_0 .var "stage2_valid", 0 0;
v00000189307c6ea0_0 .var "stage2_valid_pipe", 2 0;
v00000189307c6680_0 .array/port v00000189307c6680, 0;
v00000189307c6680_1 .array/port v00000189307c6680, 1;
v00000189307c6680_2 .array/port v00000189307c6680, 2;
v00000189307c6680_3 .array/port v00000189307c6680, 3;
E_0000018930700c20/0 .event anyedge, v00000189307c6680_0, v00000189307c6680_1, v00000189307c6680_2, v00000189307c6680_3;
v00000189307c6680_4 .array/port v00000189307c6680, 4;
v00000189307c6680_5 .array/port v00000189307c6680, 5;
v00000189307c6680_6 .array/port v00000189307c6680, 6;
v00000189307c6680_7 .array/port v00000189307c6680, 7;
E_0000018930700c20/1 .event anyedge, v00000189307c6680_4, v00000189307c6680_5, v00000189307c6680_6, v00000189307c6680_7;
v00000189307c6680_8 .array/port v00000189307c6680, 8;
E_0000018930700c20/2 .event anyedge, v00000189307c6680_8;
E_0000018930700c20 .event/or E_0000018930700c20/0, E_0000018930700c20/1, E_0000018930700c20/2;
L_00000189307eebf0 .concat [ 24 24 24 0], v00000189307cfeb0_0, v00000189307cfaf0_0, v00000189307cf9b0_0;
S_00000189307cb640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 62, 8 62 0, S_00000189307cbc80;
 .timescale -9 -12;
v00000189307c64a0_0 .var/i "i", 31 0;
S_00000189307cbe10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 68, 8 68 0, S_00000189307cbc80;
 .timescale -9 -12;
v00000189307c5960_0 .var/i "i", 31 0;
S_00000189307ca380 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 79, 8 79 0, S_00000189307cbc80;
 .timescale -9 -12;
v00000189307c6f40_0 .var/i "i", 31 0;
S_00000189307cbaf0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 85, 8 85 0, S_00000189307cbc80;
 .timescale -9 -12;
v00000189307c6540_0 .var/i "i", 31 0;
S_00000189307ca510 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 96, 8 96 0, S_00000189307cbc80;
 .timescale -9 -12;
v00000189307c7940_0 .var/i "i", 31 0;
S_00000189307ca6a0 .scope module, "O2_to_O3" "image_half_full" 6 332, 9 4 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_00000189306b09f0 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_00000189306b0a28 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_00000189306b0a60 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v00000189307cc490_0 .net *"_ivl_0", 31 0, L_00000189307ef0f0;  1 drivers
v00000189307cc530_0 .net *"_ivl_11", 31 0, L_00000189307eea10;  1 drivers
v00000189307ce150_0 .net *"_ivl_12", 31 0, L_00000189307eec90;  1 drivers
L_00000189307f4760 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307cca30_0 .net *"_ivl_3", 26 0, L_00000189307f4760;  1 drivers
v00000189307cd890_0 .net *"_ivl_4", 31 0, L_00000189307edbb0;  1 drivers
L_00000189307f47a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307ce290_0 .net *"_ivl_7", 26 0, L_00000189307f47a8;  1 drivers
L_00000189307f47f0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v00000189307cc8f0_0 .net/2u *"_ivl_8", 31 0, L_00000189307f47f0;  1 drivers
v00000189307cda70_0 .var "busy", 0 0;
v00000189307ccad0_0 .var "center_addr_x", 4 0;
v00000189307cd070_0 .var "center_addr_y", 4 0;
v00000189307cc3f0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307ce8d0_0 .net "ext_pixel_in", 7 0, v00000189307d8f70_0;  1 drivers
v00000189307cd4d0_0 .net "ext_pixel_out", 7 0, v00000189307cf5f0_0;  alias, 1 drivers
v00000189307ccb70_0 .net "ext_read_addr", 9 0, L_00000189307edcf0;  alias, 1 drivers
v00000189307ce970_0 .var "ext_read_addr_valid", 0 0;
v00000189307cd930_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000189307ce510_0 .net "ext_write_addr", 7 0, v00000189307ceb50_0;  alias, 1 drivers
v00000189307cc7b0_0 .net "ext_write_valid", 0 0, v00000189307ce1f0_0;  alias, 1 drivers
v00000189307ce830_0 .var "old_center_addr_x_used", 4 0;
v00000189307cd2f0_0 .var "old_center_addr_y_used", 4 0;
v00000189307cc850_0 .var "resize_done", 0 0;
v00000189307ce0b0_0 .var "resize_in", 7 0;
v00000189307cd610_0 .var "resize_in_valid", 0 0;
v00000189307ccfd0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307cd9d0_0 .net "start_in", 0 0, v00000189307d8d90_0;  1 drivers
L_00000189307ef0f0 .concat [ 5 27 0 0], v00000189307ccad0_0, L_00000189307f4760;
L_00000189307edbb0 .concat [ 5 27 0 0], v00000189307cd070_0, L_00000189307f47a8;
L_00000189307eea10 .arith/mult 32, L_00000189307edbb0, L_00000189307f47f0;
L_00000189307eec90 .arith/sum 32, L_00000189307ef0f0, L_00000189307eea10;
L_00000189307edcf0 .part L_00000189307eec90, 0, 10;
S_00000189307cace0 .scope module, "downsizer" "image_half" 9 94, 10 4 0, S_00000189307ca6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000018930586e20 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000018930586e58 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v00000189307cfb90_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307ceb50_0 .var "data_addr_out", 7 0;
v00000189307cf550_0 .net "data_in", 7 0, v00000189307ce0b0_0;  1 drivers
v00000189307cf5f0_0 .var "data_out", 7 0;
v00000189307cfc30_0 .net "data_valid_in", 0 0, v00000189307cd610_0;  1 drivers
v00000189307ce1f0_0 .var "data_valid_out", 0 0;
v00000189307cd430_0 .net "data_x_in", 4 0, v00000189307ce830_0;  1 drivers
v00000189307cdd90_0 .net "data_y_in", 4 0, v00000189307cd2f0_0;  1 drivers
v00000189307ccc10_0 .var "done_out", 0 0;
v00000189307cd570_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
S_00000189307cb320 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 6 184, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000189307c9a50 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189307c9a88 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_00000189307c9ac0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189307c9af8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307cc990 .array "BRAM", 0 255, 7 0;
v00000189307ccd50_0 .net "addra", 7 0, v00000189307d86b0_0;  1 drivers
v00000189307cce90_0 .net "addrb", 7 0, v00000189307d8890_0;  1 drivers
v00000189307cccb0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307cded0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307cdbb0_0 .net "dina", 7 0, v00000189307da0f0_0;  1 drivers
o0000018930766838 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307ccf30_0 .net "dinb", 7 0, o0000018930766838;  0 drivers
v00000189307cd1b0_0 .net "douta", 7 0, L_00000189306ba690;  1 drivers
v00000189307cc5d0_0 .net "doutb", 7 0, L_00000189306ba540;  alias, 1 drivers
L_00000189307f4208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307cd6b0_0 .net "ena", 0 0, L_00000189307f4208;  1 drivers
v00000189307cdc50_0 .net "enb", 0 0, v00000189307d93d0_0;  1 drivers
v00000189307ce6f0_0 .var/i "idx", 31 0;
v00000189307cd750_0 .var "ram_data_a", 7 0;
v00000189307ce470_0 .var "ram_data_b", 7 0;
L_00000189307f4250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307cc350_0 .net "regcea", 0 0, L_00000189307f4250;  1 drivers
L_00000189307f4298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307ccdf0_0 .net "regceb", 0 0, L_00000189307f4298;  1 drivers
v00000189307cc210_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307cd250_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307cd390_0 .net "wea", 0 0, v00000189307d9830_0;  1 drivers
L_00000189307f41c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307cd7f0_0 .net "web", 0 0, L_00000189307f41c0;  1 drivers
S_00000189307cbfa0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307cb320;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307cbfa0
v00000189307ce330_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v00000189307ce330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v00000189307ce330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307ce330_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_00000189307ca1f0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307cb320;
 .timescale -9 -12;
v00000189307cc670_0 .var/i "ram_index", 31 0;
S_00000189307ca9c0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307cb320;
 .timescale -9 -12;
L_00000189306ba690 .functor BUFZ 8, v00000189307ce3d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba540 .functor BUFZ 8, v00000189307cd110_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307ce3d0_0 .var "douta_reg", 7 0;
v00000189307cd110_0 .var "doutb_reg", 7 0;
S_00000189307cb960 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 6 212, 5 10 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000189307c9d20 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189307c9d58 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_00000189307c9d90 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189307c9dc8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307cc710 .array "BRAM", 0 255, 7 0;
v00000189307ce650_0 .net "addra", 7 0, v00000189307da190_0;  1 drivers
v00000189307ce790_0 .net "addrb", 7 0, v00000189307d8750_0;  1 drivers
v00000189307cc2b0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307d19e0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307d28e0_0 .net "dina", 7 0, v00000189307d8610_0;  1 drivers
o0000018930766ef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307d0680_0 .net "dinb", 7 0, o0000018930766ef8;  0 drivers
v00000189307d2020_0 .net "douta", 7 0, L_00000189306baa10;  1 drivers
v00000189307d25c0_0 .net "doutb", 7 0, L_00000189306ba150;  alias, 1 drivers
L_00000189307f4328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307d1940_0 .net "ena", 0 0, L_00000189307f4328;  1 drivers
v00000189307d02c0_0 .net "enb", 0 0, v00000189307d9650_0;  1 drivers
v00000189307d1c60_0 .var/i "idx", 31 0;
v00000189307d11c0_0 .var "ram_data_a", 7 0;
v00000189307d2660_0 .var "ram_data_b", 7 0;
L_00000189307f4370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307d0fe0_0 .net "regcea", 0 0, L_00000189307f4370;  1 drivers
L_00000189307f43b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307d16c0_0 .net "regceb", 0 0, L_00000189307f43b8;  1 drivers
v00000189307d1260_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307d0b80_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307d1d00_0 .net "wea", 0 0, v00000189307da730_0;  1 drivers
L_00000189307f42e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307d0720_0 .net "web", 0 0, L_00000189307f42e0;  1 drivers
S_00000189307cab50 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307cb960;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307cab50
v00000189307cdcf0_0 .var/i "depth", 31 0;
TD_top_level.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v00000189307cdcf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v00000189307cdcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307cdcf0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_00000189307ca830 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307cb960;
 .timescale -9 -12;
v00000189307cde30_0 .var/i "ram_index", 31 0;
S_00000189307cb000 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307cb960;
 .timescale -9 -12;
L_00000189306baa10 .functor BUFZ 8, v00000189307cdf70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306ba150 .functor BUFZ 8, v00000189307ce010_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307cdf70_0 .var "douta_reg", 7 0;
v00000189307ce010_0 .var "doutb_reg", 7 0;
S_00000189307cae70 .scope module, "O3_blur" "blur_img" 6 286, 7 4 0, S_00000189307b2a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_00000189306b1860 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_00000189306b1898 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_00000189306b18d0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_00000189306b9e40 .functor BUFZ 1, v00000189307d1300_0, C4<0>, C4<0>, C4<0>;
L_00000189306bb500 .functor BUFZ 8, v00000189307d1580_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307d1120_0 .net *"_ivl_0", 31 0, L_00000189307ee830;  1 drivers
v00000189307d0d60_0 .net *"_ivl_11", 31 0, L_00000189307ed430;  1 drivers
v00000189307d0ea0_0 .net *"_ivl_12", 31 0, L_00000189307ef370;  1 drivers
L_00000189307f45b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307d09a0_0 .net *"_ivl_3", 27 0, L_00000189307f45b0;  1 drivers
v00000189307d1bc0_0 .net *"_ivl_4", 31 0, L_00000189307ee970;  1 drivers
L_00000189307f45f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307d0a40_0 .net *"_ivl_7", 27 0, L_00000189307f45f8;  1 drivers
L_00000189307f4640 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000189307d1da0_0 .net/2u *"_ivl_8", 31 0, L_00000189307f4640;  1 drivers
v00000189307d0220_0 .var "blur_data_valid_in", 0 0;
v00000189307d1ee0_0 .net "blur_data_valid_out", 0 0, v00000189307d1300_0;  1 drivers
v00000189307d20c0_0 .var "blur_done", 0 0;
v00000189307d05e0_0 .net "blur_out", 7 0, v00000189307d1580_0;  1 drivers
v00000189307d1800_0 .var "busy", 0 0;
v00000189307d0cc0_0 .var "center_addr_x", 3 0;
v00000189307d1440_0 .var "center_addr_x_prev", 3 0;
v00000189307d0f40_0 .var "center_addr_y", 3 0;
v00000189307d1080_0 .var "center_addr_y_prev", 3 0;
v00000189307d14e0_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307d2200_0 .net "ext_pixel_in", 7 0, v00000189307dca30_0;  1 drivers
v00000189307d18a0_0 .net "ext_pixel_out", 7 0, L_00000189306bb500;  alias, 1 drivers
v00000189307d22a0_0 .var "ext_read_addr", 7 0;
v00000189307d2340_0 .var "ext_read_addr_valid", 0 0;
v00000189307d23e0_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000189307d2520_0 .net "ext_write_addr", 7 0, L_00000189307eda70;  alias, 1 drivers
v00000189307d3740_0 .net "ext_write_valid", 0 0, L_00000189306b9e40;  alias, 1 drivers
v00000189307d3b00_0 .var "kernel_ind", 3 0;
v00000189307d37e0 .array "kernel_ind_pipe", 0 2, 3 0;
v00000189307d3600_0 .var "row1", 23 0;
v00000189307d2ac0_0 .var "row2", 23 0;
v00000189307d2b60_0 .var "row3", 23 0;
v00000189307d2ca0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307d34c0_0 .net "start_in", 0 0, v00000189307dacd0_0;  1 drivers
v00000189307d3ba0_0 .var "wait_for_last_pixel", 0 0;
L_00000189307ee830 .concat [ 4 28 0 0], v00000189307d1440_0, L_00000189307f45b0;
L_00000189307ee970 .concat [ 4 28 0 0], v00000189307d1080_0, L_00000189307f45f8;
L_00000189307ed430 .arith/mult 32, L_00000189307ee970, L_00000189307f4640;
L_00000189307ef370 .arith/sum 32, L_00000189307ee830, L_00000189307ed430;
L_00000189307eda70 .part L_00000189307ef370, 0, 8;
S_00000189307cb190 .scope module, "blur" "gaussian" 7 53, 8 6 0, S_00000189307cae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000018930700360 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v00000189307d2700_0 .var "busy_out", 0 0;
v00000189307d0400_0 .net "clk_in", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307d1580_0 .var "data_out", 7 0;
v00000189307d0360_0 .net "data_valid_in", 0 0, v00000189307d0220_0;  1 drivers
v00000189307d1300_0 .var "data_valid_out", 0 0;
v00000189307d1a80_0 .var "error_out", 0 0;
v00000189307d1b20 .array "kernel", 0 8, 7 0;
v00000189307d13a0_0 .net "r0_data_in", 23 0, v00000189307d3600_0;  1 drivers
v00000189307d07c0_0 .net "r1_data_in", 23 0, v00000189307d2ac0_0;  1 drivers
v00000189307d1e40_0 .net "r2_data_in", 23 0, v00000189307d2b60_0;  1 drivers
v00000189307d27a0_0 .net "rowdata", 71 0, L_00000189307edf70;  1 drivers
v00000189307d0ae0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307d2980 .array "stage1_data", 0 8, 10 0;
v00000189307d0e00 .array "stage1_data_reg", 0 8, 10 0;
v00000189307d2840_0 .var "stage1_reg_valid", 0 0;
v00000189307d0c20_0 .var "stage1_valid", 0 0;
v00000189307d0540_0 .var "stage2_accumulator", 11 0;
v00000189307d2160_0 .var "stage2_data", 11 0;
v00000189307d1760_0 .var "stage2_valid", 0 0;
v00000189307d0860_0 .var "stage2_valid_pipe", 2 0;
v00000189307d0e00_0 .array/port v00000189307d0e00, 0;
v00000189307d0e00_1 .array/port v00000189307d0e00, 1;
v00000189307d0e00_2 .array/port v00000189307d0e00, 2;
v00000189307d0e00_3 .array/port v00000189307d0e00, 3;
E_00000189307006a0/0 .event anyedge, v00000189307d0e00_0, v00000189307d0e00_1, v00000189307d0e00_2, v00000189307d0e00_3;
v00000189307d0e00_4 .array/port v00000189307d0e00, 4;
v00000189307d0e00_5 .array/port v00000189307d0e00, 5;
v00000189307d0e00_6 .array/port v00000189307d0e00, 6;
v00000189307d0e00_7 .array/port v00000189307d0e00, 7;
E_00000189307006a0/1 .event anyedge, v00000189307d0e00_4, v00000189307d0e00_5, v00000189307d0e00_6, v00000189307d0e00_7;
v00000189307d0e00_8 .array/port v00000189307d0e00, 8;
E_00000189307006a0/2 .event anyedge, v00000189307d0e00_8;
E_00000189307006a0 .event/or E_00000189307006a0/0, E_00000189307006a0/1, E_00000189307006a0/2;
L_00000189307edf70 .concat [ 24 24 24 0], v00000189307d2b60_0, v00000189307d2ac0_0, v00000189307d3600_0;
S_00000189307cb4b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 62, 8 62 0, S_00000189307cb190;
 .timescale -9 -12;
v00000189307d0900_0 .var/i "i", 31 0;
S_00000189307cb7d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 68, 8 68 0, S_00000189307cb190;
 .timescale -9 -12;
v00000189307d1f80_0 .var/i "i", 31 0;
S_00000189307d5fd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 79, 8 79 0, S_00000189307cb190;
 .timescale -9 -12;
v00000189307d2480_0 .var/i "i", 31 0;
S_00000189307d49f0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 85, 8 85 0, S_00000189307cb190;
 .timescale -9 -12;
v00000189307d04a0_0 .var/i "i", 31 0;
S_00000189307d5990 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 96, 8 96 0, S_00000189307cb190;
 .timescale -9 -12;
v00000189307d1620_0 .var/i "i", 31 0;
S_00000189307d5b20 .scope module, "rx_img" "xilinx_true_dual_port_read_first_2_clock_ram" 3 87, 5 10 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000189307c9f00 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000189307c9f38 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000189307c9f70 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000189307c9fa8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000189307dae10 .array "BRAM", 0 4095, 7 0;
v00000189307dd1b0_0 .net "addra", 11 0, L_00000189307ee330;  1 drivers
v00000189307dccb0_0 .net "addrb", 11 0, v00000189307dac30_0;  alias, 1 drivers
v00000189307dc7b0_0 .net "clka", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307daeb0_0 .net "clkb", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307db9f0_0 .net "dina", 7 0, v00000189307e4fe0_0;  alias, 1 drivers
o0000018930768b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000189307dc350_0 .net "dinb", 7 0, o0000018930768b48;  0 drivers
v00000189307daf50_0 .net "douta", 7 0, L_00000189306b9ac0;  1 drivers
v00000189307daff0_0 .net "doutb", 7 0, L_00000189306b9b30;  alias, 1 drivers
L_00000189307f2fc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307dc850_0 .net "ena", 0 0, L_00000189307f2fc0;  1 drivers
v00000189307db130_0 .net "enb", 0 0, v00000189307db4f0_0;  alias, 1 drivers
v00000189307db1d0_0 .var/i "idx", 31 0;
v00000189307db310_0 .var "ram_data_a", 7 0;
v00000189307db6d0_0 .var "ram_data_b", 7 0;
L_00000189307f3008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307db270_0 .net "regcea", 0 0, L_00000189307f3008;  1 drivers
L_00000189307f3050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000189307dbd10_0 .net "regceb", 0 0, L_00000189307f3050;  1 drivers
v00000189307db3b0_0 .net "rsta", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307dc490_0 .net "rstb", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307db450_0 .net "wea", 0 0, v00000189307e2b00_0;  alias, 1 drivers
L_00000189307f2f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000189307db590_0 .net "web", 0 0, L_00000189307f2f78;  1 drivers
S_00000189307d4b80 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000189307d5b20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307d4b80
v00000189307dc170_0 .var/i "depth", 31 0;
TD_top_level.rx_img.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v00000189307dc170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v00000189307dc170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307dc170_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_00000189307d5670 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000189307d5b20;
 .timescale -9 -12;
v00000189307dd110_0 .var/i "ram_index", 31 0;
S_00000189307d5cb0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000189307d5b20;
 .timescale -9 -12;
L_00000189306b9ac0 .functor BUFZ 8, v00000189307dad70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000189306b9b30 .functor BUFZ 8, v00000189307dbbd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000189307dad70_0 .var "douta_reg", 7 0;
v00000189307dbbd0_0 .var "doutb_reg", 7 0;
S_00000189307d4d10 .scope module, "tx_img_O1L1" "send_img" 3 525, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_00000189307003a0 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
enum00000189304bba00 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307dbef0_0 .var "address", 13 0;
v00000189307dbf90_0 .var "busy", 0 0;
v00000189307dc030_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dc0d0_0 .var "counter", 3 0;
v00000189307dc3f0_0 .net "data", 7 0, L_00000189306b9f90;  alias, 1 drivers
v00000189307dc990_0 .net "img_ready", 0 0, L_00000189306babd0;  1 drivers
v00000189307dcad0_0 .var "out_state", 1 0;
v00000189307dcc10_0 .var "pixel", 7 0;
v00000189307df410_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307df050_0 .var "send", 0 0;
v00000189307dd930_0 .var/2s "state", 31 0;
v00000189307de150_0 .net "tx", 0 0, v00000189307dbdb0_0;  alias, 1 drivers
v00000189307df910_0 .net "tx_free", 0 0, v00000189307dc670_0;  1 drivers
S_00000189307d4540 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d4d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700820 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307db770_0 .var "baud_counter", 5 0;
v00000189307dbe50_0 .var "bit_index", 3 0;
v00000189307db950_0 .var "buffer", 8 0;
v00000189307dc210_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dbb30_0 .net "data_i", 7 0, v00000189307dcc10_0;  1 drivers
v00000189307dc670_0 .var "done_o", 0 0;
v00000189307dcb70_0 .net "start_i", 0 0, v00000189307df050_0;  1 drivers
v00000189307dbdb0_0 .var "tx", 0 0;
S_00000189307d46d0 .scope module, "tx_img_O1L2" "send_img" 3 538, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700c60 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
enum00000189304bbaa0 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307dd750_0 .var "address", 13 0;
v00000189307dedd0_0 .var "busy", 0 0;
v00000189307df5f0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307df550_0 .var "counter", 3 0;
v00000189307df870_0 .net "data", 7 0, L_00000189306ba380;  alias, 1 drivers
v00000189307dee70_0 .net "img_ready", 0 0, L_00000189306bacb0;  1 drivers
v00000189307de3d0_0 .var "out_state", 1 0;
v00000189307dd4d0_0 .var "pixel", 7 0;
v00000189307dd890_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307de5b0_0 .var "send", 0 0;
v00000189307dd610_0 .var/2s "state", 31 0;
v00000189307ddcf0_0 .net "tx", 0 0, v00000189307ded30_0;  alias, 1 drivers
v00000189307defb0_0 .net "tx_free", 0 0, v00000189307dd570_0;  1 drivers
S_00000189307d5350 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d46d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700460 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307dd430_0 .var "baud_counter", 5 0;
v00000189307ddc50_0 .var "bit_index", 3 0;
v00000189307df370_0 .var "buffer", 8 0;
v00000189307def10_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dd6b0_0 .net "data_i", 7 0, v00000189307dd4d0_0;  1 drivers
v00000189307dd570_0 .var "done_o", 0 0;
v00000189307df190_0 .net "start_i", 0 0, v00000189307de5b0_0;  1 drivers
v00000189307ded30_0 .var "tx", 0 0;
S_00000189307d4860 .scope module, "tx_img_O1L3" "send_img" 3 551, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700920 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
enum00000189304bbb40 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307df0f0_0 .var "address", 13 0;
v00000189307df690_0 .var "busy", 0 0;
v00000189307dda70_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307ddd90_0 .var "counter", 3 0;
v00000189307df230_0 .net "data", 7 0, L_00000189306ba850;  alias, 1 drivers
v00000189307dded0_0 .net "img_ready", 0 0, L_00000189306bb570;  1 drivers
v00000189307df2d0_0 .var "out_state", 1 0;
v00000189307debf0_0 .var "pixel", 7 0;
v00000189307dd7f0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307de0b0_0 .var "send", 0 0;
v00000189307df9b0_0 .var/2s "state", 31 0;
v00000189307de6f0_0 .net "tx", 0 0, v00000189307df4b0_0;  alias, 1 drivers
v00000189307de790_0 .net "tx_free", 0 0, v00000189307ddb10_0;  1 drivers
S_00000189307d4ea0 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d4860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_00000189307004a0 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307de470_0 .var "baud_counter", 5 0;
v00000189307dec90_0 .var "bit_index", 3 0;
v00000189307de010_0 .var "buffer", 8 0;
v00000189307de650_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307de510_0 .net "data_i", 7 0, v00000189307debf0_0;  1 drivers
v00000189307ddb10_0 .var "done_o", 0 0;
v00000189307df7d0_0 .net "start_i", 0 0, v00000189307de0b0_0;  1 drivers
v00000189307df4b0_0 .var "tx", 0 0;
S_00000189307d4220 .scope module, "tx_img_O2L1" "send_img" 3 564, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700520 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
enum00000189304bbbe0 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307dd390_0 .var "address", 13 0;
v00000189307dea10_0 .var "busy", 0 0;
v00000189307deab0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307ddbb0_0 .var "counter", 3 0;
v00000189307ddf70_0 .net "data", 7 0, L_00000189306ba000;  alias, 1 drivers
v00000189307de1f0_0 .net "img_ready", 0 0, L_00000189306ba700;  1 drivers
v00000189307de290_0 .var "out_state", 1 0;
v00000189307de330_0 .var "pixel", 7 0;
v00000189307deb50_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307dfaf0_0 .var "send", 0 0;
v00000189307dfb90_0 .var/2s "state", 31 0;
v00000189307dfc30_0 .net "tx", 0 0, v00000189307dde30_0;  alias, 1 drivers
v00000189307dfcd0_0 .net "tx_free", 0 0, v00000189307de830_0;  1 drivers
S_00000189307d5030 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d4220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700560 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307de8d0_0 .var "baud_counter", 5 0;
v00000189307df730_0 .var "bit_index", 3 0;
v00000189307dd9d0_0 .var "buffer", 8 0;
v00000189307dd250_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dd2f0_0 .net "data_i", 7 0, v00000189307de330_0;  1 drivers
v00000189307de830_0 .var "done_o", 0 0;
v00000189307de970_0 .net "start_i", 0 0, v00000189307dfaf0_0;  1 drivers
v00000189307dde30_0 .var "tx", 0 0;
S_00000189307d43b0 .scope module, "tx_img_O2L2" "send_img" 3 577, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_00000189307011a0 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
enum00000189304bbc80 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307e2420_0 .var "address", 13 0;
v00000189307e0da0_0 .var "busy", 0 0;
v00000189307e0b20_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e0e40_0 .var "counter", 3 0;
v00000189307e24c0_0 .net "data", 7 0, L_00000189306bb3b0;  alias, 1 drivers
v00000189307e1020_0 .net "img_ready", 0 0, L_00000189306ba770;  1 drivers
v00000189307e1700_0 .var "out_state", 1 0;
v00000189307e2560_0 .var "pixel", 7 0;
v00000189307e0300_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307e2240_0 .var "send", 0 0;
v00000189307e1160_0 .var/2s "state", 31 0;
v00000189307e1480_0 .net "tx", 0 0, v00000189307e0090_0;  alias, 1 drivers
v00000189307e1b60_0 .net "tx_free", 0 0, v00000189307dff50_0;  1 drivers
S_00000189307d51c0 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d43b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_00000189307005e0 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307dfa50_0 .var "baud_counter", 5 0;
v00000189307e0130_0 .var "bit_index", 3 0;
v00000189307dfd70_0 .var "buffer", 8 0;
v00000189307dfe10_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307dfeb0_0 .net "data_i", 7 0, v00000189307e2560_0;  1 drivers
v00000189307dff50_0 .var "done_o", 0 0;
v00000189307dfff0_0 .net "start_i", 0 0, v00000189307e2240_0;  1 drivers
v00000189307e0090_0 .var "tx", 0 0;
S_00000189307d54e0 .scope module, "tx_img_O2L3" "send_img" 3 590, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_00000189307009a0 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
enum00000189304bbd20 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307e2060_0 .var "address", 13 0;
v00000189307e0f80_0 .var "busy", 0 0;
v00000189307e1980_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e03a0_0 .var "counter", 3 0;
v00000189307e0800_0 .net "data", 7 0, L_00000189306baa80;  alias, 1 drivers
v00000189307e0c60_0 .net "img_ready", 0 0, L_00000189306ba7e0;  1 drivers
v00000189307e0440_0 .var "out_state", 1 0;
v00000189307e2380_0 .var "pixel", 7 0;
v00000189307e1340_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307e0bc0_0 .var "send", 0 0;
v00000189307e2600_0 .var/2s "state", 31 0;
v00000189307e0580_0 .net "tx", 0 0, v00000189307e1a20_0;  alias, 1 drivers
v00000189307e0d00_0 .net "tx_free", 0 0, v00000189307e0ee0_0;  1 drivers
S_00000189307d5e40 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d54e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700660 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307e10c0_0 .var "baud_counter", 5 0;
v00000189307e12a0_0 .var "bit_index", 3 0;
v00000189307e0620_0 .var "buffer", 8 0;
v00000189307e22e0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e0940_0 .net "data_i", 7 0, v00000189307e2380_0;  1 drivers
v00000189307e0ee0_0 .var "done_o", 0 0;
v00000189307e1d40_0 .net "start_i", 0 0, v00000189307e0bc0_0;  1 drivers
v00000189307e1a20_0 .var "tx", 0 0;
S_00000189307d5800 .scope module, "tx_img_O3L1" "send_img" 3 603, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700620 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
enum00000189304bbdc0 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307e2880_0 .var "address", 13 0;
v00000189307e08a0_0 .var "busy", 0 0;
v00000189307e0a80_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e2100_0 .var "counter", 3 0;
v00000189307e27e0_0 .net "data", 7 0, L_00000189306baaf0;  alias, 1 drivers
v00000189307e1520_0 .net "img_ready", 0 0, L_00000189306b9eb0;  1 drivers
v00000189307e26a0_0 .var "out_state", 1 0;
v00000189307e15c0_0 .var "pixel", 7 0;
v00000189307e1660_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307e2740_0 .var "send", 0 0;
v00000189307e17a0_0 .var/2s "state", 31 0;
v00000189307e1840_0 .net "tx", 0 0, v00000189307e06c0_0;  alias, 1 drivers
v00000189307e18e0_0 .net "tx_free", 0 0, v00000189307e13e0_0;  1 drivers
S_00000189307e8d50 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307d5800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700ae0 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307e04e0_0 .var "baud_counter", 5 0;
v00000189307e0760_0 .var "bit_index", 3 0;
v00000189307e1e80_0 .var "buffer", 8 0;
v00000189307e09e0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e1200_0 .net "data_i", 7 0, v00000189307e15c0_0;  1 drivers
v00000189307e13e0_0 .var "done_o", 0 0;
v00000189307e1fc0_0 .net "start_i", 0 0, v00000189307e2740_0;  1 drivers
v00000189307e06c0_0 .var "tx", 0 0;
S_00000189307e8580 .scope module, "tx_img_O3L2" "send_img" 3 616, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700b20 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
enum00000189304bbe60 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307e0260_0 .var "address", 13 0;
v00000189307e3a00_0 .var "busy", 0 0;
v00000189307e4b80_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e4220_0 .var "counter", 3 0;
v00000189307e2ec0_0 .net "data", 7 0, L_00000189306b9ba0;  alias, 1 drivers
v00000189307e2d80_0 .net "img_ready", 0 0, L_00000189306b9f20;  1 drivers
v00000189307e49a0_0 .var "out_state", 1 0;
v00000189307e4540_0 .var "pixel", 7 0;
v00000189307e47c0_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307e3aa0_0 .var "send", 0 0;
v00000189307e2f60_0 .var/2s "state", 31 0;
v00000189307e4860_0 .net "tx", 0 0, v00000189307e29c0_0;  alias, 1 drivers
v00000189307e4f40_0 .net "tx_free", 0 0, v00000189307e1f20_0;  1 drivers
S_00000189307e8260 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307e8580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700be0 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307e1c00_0 .var "baud_counter", 5 0;
v00000189307e1ac0_0 .var "bit_index", 3 0;
v00000189307e1ca0_0 .var "buffer", 8 0;
v00000189307e1de0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e21a0_0 .net "data_i", 7 0, v00000189307e4540_0;  1 drivers
v00000189307e1f20_0 .var "done_o", 0 0;
v00000189307e2920_0 .net "start_i", 0 0, v00000189307e3aa0_0;  1 drivers
v00000189307e29c0_0 .var "tx", 0 0;
S_00000189307e9cf0 .scope module, "tx_img_O3L3" "send_img" 3 629, 11 4 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_0000018930700ce0 .param/l "BRAM_LENGTH" 0 11 5, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
enum000001893058ff10 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000189307e2a60_0 .var "address", 13 0;
v00000189307e3b40_0 .var "busy", 0 0;
v00000189307e3000_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e35a0_0 .var "counter", 3 0;
v00000189307e4e00_0 .net "data", 7 0, L_00000189306bb180;  alias, 1 drivers
v00000189307e38c0_0 .net "img_ready", 0 0, L_00000189306bae00;  1 drivers
v00000189307e51c0_0 .var "out_state", 1 0;
v00000189307e36e0_0 .var "pixel", 7 0;
v00000189307e2e20_0 .net "rst_in", 0 0, L_00000189307ed570;  alias, 1 drivers
v00000189307e2c40_0 .var "send", 0 0;
v00000189307e42c0_0 .var/2s "state", 31 0;
v00000189307e5120_0 .net "tx", 0 0, v00000189307e3500_0;  alias, 1 drivers
v00000189307e3820_0 .net "tx_free", 0 0, v00000189307e4900_0;  1 drivers
S_00000189307e9070 .scope module, "utx" "uart_tx" 11 25, 12 4 0, S_00000189307e9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000018930700d20 .param/l "CLOCKS_PER_BAUD" 0 12 14, +C4<00000000000000000000000000110010>;
v00000189307e33c0_0 .var "baud_counter", 5 0;
v00000189307e2ba0_0 .var "bit_index", 3 0;
v00000189307e3be0_0 .var "buffer", 8 0;
v00000189307e2ce0_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e3640_0 .net "data_i", 7 0, v00000189307e36e0_0;  1 drivers
v00000189307e4900_0 .var "done_o", 0 0;
v00000189307e4cc0_0 .net "start_i", 0 0, v00000189307e2c40_0;  1 drivers
v00000189307e3500_0 .var "tx", 0 0;
S_00000189307e9e80 .scope module, "urx" "uart_rx" 3 46, 13 7 0, S_00000189304715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "data_o";
    .port_info 3 /OUTPUT 1 "valid_o";
P_00000189307c94b0 .param/l "BIT_ZERO" 1 13 17, +C4<00000000000000000000000000000001>;
P_00000189307c94e8 .param/l "CLOCKS_PER_BAUD" 0 13 15, +C4<00000000000000000000000000110010>;
P_00000189307c9520 .param/l "IDLE" 1 13 16, +C4<00000000000000000000000000000000>;
P_00000189307c9558 .param/l "STOP_BIT" 1 13 18, +C4<00000000000000000000000000001001>;
v00000189307e3780_0 .net *"_ivl_0", 31 0, L_00000189307eedd0;  1 drivers
L_00000189307f2ee8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307e3960_0 .net *"_ivl_3", 15 0, L_00000189307f2ee8;  1 drivers
L_00000189307f2f30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189307e3140_0 .net/2u *"_ivl_4", 31 0, L_00000189307f2f30;  1 drivers
v00000189307e4400_0 .var "baud_counter", 15 0;
v00000189307e30a0_0 .var "ck_uart", 0 0;
v00000189307e4360_0 .net "clk", 0 0, o000001893075e0d8;  alias, 0 drivers
v00000189307e4fe0_0 .var "data_o", 7 0;
v00000189307e3e60_0 .var "q_uart", 0 0;
v00000189307e3c80_0 .net "rx", 0 0, o000001893076c088;  alias, 0 drivers
v00000189307e3320_0 .var "state", 3 0;
v00000189307e2b00_0 .var "valid_o", 0 0;
v00000189307e4180_0 .net "zero_baud_counter", 0 0, L_00000189307ed610;  1 drivers
L_00000189307eedd0 .concat [ 16 16 0 0], v00000189307e4400_0, L_00000189307f2ee8;
L_00000189307ed610 .cmp/eq 32, L_00000189307eedd0, L_00000189307f2f30;
S_0000018930471770 .scope module, "xilinx_single_port_ram_read_first" "xilinx_single_port_ram_read_first" 14 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 18 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 18 "douta";
P_00000189305473a0 .param/str "INIT_FILE" 0 14 14, "\000";
P_00000189305473d8 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0000018930547410 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0000018930547448 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000010010>;
v00000189307ea7d0 .array "BRAM", 0 1023, 17 0;
o000001893076d228 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000189307eaa50_0 .net "addra", 9 0, o000001893076d228;  0 drivers
o000001893076d258 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307eaaf0_0 .net "clka", 0 0, o000001893076d258;  0 drivers
o000001893076d288 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000189307ead70_0 .net "dina", 17 0, o000001893076d288;  0 drivers
v00000189307eae10_0 .net "douta", 17 0, L_00000189306ba0e0;  1 drivers
o000001893076d2e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307eaff0_0 .net "ena", 0 0, o000001893076d2e8;  0 drivers
v00000189307eeab0_0 .var "ram_data", 17 0;
o000001893076d348 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307eded0_0 .net "regcea", 0 0, o000001893076d348;  0 drivers
o000001893076d378 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307ed7f0_0 .net "rsta", 0 0, o000001893076d378;  0 drivers
o000001893076d3a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000189307ed4d0_0 .net "wea", 0 0, o000001893076d3a8;  0 drivers
S_00000189307e8a30 .scope function.vec4.u32, "clogb2" "clogb2" 14 74, 14 74 0, S_0000018930471770;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000189307e8a30
v00000189307ebc70_0 .var/i "depth", 31 0;
TD_xilinx_single_port_ram_read_first.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v00000189307ebc70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v00000189307ebc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000189307ebc70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_00000189307e9390 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 31, 14 31 0, S_0000018930471770;
 .timescale -9 -12;
v00000189307ec850_0 .var/i "ram_index", 31 0;
S_00000189307e88a0 .scope generate, "output_register" "output_register" 14 51, 14 51 0, S_0000018930471770;
 .timescale -9 -12;
L_00000189306ba0e0 .functor BUFZ 18, v00000189307ec7b0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v00000189307ec7b0_0 .var "douta_reg", 17 0;
E_0000018930701820 .event posedge, v00000189307eaaf0_0;
    .scope S_00000189307e9e80;
T_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e3320_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000189307e4400_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e30a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e3e60_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_00000189307e9e80;
T_18 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e3e60_0;
    %load/vec4 v00000189307e3c80_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000189307e3e60_0, 0;
    %assign/vec4 v00000189307e30a0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000189307e9e80;
T_19 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e3320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e3320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000189307e4400_0, 0;
    %load/vec4 v00000189307e30a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000189307e3320_0, 0;
    %pushi/vec4 74, 0, 16;
    %assign/vec4 v00000189307e4400_0, 0;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000189307e4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v00000189307e3320_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e3320_0, 0;
    %pushi/vec4 49, 0, 16;
    %assign/vec4 v00000189307e4400_0, 0;
    %load/vec4 v00000189307e3320_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e3320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000189307e4400_0, 0;
T_19.6 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000189307e4400_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000189307e4400_0, 0;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000189307e9e80;
T_20 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e4180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v00000189307e3320_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v00000189307e30a0_0;
    %load/vec4 v00000189307e4fe0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e4fe0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000189307e9e80;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189307e2b00_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_00000189307e9e80;
T_22 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e4180_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v00000189307e3320_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.0;
    %assign/vec4 v00000189307e2b00_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_00000189307d5670;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307dd110_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000189307dd110_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307dd110_0;
    %store/vec4a v00000189307dae10, 4, 0;
    %load/vec4 v00000189307dd110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307dd110_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_00000189307d5cb0;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307dad70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307dbbd0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_00000189307d5cb0;
T_25 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307db3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307dad70_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000189307db270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000189307db310_0;
    %assign/vec4 v00000189307dad70_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000189307d5cb0;
T_26 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dc490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307dbbd0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000189307dbd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000189307db6d0_0;
    %assign/vec4 v00000189307dbbd0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000189307d5b20;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307db310_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307db6d0_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_00000189307d5b20;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307db1d0_0, 0, 32;
T_28.0 ;
    %load/vec4 v00000189307db1d0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_28.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307dae10, v00000189307db1d0_0 > {0 0 0};
    %load/vec4 v00000189307db1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307db1d0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_00000189307d5b20;
T_29 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dc850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v00000189307db450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v00000189307db9f0_0;
    %load/vec4 v00000189307dd1b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307dae10, 0, 4;
T_29.2 ;
    %load/vec4 v00000189307dd1b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307dae10, 4;
    %assign/vec4 v00000189307db310_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000189307d5b20;
T_30 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307db130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000189307db590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000189307dc350_0;
    %load/vec4 v00000189307dccb0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307dae10, 0, 4;
T_30.2 ;
    %load/vec4 v00000189307dccb0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307dae10, 4;
    %assign/vec4 v00000189307db6d0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000189304a1770;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930741190_0, 0, 32;
T_31.0 ;
    %load/vec4 v0000018930741190_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018930741190_0;
    %store/vec4a v0000018930741370, 4, 0;
    %load/vec4 v0000018930741190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930741190_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_000001893042e370;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930740a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930740150_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001893042e370;
T_33 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893065a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930740a10_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001893065a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000018930741910_0;
    %assign/vec4 v0000018930740a10_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001893042e370;
T_34 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930659460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930740150_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001893065a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001893065af40_0;
    %assign/vec4 v0000018930740150_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001893051afb0;
T_35 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930741910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893065af40_0, 0, 8;
    %end;
    .thread T_35, $init;
    .scope S_000001893051afb0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307417d0_0, 0, 32;
T_36.0 ;
    %load/vec4 v00000189307417d0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_36.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000018930741370, v00000189307417d0_0 > {0 0 0};
    %load/vec4 v00000189307417d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307417d0_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001893051afb0;
T_37 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930741690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001893065a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000018930740fb0_0;
    %load/vec4 v0000018930740bf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018930741370, 0, 4;
T_37.2 ;
    %load/vec4 v0000018930740bf0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000018930741370, 4;
    %assign/vec4 v0000018930741910_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001893051afb0;
T_38 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930741730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v00000189306595a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000018930741230_0;
    %load/vec4 v0000018930740e70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018930741370, 0, 4;
T_38.2 ;
    %load/vec4 v0000018930740e70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000018930741370, 4;
    %assign/vec4 v000001893065af40_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001893051e450;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930659e60_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000018930659e60_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018930659e60_0;
    %store/vec4a v000001893065a720, 4, 0;
    %load/vec4 v0000018930659e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930659e60_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .thread T_39;
    .scope S_0000018930425150;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893065a220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893065a360_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0000018930425150;
T_41 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893067a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001893065a220_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001893067a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001893067a2c0_0;
    %assign/vec4 v000001893065a220_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000018930425150;
T_42 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930679820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001893065a360_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001893067a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001893067b120_0;
    %assign/vec4 v000001893065a360_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001893042e500;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893067a2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893067b120_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_000001893042e500;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001893065acc0_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001893065acc0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_44.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001893065a720, v000001893065acc0_0 > {0 0 0};
    %load/vec4 v000001893065acc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001893065acc0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000001893042e500;
T_45 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893065a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000018930679640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v000001893065a2c0_0;
    %load/vec4 v0000018930659780_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893065a720, 0, 4;
T_45.2 ;
    %load/vec4 v0000018930659780_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001893065a720, 4;
    %assign/vec4 v000001893067a2c0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001893042e500;
T_46 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893065ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v000001893067ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000018930659a00_0;
    %load/vec4 v00000189306598c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893065a720, 0, 4;
T_46.2 ;
    %load/vec4 v00000189306598c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001893065a720, 4;
    %assign/vec4 v000001893067b120_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_00000189305268e0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930679aa0_0, 0, 32;
T_47.0 ;
    %load/vec4 v0000018930679aa0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018930679aa0_0;
    %store/vec4a v000001893067a5e0, 4, 0;
    %load/vec4 v0000018930679aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930679aa0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %end;
    .thread T_47;
    .scope S_00000189305619e0;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930679b40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893067a540_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_00000189305619e0;
T_49 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306386d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930679b40_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000018930638630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000018930638950_0;
    %assign/vec4 v0000018930679b40_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_00000189305619e0;
T_50 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306372d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001893067a540_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000018930638bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v00000189306384f0_0;
    %assign/vec4 v000001893067a540_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_00000189304252e0;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930638950_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189306384f0_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_00000189304252e0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930638b30_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000018930638b30_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_52.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001893067a5e0, v0000018930638b30_0 > {0 0 0};
    %load/vec4 v0000018930638b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930638b30_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_00000189304252e0;
T_53 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930679d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0000018930638c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000018930679500_0;
    %load/vec4 v000001893067aae0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893067a5e0, 0, 4;
T_53.2 ;
    %load/vec4 v000001893067aae0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001893067a5e0, 4;
    %assign/vec4 v0000018930638950_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000189304252e0;
T_54 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930679e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0000018930638db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v00000189306795a0_0;
    %load/vec4 v000001893067a680_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893067a5e0, 0, 4;
T_54.2 ;
    %load/vec4 v000001893067a680_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001893067a5e0, 4;
    %assign/vec4 v00000189306384f0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_00000189307ae150;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930637190_0, 0, 32;
T_55.0 ;
    %load/vec4 v0000018930637190_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018930637190_0;
    %store/vec4a v00000189306375f0, 4, 0;
    %load/vec4 v0000018930637190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930637190_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_00000189307ae600;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930637370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189306377d0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_00000189307ae600;
T_57 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930724cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930637370_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000018930724ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000018930725b50_0;
    %assign/vec4 v0000018930637370_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_00000189307ae600;
T_58 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307251f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189306377d0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000018930724f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000018930725150_0;
    %assign/vec4 v00000189306377d0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000018930561b70;
T_59 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930725b50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930725150_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0000018930561b70;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930724c50_0, 0, 32;
T_60.0 ;
    %load/vec4 v0000018930724c50_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_60.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189306375f0, v0000018930724c50_0 > {0 0 0};
    %load/vec4 v0000018930724c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930724c50_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %end;
    .thread T_60;
    .scope S_0000018930561b70;
T_61 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930724070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000018930724250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0000018930637b90_0;
    %load/vec4 v00000189306379b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189306375f0, 0, 4;
T_61.2 ;
    %load/vec4 v00000189306379b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189306375f0, 4;
    %assign/vec4 v0000018930725b50_0, 0;
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000018930561b70;
T_62 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930724570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0000018930725790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0000018930637e10_0;
    %load/vec4 v0000018930637870_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189306375f0, 0, 4;
T_62.2 ;
    %load/vec4 v0000018930637870_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189306375f0, 4;
    %assign/vec4 v0000018930725150_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00000189307ae920;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018930725470_0, 0, 32;
T_63.0 ;
    %load/vec4 v0000018930725470_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_63.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018930725470_0;
    %store/vec4a v0000018930725d30, 4, 0;
    %load/vec4 v0000018930725470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018930725470_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %end;
    .thread T_63;
    .scope S_00000189307aeab0;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930725650_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018930725c90_0, 0, 8;
    %end;
    .thread T_64, $init;
    .scope S_00000189307aeab0;
T_65 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306c02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930725650_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v00000189306c0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v00000189306c1890_0;
    %assign/vec4 v0000018930725650_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_00000189307aeab0;
T_66 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306c0670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018930725c90_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v00000189306c07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v00000189306c0210_0;
    %assign/vec4 v0000018930725c90_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_00000189307ae2e0;
T_67 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189306c1890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189306c0210_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_00000189307ae2e0;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189306c1750_0, 0, 32;
T_68.0 ;
    %load/vec4 v00000189306c1750_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_68.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000018930725d30, v00000189306c1750_0 > {0 0 0};
    %load/vec4 v00000189306c1750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189306c1750_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %end;
    .thread T_68;
    .scope S_00000189307ae2e0;
T_69 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306c12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v00000189306c08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v00000189306c1e30_0;
    %load/vec4 v0000018930725dd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018930725d30, 0, 4;
T_69.2 ;
    %load/vec4 v0000018930725dd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018930725d30, 4;
    %assign/vec4 v00000189306c1890_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_00000189307ae2e0;
T_70 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189306c00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v00000189306c0d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v00000189306c1110_0;
    %load/vec4 v0000018930725f10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018930725d30, 0, 4;
T_70.2 ;
    %load/vec4 v0000018930725f10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018930725d30, 4;
    %assign/vec4 v00000189306c0210_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_00000189307aef60;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001893062cd10_0, 0, 32;
T_71.0 ;
    %load/vec4 v000001893062cd10_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001893062cd10_0;
    %store/vec4a v000001893062c9f0, 4, 0;
    %load/vec4 v000001893062cd10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001893062cd10_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_00000189307b17b0;
T_72 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893062c1d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001893062c590_0, 0, 8;
    %end;
    .thread T_72, $init;
    .scope S_00000189307b17b0;
T_73 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001893062c1d0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v00000189307b32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v00000189307b3680_0;
    %assign/vec4 v000001893062c1d0_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_00000189307b17b0;
T_74 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001893062c590_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v00000189307b3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v00000189307b4b20_0;
    %assign/vec4 v000001893062c590_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000189307aedd0;
T_75 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b3680_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b4b20_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_00000189307aedd0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b3180_0, 0, 32;
T_76.0 ;
    %load/vec4 v00000189307b3180_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_76.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001893062c9f0, v00000189307b3180_0 > {0 0 0};
    %load/vec4 v00000189307b3180_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b3180_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_00000189307aedd0;
T_77 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893062bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v00000189307b4300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000001893062c630_0;
    %load/vec4 v000001893062ca90_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893062c9f0, 0, 4;
T_77.2 ;
    %load/vec4 v000001893062ca90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001893062c9f0, 4;
    %assign/vec4 v00000189307b3680_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_00000189307aedd0;
T_78 ;
    %wait E_0000018930700860;
    %load/vec4 v000001893062c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v00000189307b46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v000001893062cc70_0;
    %load/vec4 v000001893062c270_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001893062c9f0, 0, 4;
T_78.2 ;
    %load/vec4 v000001893062c270_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001893062c9f0, 4;
    %assign/vec4 v00000189307b4b20_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000189307b2750;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b4d00_0, 0, 32;
T_79.0 ;
    %load/vec4 v00000189307b4d00_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_79.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307b4d00_0;
    %store/vec4a v00000189307b4080, 4, 0;
    %load/vec4 v00000189307b4d00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b4d00_0, 0, 32;
    %jmp T_79.0;
T_79.1 ;
    %end;
    .thread T_79;
    .scope S_00000189307b1940;
T_80 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b3b80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b3400_0, 0, 8;
    %end;
    .thread T_80, $init;
    .scope S_00000189307b1940;
T_81 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b48a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b3b80_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v00000189307b4bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v00000189307b4800_0;
    %assign/vec4 v00000189307b3b80_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_00000189307b1940;
T_82 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b49e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b3400_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000189307b3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v00000189307b3fe0_0;
    %assign/vec4 v00000189307b3400_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_00000189307b1ad0;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b4800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b3fe0_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_00000189307b1ad0;
T_84 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b3f40_0, 0, 32;
T_84.0 ;
    %load/vec4 v00000189307b3f40_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_84.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307b4080, v00000189307b3f40_0 > {0 0 0};
    %load/vec4 v00000189307b3f40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b3f40_0, 0, 32;
    %jmp T_84.0;
T_84.1 ;
    %end;
    .thread T_84;
    .scope S_00000189307b1ad0;
T_85 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b3e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v00000189307b4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v00000189307b4620_0;
    %load/vec4 v00000189307b4760_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b4080, 0, 4;
T_85.2 ;
    %load/vec4 v00000189307b4760_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b4080, 4;
    %assign/vec4 v00000189307b4800_0, 0;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_00000189307b1ad0;
T_86 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b4a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v00000189307b37c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v00000189307b35e0_0;
    %load/vec4 v00000189307b4940_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b4080, 0, 4;
T_86.2 ;
    %load/vec4 v00000189307b4940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b4080, 4;
    %assign/vec4 v00000189307b3fe0_0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_00000189307b1490;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b4c60_0, 0, 32;
T_87.0 ;
    %load/vec4 v00000189307b4c60_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_87.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307b4c60_0;
    %store/vec4a v00000189307b4260, 4, 0;
    %load/vec4 v00000189307b4c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b4c60_0, 0, 32;
    %jmp T_87.0;
T_87.1 ;
    %end;
    .thread T_87;
    .scope S_00000189307b1df0;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b4120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b3ae0_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_00000189307b1df0;
T_89 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b4120_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v00000189307b5f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v00000189307b6b30_0;
    %assign/vec4 v00000189307b4120_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_00000189307b1df0;
T_90 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b3ae0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v00000189307b5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v00000189307b5e10_0;
    %assign/vec4 v00000189307b3ae0_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_00000189307b1170;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b6b30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b5e10_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_00000189307b1170;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b5230_0, 0, 32;
T_92.0 ;
    %load/vec4 v00000189307b5230_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_92.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307b4260, v00000189307b5230_0 > {0 0 0};
    %load/vec4 v00000189307b5230_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b5230_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_00000189307b1170;
T_93 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b3900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v00000189307b6bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v00000189307b5020_0;
    %load/vec4 v00000189307b43a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b4260, 0, 4;
T_93.2 ;
    %load/vec4 v00000189307b43a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b4260, 4;
    %assign/vec4 v00000189307b6b30_0, 0;
T_93.0 ;
    %jmp T_93;
    .thread T_93;
    .scope S_00000189307b1170;
T_94 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v00000189307b5a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v00000189307b3220_0;
    %load/vec4 v00000189307b4e40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b4260, 0, 4;
T_94.2 ;
    %load/vec4 v00000189307b4e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b4260, 4;
    %assign/vec4 v00000189307b5e10_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_00000189307b1f80;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b54b0_0, 0, 32;
T_95.0 ;
    %load/vec4 v00000189307b54b0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_95.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307b54b0_0;
    %store/vec4a v00000189307b6630, 4, 0;
    %load/vec4 v00000189307b54b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b54b0_0, 0, 32;
    %jmp T_95.0;
T_95.1 ;
    %end;
    .thread T_95;
    .scope S_00000189307b2430;
T_96 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b5550_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b5370_0, 0, 8;
    %end;
    .thread T_96, $init;
    .scope S_00000189307b2430;
T_97 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b5550_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v00000189307b5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v00000189307b6810_0;
    %assign/vec4 v00000189307b5550_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_00000189307b2430;
T_98 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b5370_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v00000189307b5870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v00000189307b5d70_0;
    %assign/vec4 v00000189307b5370_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_00000189307b1c60;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b6810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b5d70_0, 0, 8;
    %end;
    .thread T_99, $init;
    .scope S_00000189307b1c60;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b6130_0, 0, 32;
T_100.0 ;
    %load/vec4 v00000189307b6130_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_100.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307b6630, v00000189307b6130_0 > {0 0 0};
    %load/vec4 v00000189307b6130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b6130_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_00000189307b1c60;
T_101 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v00000189307b61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v00000189307b6d10_0;
    %load/vec4 v00000189307b63b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b6630, 0, 4;
T_101.2 ;
    %load/vec4 v00000189307b63b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b6630, 4;
    %assign/vec4 v00000189307b6810_0, 0;
T_101.0 ;
    %jmp T_101;
    .thread T_101;
    .scope S_00000189307b1c60;
T_102 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b5730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v00000189307b5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v00000189307b69f0_0;
    %load/vec4 v00000189307b55f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b6630, 0, 4;
T_102.2 ;
    %load/vec4 v00000189307b55f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307b6630, 4;
    %assign/vec4 v00000189307b5d70_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_00000189307b25c0;
T_103 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307b59b0_0, 0, 32;
T_103.0 ;
    %load/vec4 v00000189307b59b0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_103.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307b59b0_0;
    %store/vec4a v00000189307b6450, 4, 0;
    %load/vec4 v00000189307b59b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307b59b0_0, 0, 32;
    %jmp T_103.0;
T_103.1 ;
    %end;
    .thread T_103;
    .scope S_00000189307b2c00;
T_104 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b6f90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307b5c30_0, 0, 8;
    %end;
    .thread T_104, $init;
    .scope S_00000189307b2c00;
T_105 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c1880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b6f90_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v00000189307c0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v00000189307bf3a0_0;
    %assign/vec4 v00000189307b6f90_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_00000189307b2c00;
T_106 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307b5c30_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v00000189307c16a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v00000189307c0d40_0;
    %assign/vec4 v00000189307b5c30_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_00000189307b1300;
T_107 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307bf3a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c0d40_0, 0, 8;
    %end;
    .thread T_107, $init;
    .scope S_00000189307b1300;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c0020_0, 0, 32;
T_108.0 ;
    %load/vec4 v00000189307c0020_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_108.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307b6450, v00000189307c0020_0 > {0 0 0};
    %load/vec4 v00000189307c0020_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c0020_0, 0, 32;
    %jmp T_108.0;
T_108.1 ;
    %end;
    .thread T_108;
    .scope S_00000189307b1300;
T_109 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307b66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v00000189307bf440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v00000189307b5cd0_0;
    %load/vec4 v00000189307b6770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b6450, 0, 4;
T_109.2 ;
    %load/vec4 v00000189307b6770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307b6450, 4;
    %assign/vec4 v00000189307bf3a0_0, 0;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_00000189307b1300;
T_110 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307bf760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v00000189307c14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v00000189307b6310_0;
    %load/vec4 v00000189307b6e50_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307b6450, 0, 4;
T_110.2 ;
    %load/vec4 v00000189307b6e50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307b6450, 4;
    %assign/vec4 v00000189307c0d40_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_00000189307c3fd0;
T_111 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c12e0_0, 0, 32;
T_111.0 ;
    %load/vec4 v00000189307c12e0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_111.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307c12e0_0;
    %store/vec4a v00000189307bf800, 4, 0;
    %load/vec4 v00000189307c12e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c12e0_0, 0, 32;
    %jmp T_111.0;
T_111.1 ;
    %end;
    .thread T_111;
    .scope S_00000189307c47a0;
T_112 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c0de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307bfc60_0, 0, 8;
    %end;
    .thread T_112, $init;
    .scope S_00000189307c47a0;
T_113 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307bf300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c0de0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v00000189307bf260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v00000189307c1560_0;
    %assign/vec4 v00000189307c0de0_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_00000189307c47a0;
T_114 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c1240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307bfc60_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v00000189307c0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v00000189307c1060_0;
    %assign/vec4 v00000189307bfc60_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_00000189307b1620;
T_115 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c1560_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c1060_0, 0, 8;
    %end;
    .thread T_115, $init;
    .scope S_00000189307b1620;
T_116 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c0fc0_0, 0, 32;
T_116.0 ;
    %load/vec4 v00000189307c0fc0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_116.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307bf800, v00000189307c0fc0_0 > {0 0 0};
    %load/vec4 v00000189307c0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c0fc0_0, 0, 32;
    %jmp T_116.0;
T_116.1 ;
    %end;
    .thread T_116;
    .scope S_00000189307b1620;
T_117 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307bf4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v00000189307bfd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v00000189307c11a0_0;
    %load/vec4 v00000189307bfbc0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307bf800, 0, 4;
T_117.2 ;
    %load/vec4 v00000189307bfbc0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307bf800, 4;
    %assign/vec4 v00000189307c1560_0, 0;
T_117.0 ;
    %jmp T_117;
    .thread T_117;
    .scope S_00000189307b1620;
T_118 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307bf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v00000189307bf6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v00000189307c0200_0;
    %load/vec4 v00000189307c1380_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307bf800, 0, 4;
T_118.2 ;
    %load/vec4 v00000189307c1380_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000189307bf800, 4;
    %assign/vec4 v00000189307c1060_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_00000189307c3350;
T_119 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c8ac0_0, 0, 32;
T_119.0 ;
    %load/vec4 v00000189307c8ac0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_119.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307c8ac0_0;
    %store/vec4a v00000189307c9060, 4, 0;
    %load/vec4 v00000189307c8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c8ac0_0, 0, 32;
    %jmp T_119.0;
T_119.1 ;
    %end;
    .thread T_119;
    .scope S_00000189307c3e40;
T_120 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c8de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c8e80_0, 0, 8;
    %end;
    .thread T_120, $init;
    .scope S_00000189307c3e40;
T_121 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c76c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c8de0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v00000189307c5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v00000189307c5fa0_0;
    %assign/vec4 v00000189307c8de0_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_00000189307c3e40;
T_122 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c8e80_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v00000189307c7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v00000189307c6900_0;
    %assign/vec4 v00000189307c8e80_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_00000189307c4160;
T_123 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c5fa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c6900_0, 0, 8;
    %end;
    .thread T_123, $init;
    .scope S_00000189307c4160;
T_124 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c7620_0, 0, 32;
T_124.0 ;
    %load/vec4 v00000189307c7620_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_124.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307c9060, v00000189307c7620_0 > {0 0 0};
    %load/vec4 v00000189307c7620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c7620_0, 0, 32;
    %jmp T_124.0;
T_124.1 ;
    %end;
    .thread T_124;
    .scope S_00000189307c4160;
T_125 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %load/vec4 v00000189307c5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v00000189307c7c60_0;
    %load/vec4 v00000189307c79e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c9060, 0, 4;
T_125.2 ;
    %load/vec4 v00000189307c79e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189307c9060, 4;
    %assign/vec4 v00000189307c5fa0_0, 0;
T_125.0 ;
    %jmp T_125;
    .thread T_125;
    .scope S_00000189307c4160;
T_126 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v00000189307c7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v00000189307c7580_0;
    %load/vec4 v00000189307c7f80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c9060, 0, 4;
T_126.2 ;
    %load/vec4 v00000189307c7f80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189307c9060, 4;
    %assign/vec4 v00000189307c6900_0, 0;
T_126.0 ;
    %jmp T_126;
    .thread T_126;
    .scope S_00000189307c31c0;
T_127 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c69a0_0, 0, 32;
T_127.0 ;
    %load/vec4 v00000189307c69a0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_127.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307c69a0_0;
    %store/vec4a v00000189307c5c80, 4, 0;
    %load/vec4 v00000189307c69a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c69a0_0, 0, 32;
    %jmp T_127.0;
T_127.1 ;
    %end;
    .thread T_127;
    .scope S_00000189307c3670;
T_128 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c6220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c53c0_0, 0, 8;
    %end;
    .thread T_128, $init;
    .scope S_00000189307c3670;
T_129 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c6220_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v00000189307c5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v00000189307c7120_0;
    %assign/vec4 v00000189307c6220_0, 0;
T_129.2 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_00000189307c3670;
T_130 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c53c0_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v00000189307c6180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v00000189307c56e0_0;
    %assign/vec4 v00000189307c53c0_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_00000189307c42f0;
T_131 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c7120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307c56e0_0, 0, 8;
    %end;
    .thread T_131, $init;
    .scope S_00000189307c42f0;
T_132 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c7760_0, 0, 32;
T_132.0 ;
    %load/vec4 v00000189307c7760_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_132.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307c5c80, v00000189307c7760_0 > {0 0 0};
    %load/vec4 v00000189307c7760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c7760_0, 0, 32;
    %jmp T_132.0;
T_132.1 ;
    %end;
    .thread T_132;
    .scope S_00000189307c42f0;
T_133 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v00000189307c78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v00000189307c6360_0;
    %load/vec4 v00000189307c62c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c5c80, 0, 4;
T_133.2 ;
    %load/vec4 v00000189307c62c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189307c5c80, 4;
    %assign/vec4 v00000189307c7120_0, 0;
T_133.0 ;
    %jmp T_133;
    .thread T_133;
    .scope S_00000189307c42f0;
T_134 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c5500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %load/vec4 v00000189307c73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v00000189307c6cc0_0;
    %load/vec4 v00000189307c55a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c5c80, 0, 4;
T_134.2 ;
    %load/vec4 v00000189307c55a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189307c5c80, 4;
    %assign/vec4 v00000189307c56e0_0, 0;
T_134.0 ;
    %jmp T_134;
    .thread T_134;
    .scope S_00000189307ca1f0;
T_135 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307cc670_0, 0, 32;
T_135.0 ;
    %load/vec4 v00000189307cc670_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_135.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307cc670_0;
    %store/vec4a v00000189307cc990, 4, 0;
    %load/vec4 v00000189307cc670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307cc670_0, 0, 32;
    %jmp T_135.0;
T_135.1 ;
    %end;
    .thread T_135;
    .scope S_00000189307ca9c0;
T_136 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307ce3d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307cd110_0, 0, 8;
    %end;
    .thread T_136, $init;
    .scope S_00000189307ca9c0;
T_137 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cc210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307ce3d0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v00000189307cc350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v00000189307cd750_0;
    %assign/vec4 v00000189307ce3d0_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_00000189307ca9c0;
T_138 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cd250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307cd110_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v00000189307ccdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v00000189307ce470_0;
    %assign/vec4 v00000189307cd110_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_00000189307cb320;
T_139 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307cd750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307ce470_0, 0, 8;
    %end;
    .thread T_139, $init;
    .scope S_00000189307cb320;
T_140 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307ce6f0_0, 0, 32;
T_140.0 ;
    %load/vec4 v00000189307ce6f0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_140.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307cc990, v00000189307ce6f0_0 > {0 0 0};
    %load/vec4 v00000189307ce6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307ce6f0_0, 0, 32;
    %jmp T_140.0;
T_140.1 ;
    %end;
    .thread T_140;
    .scope S_00000189307cb320;
T_141 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cd6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %load/vec4 v00000189307cd390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v00000189307cdbb0_0;
    %load/vec4 v00000189307ccd50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cc990, 0, 4;
T_141.2 ;
    %load/vec4 v00000189307ccd50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307cc990, 4;
    %assign/vec4 v00000189307cd750_0, 0;
T_141.0 ;
    %jmp T_141;
    .thread T_141;
    .scope S_00000189307cb320;
T_142 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v00000189307cd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v00000189307ccf30_0;
    %load/vec4 v00000189307cce90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cc990, 0, 4;
T_142.2 ;
    %load/vec4 v00000189307cce90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307cc990, 4;
    %assign/vec4 v00000189307ce470_0, 0;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_00000189307ca830;
T_143 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307cde30_0, 0, 32;
T_143.0 ;
    %load/vec4 v00000189307cde30_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_143.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000189307cde30_0;
    %store/vec4a v00000189307cc710, 4, 0;
    %load/vec4 v00000189307cde30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307cde30_0, 0, 32;
    %jmp T_143.0;
T_143.1 ;
    %end;
    .thread T_143;
    .scope S_00000189307cb000;
T_144 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307cdf70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307ce010_0, 0, 8;
    %end;
    .thread T_144, $init;
    .scope S_00000189307cb000;
T_145 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307cdf70_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v00000189307d0fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v00000189307d11c0_0;
    %assign/vec4 v00000189307cdf70_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_00000189307cb000;
T_146 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307ce010_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v00000189307d16c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v00000189307d2660_0;
    %assign/vec4 v00000189307ce010_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_00000189307cb960;
T_147 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307d11c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189307d2660_0, 0, 8;
    %end;
    .thread T_147, $init;
    .scope S_00000189307cb960;
T_148 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d1c60_0, 0, 32;
T_148.0 ;
    %load/vec4 v00000189307d1c60_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_148.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000189307cc710, v00000189307d1c60_0 > {0 0 0};
    %load/vec4 v00000189307d1c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d1c60_0, 0, 32;
    %jmp T_148.0;
T_148.1 ;
    %end;
    .thread T_148;
    .scope S_00000189307cb960;
T_149 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d1940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v00000189307d1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %load/vec4 v00000189307d28e0_0;
    %load/vec4 v00000189307ce650_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cc710, 0, 4;
T_149.2 ;
    %load/vec4 v00000189307ce650_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307cc710, 4;
    %assign/vec4 v00000189307d11c0_0, 0;
T_149.0 ;
    %jmp T_149;
    .thread T_149;
    .scope S_00000189307cb960;
T_150 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d02c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v00000189307d0720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v00000189307d0680_0;
    %load/vec4 v00000189307ce790_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cc710, 0, 4;
T_150.2 ;
    %load/vec4 v00000189307ce790_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000189307cc710, 4;
    %assign/vec4 v00000189307d2660_0, 0;
T_150.0 ;
    %jmp T_150;
    .thread T_150;
    .scope S_00000189307c34e0;
T_151 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c1600, 4, 0;
    %end;
    .thread T_151;
    .scope S_00000189307c34e0;
T_152 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1100_0, 0;
    %fork t_1, S_00000189307c3990;
    %jmp t_0;
    .scope S_00000189307c3990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307bff80_0, 0, 32;
T_152.2 ;
    %load/vec4 v00000189307bff80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_152.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307bff80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c0b60, 0, 4;
    %load/vec4 v00000189307bff80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307bff80_0, 0, 32;
    %jmp T_152.2;
T_152.3 ;
    %end;
    .scope S_00000189307c34e0;
t_0 %join;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v00000189307c17e0_0;
    %assign/vec4 v00000189307c1100_0, 0;
    %fork t_3, S_00000189307c3cb0;
    %jmp t_2;
    .scope S_00000189307c3cb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c1420_0, 0, 32;
T_152.4 ;
    %load/vec4 v00000189307c1420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_152.5, 5;
    %ix/getv/s 4, v00000189307c1420_0;
    %load/vec4a v00000189307c1600, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000189307bfb20_0;
    %load/vec4 v00000189307c1420_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v00000189307c1420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c0b60, 0, 4;
    %load/vec4 v00000189307c1420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c1420_0, 0, 32;
    %jmp T_152.4;
T_152.5 ;
    %end;
    .scope S_00000189307c34e0;
t_2 %join;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_00000189307c34e0;
T_153 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c0f20_0, 0;
    %fork t_5, S_00000189307c4610;
    %jmp t_4;
    .scope S_00000189307c4610;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c02a0_0, 0, 32;
T_153.2 ;
    %load/vec4 v00000189307c02a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_153.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307c02a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307bfda0, 0, 4;
    %load/vec4 v00000189307c02a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c02a0_0, 0, 32;
    %jmp T_153.2;
T_153.3 ;
    %end;
    .scope S_00000189307c34e0;
t_4 %join;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v00000189307c1100_0;
    %assign/vec4 v00000189307c0f20_0, 0;
    %fork t_7, S_00000189307c4c50;
    %jmp t_6;
    .scope S_00000189307c4c50;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307bf8a0_0, 0, 32;
T_153.4 ;
    %load/vec4 v00000189307bf8a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_153.5, 5;
    %ix/getv/s 4, v00000189307bf8a0_0;
    %load/vec4a v00000189307c0b60, 4;
    %ix/getv/s 3, v00000189307bf8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307bfda0, 0, 4;
    %load/vec4 v00000189307bf8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307bf8a0_0, 0, 32;
    %jmp T_153.4;
T_153.5 ;
    %end;
    .scope S_00000189307c34e0;
t_6 %join;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_00000189307c34e0;
T_154 ;
Ewait_0 .event/or E_0000018930700420, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000189307c0520_0, 0, 12;
    %fork t_9, S_00000189307c4480;
    %jmp t_8;
    .scope S_00000189307c4480;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307bf940_0, 0, 32;
T_154.0 ;
    %load/vec4 v00000189307bf940_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_154.1, 5;
    %load/vec4 v00000189307c0520_0;
    %ix/getv/s 4, v00000189307bf940_0;
    %load/vec4a v00000189307bfda0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v00000189307c0520_0, 0, 12;
    %load/vec4 v00000189307bf940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307bf940_0, 0, 32;
    %jmp T_154.0;
T_154.1 ;
    %end;
    .scope S_00000189307c34e0;
t_8 %join;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_00000189307c34e0;
T_155 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307bfee0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000189307bfe40_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v00000189307c0f20_0;
    %assign/vec4 v00000189307bfee0_0, 0;
    %load/vec4 v00000189307c0520_0;
    %assign/vec4 v00000189307bfe40_0, 0;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_00000189307c34e0;
T_156 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307bfee0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c00c0_0, 4, 5;
    %load/vec4 v00000189307c00c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c00c0_0, 4, 5;
    %load/vec4 v00000189307c00c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c00c0_0, 4, 5;
    %jmp T_156;
    .thread T_156;
    .scope S_00000189307c34e0;
T_157 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c03e0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v00000189307c00c0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000189307c1920_0, 0;
    %load/vec4 v00000189307bfe40_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v00000189307c03e0_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_00000189307c3b20;
T_158 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c2f00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2aa0_0, 4, 5;
    %load/vec4 v00000189307c2aa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2aa0_0, 4, 5;
    %load/vec4 v00000189307c1ec0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c2fa0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307c2fa0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c2fa0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307c2fa0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c2fa0, 0, 4;
    %jmp T_158;
    .thread T_158;
    .scope S_00000189307c3b20;
T_159 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c23c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c1ba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c20a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c1c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2320_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307c2140_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307c2dc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307c25a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307c1ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1ce0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v00000189307c2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2f00_0, 0;
T_159.2 ;
    %load/vec4 v00000189307c2320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2320_0, 0;
T_159.4 ;
    %load/vec4 v00000189307c2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2280_0, 0;
T_159.6 ;
    %load/vec4 v00000189307c1b00_0;
    %flag_set/vec4 8;
    %jmp/1 T_159.10, 8;
    %load/vec4 v00000189307c2460_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_159.10;
    %jmp/0xz  T_159.8, 8;
    %load/vec4 v00000189307c1ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_159.13, 9;
    %load/vec4 v00000189307c2000_0;
    %and;
T_159.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c2280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c1ba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c20a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c1c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307c1ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c1ce0_0, 0;
T_159.11 ;
    %load/vec4 v00000189307c2aa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_159.16, 8;
    %load/vec4 v00000189307c2460_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_159.16;
    %jmp/0xz  T_159.14, 8;
    %load/vec4 v00000189307c2460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307c2fa0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_159.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_159.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_159.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_159.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_159.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_159.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_159.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_159.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_159.27, 6;
    %jmp T_159.28;
T_159.19 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2140_0, 4, 5;
    %jmp T_159.28;
T_159.20 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2140_0, 4, 5;
    %jmp T_159.28;
T_159.21 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2140_0, 4, 5;
    %jmp T_159.28;
T_159.22 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2dc0_0, 4, 5;
    %jmp T_159.28;
T_159.23 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2dc0_0, 4, 5;
    %jmp T_159.28;
T_159.24 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c2dc0_0, 4, 5;
    %jmp T_159.28;
T_159.25 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c25a0_0, 4, 5;
    %jmp T_159.28;
T_159.26 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c25a0_0, 4, 5;
    %jmp T_159.28;
T_159.27 ;
    %load/vec4 v00000189307c1e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c25a0_0, 4, 5;
    %jmp T_159.28;
T_159.28 ;
    %pop/vec4 1;
    %jmp T_159.18;
T_159.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c1b00_0, 0;
T_159.18 ;
    %load/vec4 v00000189307c1ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_159.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_159.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_159.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_159.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_159.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_159.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_159.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_159.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_159.37, 6;
    %jmp T_159.38;
T_159.29 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.39, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.40, 8;
T_159.39 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.40, 8;
 ; End of false expr.
    %blend;
T_159.40;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.41, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.42, 8;
T_159.41 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.42, 8;
 ; End of false expr.
    %blend;
T_159.42;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.30 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.43, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.44, 8;
T_159.43 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.44, 8;
 ; End of false expr.
    %blend;
T_159.44;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.31 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.45, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.46, 8;
T_159.45 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.46, 8;
 ; End of false expr.
    %blend;
T_159.46;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.47, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.48, 8;
T_159.47 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.48, 8;
 ; End of false expr.
    %blend;
T_159.48;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.32 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.49, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.50, 8;
T_159.49 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.50, 8;
 ; End of false expr.
    %blend;
T_159.50;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.33 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.34 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.51, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.52, 8;
T_159.51 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.52, 8;
 ; End of false expr.
    %blend;
T_159.52;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.35 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.53, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.54, 8;
T_159.53 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_159.54, 8;
 ; End of false expr.
    %blend;
T_159.54;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.55, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.56, 8;
T_159.55 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.56, 8;
 ; End of false expr.
    %blend;
T_159.56;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.36 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.57, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.58, 8;
T_159.57 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.58, 8;
 ; End of false expr.
    %blend;
T_159.58;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.37 ;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.59, 8;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %jmp/1 T_159.60, 8;
T_159.59 ; End of true expr.
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.60, 8;
 ; End of false expr.
    %blend;
T_159.60;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_159.61, 8;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %jmp/1 T_159.62, 8;
T_159.61 ; End of true expr.
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_159.62, 8;
 ; End of false expr.
    %blend;
T_159.62;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000189307c1a60_0, 0;
    %jmp T_159.38;
T_159.38 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c2f00_0, 0;
    %load/vec4 v00000189307c1ec0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_159.63, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c2320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307c1ec0_0, 0;
    %load/vec4 v00000189307c1ba0_0;
    %assign/vec4 v00000189307c1c40_0, 0;
    %load/vec4 v00000189307c20a0_0;
    %assign/vec4 v00000189307c26e0_0, 0;
    %load/vec4 v00000189307c1ba0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_159.65, 4;
    %load/vec4 v00000189307c20a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_159.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c1ce0_0, 0;
    %jmp T_159.68;
T_159.67 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c1ba0_0, 0;
    %load/vec4 v00000189307c20a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000189307c20a0_0, 0;
T_159.68 ;
    %jmp T_159.66;
T_159.65 ;
    %load/vec4 v00000189307c1ba0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000189307c1ba0_0, 0;
T_159.66 ;
    %jmp T_159.64;
T_159.63 ;
    %load/vec4 v00000189307c1ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307c1ec0_0, 0;
T_159.64 ;
T_159.14 ;
T_159.8 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_00000189307cbc80;
T_160 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307c6040, 4, 0;
    %end;
    .thread T_160;
    .scope S_00000189307cbc80;
T_161 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c6ae0_0, 0;
    %fork t_11, S_00000189307cb640;
    %jmp t_10;
    .scope S_00000189307cb640;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c64a0_0, 0, 32;
T_161.2 ;
    %load/vec4 v00000189307c64a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_161.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307c64a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c65e0, 0, 4;
    %load/vec4 v00000189307c64a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c64a0_0, 0, 32;
    %jmp T_161.2;
T_161.3 ;
    %end;
    .scope S_00000189307cbc80;
t_10 %join;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v00000189307c5dc0_0;
    %assign/vec4 v00000189307c6ae0_0, 0;
    %fork t_13, S_00000189307cbe10;
    %jmp t_12;
    .scope S_00000189307cbe10;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c5960_0, 0, 32;
T_161.4 ;
    %load/vec4 v00000189307c5960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_161.5, 5;
    %ix/getv/s 4, v00000189307c5960_0;
    %load/vec4a v00000189307c6040, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000189307c5f00_0;
    %load/vec4 v00000189307c5960_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v00000189307c5960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c65e0, 0, 4;
    %load/vec4 v00000189307c5960_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c5960_0, 0, 32;
    %jmp T_161.4;
T_161.5 ;
    %end;
    .scope S_00000189307cbc80;
t_12 %join;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_00000189307cbc80;
T_162 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c67c0_0, 0;
    %fork t_15, S_00000189307ca380;
    %jmp t_14;
    .scope S_00000189307ca380;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c6f40_0, 0, 32;
T_162.2 ;
    %load/vec4 v00000189307c6f40_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_162.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307c6f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c6680, 0, 4;
    %load/vec4 v00000189307c6f40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c6f40_0, 0, 32;
    %jmp T_162.2;
T_162.3 ;
    %end;
    .scope S_00000189307cbc80;
t_14 %join;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v00000189307c6ae0_0;
    %assign/vec4 v00000189307c67c0_0, 0;
    %fork t_17, S_00000189307cbaf0;
    %jmp t_16;
    .scope S_00000189307cbaf0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c6540_0, 0, 32;
T_162.4 ;
    %load/vec4 v00000189307c6540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_162.5, 5;
    %ix/getv/s 4, v00000189307c6540_0;
    %load/vec4a v00000189307c65e0, 4;
    %ix/getv/s 3, v00000189307c6540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307c6680, 0, 4;
    %load/vec4 v00000189307c6540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c6540_0, 0, 32;
    %jmp T_162.4;
T_162.5 ;
    %end;
    .scope S_00000189307cbc80;
t_16 %join;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_00000189307cbc80;
T_163 ;
Ewait_1 .event/or E_0000018930700c20, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000189307c6c20_0, 0, 12;
    %fork t_19, S_00000189307ca510;
    %jmp t_18;
    .scope S_00000189307ca510;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307c7940_0, 0, 32;
T_163.0 ;
    %load/vec4 v00000189307c7940_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_163.1, 5;
    %load/vec4 v00000189307c6c20_0;
    %ix/getv/s 4, v00000189307c7940_0;
    %load/vec4a v00000189307c6680, 4;
    %pad/s 12;
    %add;
    %store/vec4 v00000189307c6c20_0, 0, 12;
    %load/vec4 v00000189307c7940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307c7940_0, 0, 32;
    %jmp T_163.0;
T_163.1 ;
    %end;
    .scope S_00000189307cbc80;
t_18 %join;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_00000189307cbc80;
T_164 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c6e00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000189307c6d60_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v00000189307c67c0_0;
    %assign/vec4 v00000189307c6e00_0, 0;
    %load/vec4 v00000189307c6c20_0;
    %assign/vec4 v00000189307c6d60_0, 0;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_00000189307cbc80;
T_165 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c6e00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c6ea0_0, 4, 5;
    %load/vec4 v00000189307c6ea0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c6ea0_0, 4, 5;
    %load/vec4 v00000189307c6ea0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c6ea0_0, 4, 5;
    %jmp T_165;
    .thread T_165;
    .scope S_00000189307cbc80;
T_166 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c7440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c6fe0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v00000189307c6ea0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000189307c7440_0, 0;
    %load/vec4 v00000189307c6d60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v00000189307c6fe0_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_00000189307c3800;
T_167 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cf870_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307ceab0_0, 4, 5;
    %load/vec4 v00000189307ceab0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307ceab0_0, 4, 5;
    %load/vec4 v00000189307cfff0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cf370, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307cf370, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cf370, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307cf370, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307cf370, 0, 4;
    %jmp T_167;
    .thread T_167;
    .scope S_00000189307c3800;
T_168 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cf410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cee70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cfa50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cfcd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf050_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307cf9b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307cfaf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307cfeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307cfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0090_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v00000189307cf870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf870_0, 0;
T_168.2 ;
    %load/vec4 v00000189307cf050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf050_0, 0;
T_168.4 ;
    %load/vec4 v00000189307cf730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf730_0, 0;
T_168.6 ;
    %load/vec4 v00000189307cf910_0;
    %flag_set/vec4 8;
    %jmp/1 T_168.10, 8;
    %load/vec4 v00000189307cff50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_168.10;
    %jmp/0xz  T_168.8, 8;
    %load/vec4 v00000189307d0090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.13, 9;
    %load/vec4 v00000189307ced30_0;
    %and;
T_168.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cf730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cee70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cfa50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cfcd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307cfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0090_0, 0;
T_168.11 ;
    %load/vec4 v00000189307ceab0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_168.16, 8;
    %load/vec4 v00000189307cff50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_168.16;
    %jmp/0xz  T_168.14, 8;
    %load/vec4 v00000189307cff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307cf370, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_168.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_168.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.27, 6;
    %jmp T_168.28;
T_168.19 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cf9b0_0, 4, 5;
    %jmp T_168.28;
T_168.20 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cf9b0_0, 4, 5;
    %jmp T_168.28;
T_168.21 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cf9b0_0, 4, 5;
    %jmp T_168.28;
T_168.22 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfaf0_0, 4, 5;
    %jmp T_168.28;
T_168.23 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfaf0_0, 4, 5;
    %jmp T_168.28;
T_168.24 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfaf0_0, 4, 5;
    %jmp T_168.28;
T_168.25 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfeb0_0, 4, 5;
    %jmp T_168.28;
T_168.26 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfeb0_0, 4, 5;
    %jmp T_168.28;
T_168.27 ;
    %load/vec4 v00000189307cedd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cfeb0_0, 4, 5;
    %jmp T_168.28;
T_168.28 ;
    %pop/vec4 1;
    %jmp T_168.18;
T_168.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cf910_0, 0;
T_168.18 ;
    %load/vec4 v00000189307cfff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_168.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_168.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.37, 6;
    %jmp T_168.38;
T_168.29 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.39, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.40, 8;
T_168.39 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.40, 8;
 ; End of false expr.
    %blend;
T_168.40;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.41, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.42, 8;
T_168.41 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.42, 8;
 ; End of false expr.
    %blend;
T_168.42;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.30 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.43, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.44, 8;
T_168.43 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.44, 8;
 ; End of false expr.
    %blend;
T_168.44;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.31 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.45, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.46, 8;
T_168.45 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.46, 8;
 ; End of false expr.
    %blend;
T_168.46;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.47, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.48, 8;
T_168.47 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.48, 8;
 ; End of false expr.
    %blend;
T_168.48;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.32 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.49, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.50, 8;
T_168.49 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.50, 8;
 ; End of false expr.
    %blend;
T_168.50;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.33 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.34 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.51, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.52, 8;
T_168.51 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.52, 8;
 ; End of false expr.
    %blend;
T_168.52;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.35 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.53, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.54, 8;
T_168.53 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_168.54, 8;
 ; End of false expr.
    %blend;
T_168.54;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.55, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.56, 8;
T_168.55 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.56, 8;
 ; End of false expr.
    %blend;
T_168.56;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.36 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.57, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.58, 8;
T_168.57 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.58, 8;
 ; End of false expr.
    %blend;
T_168.58;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.37 ;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.59, 8;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %jmp/1 T_168.60, 8;
T_168.59 ; End of true expr.
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.60, 8;
 ; End of false expr.
    %blend;
T_168.60;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_168.61, 8;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %jmp/1 T_168.62, 8;
T_168.61 ; End of true expr.
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_168.62, 8;
 ; End of false expr.
    %blend;
T_168.62;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307cf0f0_0, 0;
    %jmp T_168.38;
T_168.38 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cf870_0, 0;
    %load/vec4 v00000189307cfff0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_168.63, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cf050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307cfff0_0, 0;
    %load/vec4 v00000189307cee70_0;
    %assign/vec4 v00000189307cfcd0_0, 0;
    %load/vec4 v00000189307cfa50_0;
    %assign/vec4 v00000189307cef10_0, 0;
    %load/vec4 v00000189307cee70_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_168.65, 4;
    %load/vec4 v00000189307cfa50_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_168.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d0090_0, 0;
    %jmp T_168.68;
T_168.67 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cee70_0, 0;
    %load/vec4 v00000189307cfa50_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189307cfa50_0, 0;
T_168.68 ;
    %jmp T_168.66;
T_168.65 ;
    %load/vec4 v00000189307cee70_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189307cee70_0, 0;
T_168.66 ;
    %jmp T_168.64;
T_168.63 ;
    %load/vec4 v00000189307cfff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307cfff0_0, 0;
T_168.64 ;
T_168.14 ;
T_168.8 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_00000189307cb190;
T_169 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189307d1b20, 4, 0;
    %end;
    .thread T_169;
    .scope S_00000189307cb190;
T_170 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0c20_0, 0;
    %fork t_21, S_00000189307cb4b0;
    %jmp t_20;
    .scope S_00000189307cb4b0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d0900_0, 0, 32;
T_170.2 ;
    %load/vec4 v00000189307d0900_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_170.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307d0900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d2980, 0, 4;
    %load/vec4 v00000189307d0900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d0900_0, 0, 32;
    %jmp T_170.2;
T_170.3 ;
    %end;
    .scope S_00000189307cb190;
t_20 %join;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v00000189307d0360_0;
    %assign/vec4 v00000189307d0c20_0, 0;
    %fork t_23, S_00000189307cb7d0;
    %jmp t_22;
    .scope S_00000189307cb7d0;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d1f80_0, 0, 32;
T_170.4 ;
    %load/vec4 v00000189307d1f80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_170.5, 5;
    %ix/getv/s 4, v00000189307d1f80_0;
    %load/vec4a v00000189307d1b20, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000189307d27a0_0;
    %load/vec4 v00000189307d1f80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v00000189307d1f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d2980, 0, 4;
    %load/vec4 v00000189307d1f80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d1f80_0, 0, 32;
    %jmp T_170.4;
T_170.5 ;
    %end;
    .scope S_00000189307cb190;
t_22 %join;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_00000189307cb190;
T_171 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d2840_0, 0;
    %fork t_25, S_00000189307d5fd0;
    %jmp t_24;
    .scope S_00000189307d5fd0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d2480_0, 0, 32;
T_171.2 ;
    %load/vec4 v00000189307d2480_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v00000189307d2480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d0e00, 0, 4;
    %load/vec4 v00000189307d2480_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d2480_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %end;
    .scope S_00000189307cb190;
t_24 %join;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v00000189307d0c20_0;
    %assign/vec4 v00000189307d2840_0, 0;
    %fork t_27, S_00000189307d49f0;
    %jmp t_26;
    .scope S_00000189307d49f0;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d04a0_0, 0, 32;
T_171.4 ;
    %load/vec4 v00000189307d04a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_171.5, 5;
    %ix/getv/s 4, v00000189307d04a0_0;
    %load/vec4a v00000189307d2980, 4;
    %ix/getv/s 3, v00000189307d04a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d0e00, 0, 4;
    %load/vec4 v00000189307d04a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d04a0_0, 0, 32;
    %jmp T_171.4;
T_171.5 ;
    %end;
    .scope S_00000189307cb190;
t_26 %join;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_00000189307cb190;
T_172 ;
Ewait_2 .event/or E_00000189307006a0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000189307d0540_0, 0, 12;
    %fork t_29, S_00000189307d5990;
    %jmp t_28;
    .scope S_00000189307d5990;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307d1620_0, 0, 32;
T_172.0 ;
    %load/vec4 v00000189307d1620_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_172.1, 5;
    %load/vec4 v00000189307d0540_0;
    %ix/getv/s 4, v00000189307d1620_0;
    %load/vec4a v00000189307d0e00, 4;
    %pad/s 12;
    %add;
    %store/vec4 v00000189307d0540_0, 0, 12;
    %load/vec4 v00000189307d1620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307d1620_0, 0, 32;
    %jmp T_172.0;
T_172.1 ;
    %end;
    .scope S_00000189307cb190;
t_28 %join;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_00000189307cb190;
T_173 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d1760_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000189307d2160_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v00000189307d2840_0;
    %assign/vec4 v00000189307d1760_0, 0;
    %load/vec4 v00000189307d0540_0;
    %assign/vec4 v00000189307d2160_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_00000189307cb190;
T_174 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d1760_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d0860_0, 4, 5;
    %load/vec4 v00000189307d0860_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d0860_0, 4, 5;
    %load/vec4 v00000189307d0860_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d0860_0, 4, 5;
    %jmp T_174;
    .thread T_174;
    .scope S_00000189307cb190;
T_175 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d1300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307d1580_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v00000189307d0860_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000189307d1300_0, 0;
    %load/vec4 v00000189307d2160_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v00000189307d1580_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_00000189307cae70;
T_176 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d2340_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d23e0_0, 4, 5;
    %load/vec4 v00000189307d23e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d23e0_0, 4, 5;
    %load/vec4 v00000189307d3b00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d37e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307d37e0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d37e0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307d37e0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307d37e0, 0, 4;
    %jmp T_176;
    .thread T_176;
    .scope S_00000189307cae70;
T_177 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307d2ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d0cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d0f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d1440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0220_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307d3600_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307d2ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000189307d2b60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d20c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d3ba0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v00000189307d2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d2340_0, 0;
T_177.2 ;
    %load/vec4 v00000189307d0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0220_0, 0;
T_177.4 ;
    %load/vec4 v00000189307d20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d20c0_0, 0;
T_177.6 ;
    %load/vec4 v00000189307d1800_0;
    %flag_set/vec4 8;
    %jmp/1 T_177.10, 8;
    %load/vec4 v00000189307d34c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_177.10;
    %jmp/0xz  T_177.8, 8;
    %load/vec4 v00000189307d3ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_177.13, 9;
    %load/vec4 v00000189307d1ee0_0;
    %and;
T_177.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d20c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d0cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d0f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d1440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d0220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d3ba0_0, 0;
T_177.11 ;
    %load/vec4 v00000189307d23e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_177.16, 8;
    %load/vec4 v00000189307d34c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_177.16;
    %jmp/0xz  T_177.14, 8;
    %load/vec4 v00000189307d34c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000189307d37e0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_177.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_177.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_177.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_177.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_177.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_177.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_177.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_177.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_177.27, 6;
    %jmp T_177.28;
T_177.19 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d3600_0, 4, 5;
    %jmp T_177.28;
T_177.20 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d3600_0, 4, 5;
    %jmp T_177.28;
T_177.21 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d3600_0, 4, 5;
    %jmp T_177.28;
T_177.22 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2ac0_0, 4, 5;
    %jmp T_177.28;
T_177.23 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2ac0_0, 4, 5;
    %jmp T_177.28;
T_177.24 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2ac0_0, 4, 5;
    %jmp T_177.28;
T_177.25 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2b60_0, 4, 5;
    %jmp T_177.28;
T_177.26 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2b60_0, 4, 5;
    %jmp T_177.28;
T_177.27 ;
    %load/vec4 v00000189307d2200_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307d2b60_0, 4, 5;
    %jmp T_177.28;
T_177.28 ;
    %pop/vec4 1;
    %jmp T_177.18;
T_177.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d1800_0, 0;
T_177.18 ;
    %load/vec4 v00000189307d3b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_177.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_177.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_177.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_177.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_177.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_177.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_177.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_177.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_177.37, 6;
    %jmp T_177.38;
T_177.29 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.39, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.40, 8;
T_177.39 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.40, 8;
 ; End of false expr.
    %blend;
T_177.40;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.41, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.42, 8;
T_177.41 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.42, 8;
 ; End of false expr.
    %blend;
T_177.42;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.30 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.43, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.44, 8;
T_177.43 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.44, 8;
 ; End of false expr.
    %blend;
T_177.44;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.31 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.45, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.46, 8;
T_177.45 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.46, 8;
 ; End of false expr.
    %blend;
T_177.46;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.47, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.48, 8;
T_177.47 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.48, 8;
 ; End of false expr.
    %blend;
T_177.48;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.32 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.49, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.50, 8;
T_177.49 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.50, 8;
 ; End of false expr.
    %blend;
T_177.50;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.33 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.34 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.51, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.52, 8;
T_177.51 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.52, 8;
 ; End of false expr.
    %blend;
T_177.52;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.35 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.53, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.54, 8;
T_177.53 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_177.54, 8;
 ; End of false expr.
    %blend;
T_177.54;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.55, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.56, 8;
T_177.55 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.56, 8;
 ; End of false expr.
    %blend;
T_177.56;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.36 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.57, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.58, 8;
T_177.57 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.58, 8;
 ; End of false expr.
    %blend;
T_177.58;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.37 ;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.59, 8;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %jmp/1 T_177.60, 8;
T_177.59 ; End of true expr.
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.60, 8;
 ; End of false expr.
    %blend;
T_177.60;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_177.61, 8;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %jmp/1 T_177.62, 8;
T_177.61 ; End of true expr.
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_177.62, 8;
 ; End of false expr.
    %blend;
T_177.62;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307d22a0_0, 0;
    %jmp T_177.38;
T_177.38 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d2340_0, 0;
    %load/vec4 v00000189307d3b00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_177.63, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d0220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d3b00_0, 0;
    %load/vec4 v00000189307d0cc0_0;
    %assign/vec4 v00000189307d1440_0, 0;
    %load/vec4 v00000189307d0f40_0;
    %assign/vec4 v00000189307d1080_0, 0;
    %load/vec4 v00000189307d0cc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_177.65, 4;
    %load/vec4 v00000189307d0f40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_177.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d3ba0_0, 0;
    %jmp T_177.68;
T_177.67 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307d0cc0_0, 0;
    %load/vec4 v00000189307d0f40_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307d0f40_0, 0;
T_177.68 ;
    %jmp T_177.66;
T_177.65 ;
    %load/vec4 v00000189307d0cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307d0cc0_0, 0;
T_177.66 ;
    %jmp T_177.64;
T_177.63 ;
    %load/vec4 v00000189307d3b00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307d3b00_0, 0;
T_177.64 ;
T_177.14 ;
T_177.8 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_00000189307c4de0;
T_178 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c7da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307c3040_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000189307c2640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2780_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v00000189307c28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v00000189307c2820_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_178.6, 4;
    %load/vec4 v00000189307c2960_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_178.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.4, 8;
    %load/vec4 v00000189307c2e60_0;
    %assign/vec4 v00000189307c3040_0, 0;
    %load/vec4 v00000189307c2960_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v00000189307c2820_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v00000189307c2640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c2780_0, 0;
    %jmp T_178.5;
T_178.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2780_0, 0;
T_178.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c2b40_0, 0;
    %jmp T_178.3;
T_178.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c2b40_0, 0;
T_178.3 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_00000189307c4f70;
T_179 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c8700_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c8c00_0, 4, 5;
    %load/vec4 v00000189307c8c00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307c8c00_0, 4, 5;
    %jmp T_179;
    .thread T_179;
    .scope S_00000189307c4f70;
T_180 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307c8160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c7d00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c8f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c83e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c7e40_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v00000189307c8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c8700_0, 0;
T_180.2 ;
    %load/vec4 v00000189307c8b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c8b60_0, 0;
T_180.4 ;
    %load/vec4 v00000189307c8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c8d40_0, 0;
T_180.6 ;
    %load/vec4 v00000189307c7b20_0;
    %flag_set/vec4 8;
    %jmp/1 T_180.10, 8;
    %load/vec4 v00000189307c7e40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_180.10;
    %jmp/0xz  T_180.8, 8;
    %load/vec4 v00000189307c7b20_0;
    %flag_set/vec4 8;
    %jmp/1 T_180.13, 8;
    %load/vec4 v00000189307c8c00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_180.13;
    %jmp/0xz  T_180.11, 8;
    %load/vec4 v00000189307c7b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c7e40_0, 0;
    %jmp T_180.15;
T_180.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c8d40_0, 0;
    %load/vec4 v00000189307c8980_0;
    %assign/vec4 v00000189307c8840_0, 0;
    %load/vec4 v00000189307c7d00_0;
    %assign/vec4 v00000189307c83e0_0, 0;
    %load/vec4 v00000189307c8f20_0;
    %assign/vec4 v00000189307c8480_0, 0;
    %load/vec4 v00000189307c7d00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_180.16, 4;
    %load/vec4 v00000189307c8f20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_180.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307c7e40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c7d00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c8f20_0, 0;
    %jmp T_180.19;
T_180.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000189307c7d00_0, 0;
    %load/vec4 v00000189307c8f20_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000189307c8f20_0, 0;
T_180.19 ;
    %jmp T_180.17;
T_180.16 ;
    %load/vec4 v00000189307c7d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000189307c7d00_0, 0;
T_180.17 ;
T_180.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307c8700_0, 0;
T_180.11 ;
T_180.8 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_00000189307cace0;
T_181 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307cd570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307cf5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307ceb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ce1f0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v00000189307cfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v00000189307cd430_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_181.6, 4;
    %load/vec4 v00000189307cdd90_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_181.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.4, 8;
    %load/vec4 v00000189307cf550_0;
    %assign/vec4 v00000189307cf5f0_0, 0;
    %load/vec4 v00000189307cdd90_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v00000189307cd430_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v00000189307ceb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ce1f0_0, 0;
    %jmp T_181.5;
T_181.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ce1f0_0, 0;
T_181.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ccc10_0, 0;
    %jmp T_181.3;
T_181.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ce1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ccc10_0, 0;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_00000189307ca6a0;
T_182 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307ce970_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cd930_0, 4, 5;
    %load/vec4 v00000189307cd930_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000189307cd930_0, 4, 5;
    %jmp T_182;
    .thread T_182;
    .scope S_00000189307ca6a0;
T_183 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307ccfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307ccad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cd070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307ce830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cd2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cc850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cda70_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v00000189307ce970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ce970_0, 0;
T_183.2 ;
    %load/vec4 v00000189307cc850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cc850_0, 0;
T_183.4 ;
    %load/vec4 v00000189307cd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cd610_0, 0;
T_183.6 ;
    %load/vec4 v00000189307cd9d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_183.10, 8;
    %load/vec4 v00000189307cda70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_183.10;
    %jmp/0xz  T_183.8, 8;
    %load/vec4 v00000189307cd9d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_183.13, 8;
    %load/vec4 v00000189307cd930_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_183.13;
    %jmp/0xz  T_183.11, 8;
    %load/vec4 v00000189307cd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cda70_0, 0;
    %jmp T_183.15;
T_183.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cd610_0, 0;
    %load/vec4 v00000189307ce8d0_0;
    %assign/vec4 v00000189307ce0b0_0, 0;
    %load/vec4 v00000189307ccad0_0;
    %assign/vec4 v00000189307ce830_0, 0;
    %load/vec4 v00000189307cd070_0;
    %assign/vec4 v00000189307cd2f0_0, 0;
    %load/vec4 v00000189307ccad0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_183.16, 4;
    %load/vec4 v00000189307cd070_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_183.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307cc850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307cda70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307ccad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307cd070_0, 0;
    %jmp T_183.19;
T_183.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189307ccad0_0, 0;
    %load/vec4 v00000189307cd070_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189307cd070_0, 0;
T_183.19 ;
    %jmp T_183.17;
T_183.16 ;
    %load/vec4 v00000189307ccad0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189307ccad0_0, 0;
T_183.17 ;
T_183.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ce970_0, 0;
T_183.11 ;
T_183.8 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_00000189307b2a70;
T_184 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307db4f0_0;
    %assign/vec4 v00000189307dc710_0, 0;
    %load/vec4 v00000189307dc710_0;
    %assign/vec4 v00000189307dc8f0_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_00000189307b2a70;
T_185 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307daaf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000189307dac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307db4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307db8b0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v00000189307db8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307db8b0_0, 0;
T_185.2 ;
    %load/vec4 v00000189307db4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307db4f0_0, 0;
T_185.4 ;
    %load/vec4 v00000189307daaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307daaf0_0, 0;
T_185.6 ;
    %load/vec4 v00000189307dc5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_185.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_185.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_185.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_185.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_185.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_185.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_185.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_185.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_185.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_185.17, 6;
    %jmp T_185.18;
T_185.8 ;
    %load/vec4 v00000189307db630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307daaf0_0, 0;
T_185.19 ;
    %jmp T_185.18;
T_185.9 ;
    %load/vec4 v00000189307dc8f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_185.23, 8;
    %load/vec4 v00000189307daaf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_185.23;
    %jmp/0xz  T_185.21, 8;
    %load/vec4 v00000189307dac30_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_185.24, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.25;
T_185.24 ;
    %load/vec4 v00000189307dc8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.26, 8;
    %load/vec4 v00000189307dac30_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000189307dac30_0, 0;
T_185.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307db4f0_0, 0;
T_185.25 ;
T_185.21 ;
    %jmp T_185.18;
T_185.10 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d9150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.29;
T_185.28 ;
    %load/vec4 v00000189307d9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d9150_0, 0;
T_185.30 ;
    %load/vec4 v00000189307d3420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.32, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.32 ;
T_185.29 ;
    %jmp T_185.18;
T_185.11 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d9150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.35;
T_185.34 ;
    %load/vec4 v00000189307d9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d9150_0, 0;
T_185.36 ;
    %load/vec4 v00000189307d3420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.38, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.38 ;
T_185.35 ;
    %jmp T_185.18;
T_185.12 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d2de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.41;
T_185.40 ;
    %load/vec4 v00000189307d2de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.42, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d2de0_0, 0;
T_185.42 ;
    %load/vec4 v00000189307d2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.44, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.44 ;
T_185.41 ;
    %jmp T_185.18;
T_185.13 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.47;
T_185.46 ;
    %load/vec4 v00000189307d9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.48, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d9f10_0, 0;
T_185.48 ;
    %load/vec4 v00000189307d91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.50, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.50 ;
T_185.47 ;
    %jmp T_185.18;
T_185.14 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.53;
T_185.52 ;
    %load/vec4 v00000189307d9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d9f10_0, 0;
T_185.54 ;
    %load/vec4 v00000189307d91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.56, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.56 ;
T_185.53 ;
    %jmp T_185.18;
T_185.15 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307d8d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.59;
T_185.58 ;
    %load/vec4 v00000189307d8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307d8d90_0, 0;
T_185.60 ;
    %load/vec4 v00000189307d8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.62, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.62 ;
T_185.59 ;
    %jmp T_185.18;
T_185.16 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.64, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.65;
T_185.64 ;
    %load/vec4 v00000189307dacd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dacd0_0, 0;
T_185.66 ;
    %load/vec4 v00000189307dcf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.68, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
T_185.68 ;
T_185.65 ;
    %jmp T_185.18;
T_185.17 ;
    %load/vec4 v00000189307dbc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %jmp T_185.71;
T_185.70 ;
    %load/vec4 v00000189307dacd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.72, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dacd0_0, 0;
T_185.72 ;
    %load/vec4 v00000189307dcf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.74, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307db8b0_0, 0;
T_185.74 ;
T_185.71 ;
    %jmp T_185.18;
T_185.18 ;
    %pop/vec4 1;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_00000189307b2a70;
T_186 ;
Ewait_3 .event/or E_00000189307011e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_186.0, 8;
    %load/vec4 v00000189307dac30_0;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_186.2, 9;
    %load/vec4 v00000189307d9b50_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v00000189307d2d40_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_186.4, 8;
    %load/vec4 v00000189307dc8f0_0;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_186.6, 9;
    %load/vec4 v00000189307d8a70_0;
    %jmp/1 T_186.7, 9;
T_186.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_186.7, 9;
 ; End of false expr.
    %blend;
T_186.7;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %store/vec4 v00000189307d3060_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_186.8, 8;
    %load/vec4 v00000189307dce90_0;
    %jmp/1 T_186.9, 8;
T_186.8 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_186.10, 9;
    %load/vec4 v00000189307d3a60_0;
    %jmp/1 T_186.11, 9;
T_186.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_186.11, 9;
 ; End of false expr.
    %blend;
T_186.11;
    %jmp/0 T_186.9, 8;
 ; End of false expr.
    %blend;
T_186.9;
    %store/vec4 v00000189307d2fc0_0, 0, 8;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_00000189307b2a70;
T_187 ;
Ewait_4 .event/or E_0000018930701120, E_0x0;
    %wait Ewait_4;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_187.0, 8;
    %load/vec4 v00000189307dac30_0;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v00000189307d2a20_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_187.2, 8;
    %load/vec4 v00000189307dc8f0_0;
    %jmp/1 T_187.3, 8;
T_187.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_187.3, 8;
 ; End of false expr.
    %blend;
T_187.3;
    %store/vec4 v00000189307d31a0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_187.4, 8;
    %load/vec4 v00000189307dce90_0;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %store/vec4 v00000189307d3880_0, 0, 8;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_00000189307b2a70;
T_188 ;
Ewait_5 .event/or E_0000018930700fa0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_188.0, 8;
    %load/vec4 v00000189307d4000_0;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_188.2, 9;
    %load/vec4 v00000189307d8570_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v00000189307d2c00_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_188.4, 8;
    %load/vec4 v00000189307d36a0_0;
    %jmp/1 T_188.5, 8;
T_188.4 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_188.6, 9;
    %load/vec4 v00000189307d9010_0;
    %jmp/1 T_188.7, 9;
T_188.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_188.7, 9;
 ; End of false expr.
    %blend;
T_188.7;
    %jmp/0 T_188.5, 8;
 ; End of false expr.
    %blend;
T_188.5;
    %store/vec4 v00000189307d3c40_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_00000189307b2a70;
T_189 ;
Ewait_6 .event/or E_0000018930700fe0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_189.0, 8;
    %load/vec4 v00000189307d3ce0_0;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_189.2, 9;
    %load/vec4 v00000189307d40a0_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v00000189307d3560_0, 0, 8;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_00000189307b2a70;
T_190 ;
Ewait_7 .event/or E_0000018930700760, E_0x0;
    %wait Ewait_7;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_190.0, 8;
    %load/vec4 v00000189307d9b50_0;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v00000189307d3f60_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_190.2, 8;
    %load/vec4 v00000189307d8a70_0;
    %jmp/1 T_190.3, 8;
T_190.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_190.3, 8;
 ; End of false expr.
    %blend;
T_190.3;
    %store/vec4 v00000189307d3100_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_190.4, 8;
    %load/vec4 v00000189307d3a60_0;
    %jmp/1 T_190.5, 8;
T_190.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_190.5, 8;
 ; End of false expr.
    %blend;
T_190.5;
    %store/vec4 v00000189307d39c0_0, 0, 8;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_00000189307b2a70;
T_191 ;
Ewait_8 .event/or E_0000018930700760, E_0x0;
    %wait Ewait_8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_191.0, 8;
    %load/vec4 v00000189307d9b50_0;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v00000189307d3240_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_191.2, 8;
    %load/vec4 v00000189307d8a70_0;
    %jmp/1 T_191.3, 8;
T_191.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_191.3, 8;
 ; End of false expr.
    %blend;
T_191.3;
    %store/vec4 v00000189307d3ec0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_191.4, 8;
    %load/vec4 v00000189307d3a60_0;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %store/vec4 v00000189307d3920_0, 0, 8;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_00000189307b2a70;
T_192 ;
Ewait_9 .event/or E_0000018930700aa0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_192.0, 8;
    %load/vec4 v00000189307d4000_0;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v00000189307d2e80_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_192.2, 8;
    %load/vec4 v00000189307d36a0_0;
    %jmp/1 T_192.3, 8;
T_192.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_192.3, 8;
 ; End of false expr.
    %blend;
T_192.3;
    %store/vec4 v00000189307d3d80_0, 0, 1;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_00000189307b2a70;
T_193 ;
Ewait_10 .event/or E_0000018930700760, E_0x0;
    %wait Ewait_10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_193.0, 8;
    %load/vec4 v00000189307d9b50_0;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v00000189307d32e0_0, 0, 12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_193.2, 8;
    %load/vec4 v00000189307d8a70_0;
    %jmp/1 T_193.3, 8;
T_193.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_193.3, 8;
 ; End of false expr.
    %blend;
T_193.3;
    %store/vec4 v00000189307d3380_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_193.4, 8;
    %load/vec4 v00000189307d3a60_0;
    %jmp/1 T_193.5, 8;
T_193.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_193.5, 8;
 ; End of false expr.
    %blend;
T_193.5;
    %store/vec4 v00000189307d3e20_0, 0, 8;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_00000189307b2a70;
T_194 ;
Ewait_11 .event/or E_0000018930700220, E_0x0;
    %wait Ewait_11;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_194.0, 8;
    %load/vec4 v00000189307d3ce0_0;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v00000189307da4b0_0, 0, 8;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_00000189307b2a70;
T_195 ;
Ewait_12 .event/or E_00000189307007a0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_195.0, 8;
    %load/vec4 v00000189307da690_0;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_195.2, 9;
    %load/vec4 v00000189307d9d30_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v00000189307d8bb0_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_195.4, 8;
    %load/vec4 v00000189307d9e70_0;
    %jmp/1 T_195.5, 8;
T_195.4 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_195.6, 9;
    %load/vec4 v00000189307d9790_0;
    %jmp/1 T_195.7, 9;
T_195.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_195.7, 9;
 ; End of false expr.
    %blend;
T_195.7;
    %jmp/0 T_195.5, 8;
 ; End of false expr.
    %blend;
T_195.5;
    %store/vec4 v00000189307d9fb0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_195.8, 8;
    %load/vec4 v00000189307d9dd0_0;
    %jmp/1 T_195.9, 8;
T_195.8 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_195.10, 9;
    %load/vec4 v00000189307d89d0_0;
    %jmp/1 T_195.11, 9;
T_195.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_195.11, 9;
 ; End of false expr.
    %blend;
T_195.11;
    %jmp/0 T_195.9, 8;
 ; End of false expr.
    %blend;
T_195.9;
    %store/vec4 v00000189307d9330_0, 0, 8;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_00000189307b2a70;
T_196 ;
Ewait_13 .event/or E_00000189307002a0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_196.0, 8;
    %load/vec4 v00000189307da690_0;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v00000189307d8390_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_196.2, 8;
    %load/vec4 v00000189307d9e70_0;
    %jmp/1 T_196.3, 8;
T_196.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_196.3, 8;
 ; End of false expr.
    %blend;
T_196.3;
    %store/vec4 v00000189307da410_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_196.4, 8;
    %load/vec4 v00000189307d9dd0_0;
    %jmp/1 T_196.5, 8;
T_196.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_196.5, 8;
 ; End of false expr.
    %blend;
T_196.5;
    %store/vec4 v00000189307da370_0, 0, 8;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_00000189307b2a70;
T_197 ;
Ewait_14 .event/or E_0000018930700ea0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_197.0, 8;
    %load/vec4 v00000189307d9290_0;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_197.2, 9;
    %load/vec4 v00000189307d95b0_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v00000189307d8930_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_197.4, 8;
    %load/vec4 v00000189307d9510_0;
    %jmp/1 T_197.5, 8;
T_197.4 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_197.6, 9;
    %load/vec4 v00000189307da5f0_0;
    %jmp/1 T_197.7, 9;
T_197.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_197.7, 9;
 ; End of false expr.
    %blend;
T_197.7;
    %jmp/0 T_197.5, 8;
 ; End of false expr.
    %blend;
T_197.5;
    %store/vec4 v00000189307d9ab0_0, 0, 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_00000189307b2a70;
T_198 ;
Ewait_15 .event/or E_00000189307003e0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_198.0, 8;
    %load/vec4 v00000189307da230_0;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_198.2, 9;
    %load/vec4 v00000189307da910_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v00000189307d8ed0_0, 0, 8;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_00000189307b2a70;
T_199 ;
Ewait_16 .event/or E_0000018930700ee0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_199.0, 8;
    %load/vec4 v00000189307d9d30_0;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v00000189307da2d0_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_199.2, 8;
    %load/vec4 v00000189307d9790_0;
    %jmp/1 T_199.3, 8;
T_199.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_199.3, 8;
 ; End of false expr.
    %blend;
T_199.3;
    %store/vec4 v00000189307d9970_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_199.4, 8;
    %load/vec4 v00000189307d89d0_0;
    %jmp/1 T_199.5, 8;
T_199.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_199.5, 8;
 ; End of false expr.
    %blend;
T_199.5;
    %store/vec4 v00000189307d9a10_0, 0, 8;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_00000189307b2a70;
T_200 ;
Ewait_17 .event/or E_0000018930700ee0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_200.0, 8;
    %load/vec4 v00000189307d9d30_0;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v00000189307d8cf0_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_200.2, 8;
    %load/vec4 v00000189307d9790_0;
    %jmp/1 T_200.3, 8;
T_200.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_200.3, 8;
 ; End of false expr.
    %blend;
T_200.3;
    %store/vec4 v00000189307d9bf0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_200.4, 8;
    %load/vec4 v00000189307d89d0_0;
    %jmp/1 T_200.5, 8;
T_200.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_200.5, 8;
 ; End of false expr.
    %blend;
T_200.5;
    %store/vec4 v00000189307d8e30_0, 0, 8;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_00000189307b2a70;
T_201 ;
Ewait_18 .event/or E_0000018930700260, E_0x0;
    %wait Ewait_18;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_201.0, 8;
    %load/vec4 v00000189307d9290_0;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v00000189307d9470_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_201.2, 8;
    %load/vec4 v00000189307d9510_0;
    %jmp/1 T_201.3, 8;
T_201.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_201.3, 8;
 ; End of false expr.
    %blend;
T_201.3;
    %store/vec4 v00000189307d8c50_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_00000189307b2a70;
T_202 ;
Ewait_19 .event/or E_0000018930700ee0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_202.0, 8;
    %load/vec4 v00000189307d9d30_0;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v00000189307d9c90_0, 0, 10;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_202.2, 8;
    %load/vec4 v00000189307d9790_0;
    %jmp/1 T_202.3, 8;
T_202.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_202.3, 8;
 ; End of false expr.
    %blend;
T_202.3;
    %store/vec4 v00000189307d96f0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_202.4, 8;
    %load/vec4 v00000189307d89d0_0;
    %jmp/1 T_202.5, 8;
T_202.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_202.5, 8;
 ; End of false expr.
    %blend;
T_202.5;
    %store/vec4 v00000189307da550_0, 0, 8;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_00000189307b2a70;
T_203 ;
Ewait_20 .event/or E_0000018930700320, E_0x0;
    %wait Ewait_20;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_203.0, 8;
    %load/vec4 v00000189307da230_0;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v00000189307d8f70_0, 0, 8;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_00000189307b2a70;
T_204 ;
Ewait_21 .event/or E_00000189307006e0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_204.0, 8;
    %load/vec4 v00000189307db810_0;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_204.2, 9;
    %load/vec4 v00000189307dcd50_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v00000189307d86b0_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_204.4, 8;
    %load/vec4 v00000189307daa50_0;
    %jmp/1 T_204.5, 8;
T_204.4 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_204.6, 9;
    %load/vec4 v00000189307dd070_0;
    %jmp/1 T_204.7, 9;
T_204.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_204.7, 9;
 ; End of false expr.
    %blend;
T_204.7;
    %jmp/0 T_204.5, 8;
 ; End of false expr.
    %blend;
T_204.5;
    %store/vec4 v00000189307d9830_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_204.8, 8;
    %load/vec4 v00000189307dab90_0;
    %jmp/1 T_204.9, 8;
T_204.8 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_204.10, 9;
    %load/vec4 v00000189307dba90_0;
    %jmp/1 T_204.11, 9;
T_204.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_204.11, 9;
 ; End of false expr.
    %blend;
T_204.11;
    %jmp/0 T_204.9, 8;
 ; End of false expr.
    %blend;
T_204.9;
    %store/vec4 v00000189307da0f0_0, 0, 8;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_00000189307b2a70;
T_205 ;
Ewait_22 .event/or E_00000189307005a0, E_0x0;
    %wait Ewait_22;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_205.0, 8;
    %load/vec4 v00000189307db810_0;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v00000189307da7d0_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_205.2, 8;
    %load/vec4 v00000189307daa50_0;
    %jmp/1 T_205.3, 8;
T_205.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_205.3, 8;
 ; End of false expr.
    %blend;
T_205.3;
    %store/vec4 v00000189307d8430_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_205.4, 8;
    %load/vec4 v00000189307dab90_0;
    %jmp/1 T_205.5, 8;
T_205.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_205.5, 8;
 ; End of false expr.
    %blend;
T_205.5;
    %store/vec4 v00000189307d98d0_0, 0, 8;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_00000189307b2a70;
T_206 ;
Ewait_23 .event/or E_0000018930700d60, E_0x0;
    %wait Ewait_23;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_206.0, 8;
    %load/vec4 v00000189307dc530_0;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v00000189307d8890_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_206.2, 8;
    %load/vec4 v00000189307dcdf0_0;
    %jmp/1 T_206.3, 8;
T_206.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_206.3, 8;
 ; End of false expr.
    %blend;
T_206.3;
    %store/vec4 v00000189307d93d0_0, 0, 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_00000189307b2a70;
T_207 ;
Ewait_24 .event/or E_00000189307010e0, E_0x0;
    %wait Ewait_24;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_207.0, 8;
    %load/vec4 v00000189307d90b0_0;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_207.2, 9;
    %load/vec4 v00000189307da050_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v00000189307dca30_0, 0, 8;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_00000189307b2a70;
T_208 ;
Ewait_25 .event/or E_0000018930700960, E_0x0;
    %wait Ewait_25;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_208.0, 8;
    %load/vec4 v00000189307dcd50_0;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v00000189307da190_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_208.2, 8;
    %load/vec4 v00000189307dd070_0;
    %jmp/1 T_208.3, 8;
T_208.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_208.3, 8;
 ; End of false expr.
    %blend;
T_208.3;
    %store/vec4 v00000189307da730_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_208.4, 8;
    %load/vec4 v00000189307dba90_0;
    %jmp/1 T_208.5, 8;
T_208.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_208.5, 8;
 ; End of false expr.
    %blend;
T_208.5;
    %store/vec4 v00000189307d8610_0, 0, 8;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_00000189307b2a70;
T_209 ;
Ewait_26 .event/or E_0000018930700960, E_0x0;
    %wait Ewait_26;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_209.0, 8;
    %load/vec4 v00000189307dcd50_0;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v00000189307da9b0_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_209.2, 8;
    %load/vec4 v00000189307dd070_0;
    %jmp/1 T_209.3, 8;
T_209.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_209.3, 8;
 ; End of false expr.
    %blend;
T_209.3;
    %store/vec4 v00000189307d82f0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_209.4, 8;
    %load/vec4 v00000189307dba90_0;
    %jmp/1 T_209.5, 8;
T_209.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_209.5, 8;
 ; End of false expr.
    %blend;
T_209.5;
    %store/vec4 v00000189307da870_0, 0, 8;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_00000189307b2a70;
T_210 ;
Ewait_27 .event/or E_0000018930700d60, E_0x0;
    %wait Ewait_27;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_210.0, 8;
    %load/vec4 v00000189307dc530_0;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v00000189307d8750_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_210.2, 8;
    %load/vec4 v00000189307dcdf0_0;
    %jmp/1 T_210.3, 8;
T_210.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_210.3, 8;
 ; End of false expr.
    %blend;
T_210.3;
    %store/vec4 v00000189307d9650_0, 0, 1;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_00000189307b2a70;
T_211 ;
Ewait_28 .event/or E_0000018930700960, E_0x0;
    %wait Ewait_28;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_211.0, 8;
    %load/vec4 v00000189307dcd50_0;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v00000189307d84d0_0, 0, 8;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_211.2, 8;
    %load/vec4 v00000189307dd070_0;
    %jmp/1 T_211.3, 8;
T_211.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_211.3, 8;
 ; End of false expr.
    %blend;
T_211.3;
    %store/vec4 v00000189307d87f0_0, 0, 1;
    %load/vec4 v00000189307dc5d0_0;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_211.4, 8;
    %load/vec4 v00000189307dba90_0;
    %jmp/1 T_211.5, 8;
T_211.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_211.5, 8;
 ; End of false expr.
    %blend;
T_211.5;
    %store/vec4 v00000189307d8250_0, 0, 8;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_000001893051ae20;
T_212 ;
    %wait E_0000018930700860;
    %load/vec4 v0000018930740970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000018930740790_0, 0;
    %load/vec4 v0000018930740b50_0;
    %assign/vec4 v0000018930740830_0, 0;
    %load/vec4 v0000018930740b50_0;
    %assign/vec4 v0000018930741cd0_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0000018930740790_0;
    %pad/u 32;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_212.2, 4;
    %load/vec4 v0000018930741cd0_0;
    %assign/vec4 v0000018930740830_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000018930740790_0, 0;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v0000018930740b50_0;
    %load/vec4 v0000018930741cd0_0;
    %cmp/e;
    %jmp/0xz  T_212.4, 4;
    %load/vec4 v0000018930740790_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000018930740790_0, 0;
    %jmp T_212.5;
T_212.4 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000018930740790_0, 0;
T_212.5 ;
T_212.3 ;
T_212.1 ;
    %load/vec4 v0000018930740b50_0;
    %assign/vec4 v0000018930741cd0_0, 0;
    %jmp T_212;
    .thread T_212;
    .scope S_00000189307d4540;
T_213 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307db770_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307db950_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307dbe50_0, 0, 4;
    %end;
    .thread T_213, $init;
    .scope S_00000189307d4540;
T_214 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307dc670_0, 0, 1;
    %end;
    .thread T_214;
    .scope S_00000189307d4540;
T_215 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307dbdb0_0, 0, 1;
    %end;
    .thread T_215;
    .scope S_00000189307d4540;
T_216 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dcb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v00000189307dc670_0;
    %and;
T_216.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307db770_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dbb30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307db950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dc670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbdb0_0, 0;
    %jmp T_216.1;
T_216.0 ;
    %load/vec4 v00000189307dc670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.3, 8;
    %load/vec4 v00000189307db770_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307db770_0, 0;
    %load/vec4 v00000189307db770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_216.5, 4;
    %load/vec4 v00000189307dbe50_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_216.5;
    %assign/vec4 v00000189307dc670_0, 0;
    %load/vec4 v00000189307db770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_216.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307db770_0, 0;
    %load/vec4 v00000189307dbe50_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_216.8, 5;
    %load/vec4 v00000189307db950_0;
    %load/vec4 v00000189307dbe50_0;
    %part/u 1;
    %assign/vec4 v00000189307dbdb0_0, 0;
    %load/vec4 v00000189307dbe50_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307dbe50_0, 0;
    %jmp T_216.9;
T_216.8 ;
    %load/vec4 v00000189307dcb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dbb30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307db950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbdb0_0, 0;
    %jmp T_216.11;
T_216.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dc670_0, 0;
T_216.11 ;
T_216.9 ;
T_216.6 ;
T_216.3 ;
T_216.1 ;
    %jmp T_216;
    .thread T_216;
    .scope S_00000189307d4d10;
T_217 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307df410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dc0d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307dcc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dbef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbf90_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v00000189307dd930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_217.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_217.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_217.4, 6;
    %jmp T_217.5;
T_217.2 ;
    %load/vec4 v00000189307dc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dc0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dbf90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dbef0_0, 0;
    %jmp T_217.7;
T_217.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbf90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
T_217.7 ;
    %jmp T_217.5;
T_217.3 ;
    %load/vec4 v00000189307df910_0;
    %inv;
    %load/vec4 v00000189307df050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
    %jmp T_217.9;
T_217.8 ;
    %load/vec4 v00000189307dc0d0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_217.10, 4;
    %load/vec4 v00000189307dc3f0_0;
    %assign/vec4 v00000189307dcc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
    %jmp T_217.11;
T_217.10 ;
    %load/vec4 v00000189307dc0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307dc0d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
T_217.11 ;
T_217.9 ;
    %jmp T_217.5;
T_217.4 ;
    %load/vec4 v00000189307df910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.12, 8;
    %load/vec4 v00000189307dbef0_0;
    %pad/u 64;
    %cmpi/e 4095, 0, 64;
    %jmp/0xz  T_217.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dbf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
    %jmp T_217.15;
T_217.14 ;
    %load/vec4 v00000189307dbef0_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307dbef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dc0d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
T_217.15 ;
    %jmp T_217.13;
T_217.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dd930_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df050_0, 0;
T_217.13 ;
    %jmp T_217.5;
T_217.5 ;
    %pop/vec4 1;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_00000189307d5350;
T_218 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307dd430_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307df370_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307ddc50_0, 0, 4;
    %end;
    .thread T_218, $init;
    .scope S_00000189307d5350;
T_219 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307dd570_0, 0, 1;
    %end;
    .thread T_219;
    .scope S_00000189307d5350;
T_220 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307ded30_0, 0, 1;
    %end;
    .thread T_220;
    .scope S_00000189307d5350;
T_221 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307df190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v00000189307dd570_0;
    %and;
T_221.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307dd430_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dd6b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307df370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dd570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ded30_0, 0;
    %jmp T_221.1;
T_221.0 ;
    %load/vec4 v00000189307dd570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.3, 8;
    %load/vec4 v00000189307dd430_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307dd430_0, 0;
    %load/vec4 v00000189307dd430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_221.5, 4;
    %load/vec4 v00000189307ddc50_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_221.5;
    %assign/vec4 v00000189307dd570_0, 0;
    %load/vec4 v00000189307dd430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_221.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307dd430_0, 0;
    %load/vec4 v00000189307ddc50_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_221.8, 5;
    %load/vec4 v00000189307df370_0;
    %load/vec4 v00000189307ddc50_0;
    %part/u 1;
    %assign/vec4 v00000189307ded30_0, 0;
    %load/vec4 v00000189307ddc50_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307ddc50_0, 0;
    %jmp T_221.9;
T_221.8 ;
    %load/vec4 v00000189307df190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dd6b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307df370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ded30_0, 0;
    %jmp T_221.11;
T_221.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dd570_0, 0;
T_221.11 ;
T_221.9 ;
T_221.6 ;
T_221.3 ;
T_221.1 ;
    %jmp T_221;
    .thread T_221;
    .scope S_00000189307d46d0;
T_222 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307df550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307dd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dd750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dedd0_0, 0;
    %jmp T_222.1;
T_222.0 ;
    %load/vec4 v00000189307dd610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_222.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_222.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_222.4, 6;
    %jmp T_222.5;
T_222.2 ;
    %load/vec4 v00000189307dee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307df550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dedd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dd750_0, 0;
    %jmp T_222.7;
T_222.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dedd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
T_222.7 ;
    %jmp T_222.5;
T_222.3 ;
    %load/vec4 v00000189307defb0_0;
    %inv;
    %load/vec4 v00000189307de5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
    %jmp T_222.9;
T_222.8 ;
    %load/vec4 v00000189307df550_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_222.10, 4;
    %load/vec4 v00000189307df870_0;
    %assign/vec4 v00000189307dd4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
    %jmp T_222.11;
T_222.10 ;
    %load/vec4 v00000189307df550_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307df550_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
T_222.11 ;
T_222.9 ;
    %jmp T_222.5;
T_222.4 ;
    %load/vec4 v00000189307defb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.12, 8;
    %load/vec4 v00000189307dd750_0;
    %pad/u 64;
    %cmpi/e 4095, 0, 64;
    %jmp/0xz  T_222.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dedd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
    %jmp T_222.15;
T_222.14 ;
    %load/vec4 v00000189307dd750_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307dd750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307df550_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
T_222.15 ;
    %jmp T_222.13;
T_222.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dd610_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307de3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de5b0_0, 0;
T_222.13 ;
    %jmp T_222.5;
T_222.5 ;
    %pop/vec4 1;
T_222.1 ;
    %jmp T_222;
    .thread T_222;
    .scope S_00000189307d4ea0;
T_223 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307de470_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307de010_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307dec90_0, 0, 4;
    %end;
    .thread T_223, $init;
    .scope S_00000189307d4ea0;
T_224 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307ddb10_0, 0, 1;
    %end;
    .thread T_224;
    .scope S_00000189307d4ea0;
T_225 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307df4b0_0, 0, 1;
    %end;
    .thread T_225;
    .scope S_00000189307d4ea0;
T_226 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307df7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v00000189307ddb10_0;
    %and;
T_226.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307de470_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307de510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307de010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ddb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df4b0_0, 0;
    %jmp T_226.1;
T_226.0 ;
    %load/vec4 v00000189307ddb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.3, 8;
    %load/vec4 v00000189307de470_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307de470_0, 0;
    %load/vec4 v00000189307de470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_226.5, 4;
    %load/vec4 v00000189307dec90_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_226.5;
    %assign/vec4 v00000189307ddb10_0, 0;
    %load/vec4 v00000189307de470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_226.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307de470_0, 0;
    %load/vec4 v00000189307dec90_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_226.8, 5;
    %load/vec4 v00000189307de010_0;
    %load/vec4 v00000189307dec90_0;
    %part/u 1;
    %assign/vec4 v00000189307df4b0_0, 0;
    %load/vec4 v00000189307dec90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307dec90_0, 0;
    %jmp T_226.9;
T_226.8 ;
    %load/vec4 v00000189307df7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307de510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307de010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307dec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df4b0_0, 0;
    %jmp T_226.11;
T_226.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ddb10_0, 0;
T_226.11 ;
T_226.9 ;
T_226.6 ;
T_226.3 ;
T_226.1 ;
    %jmp T_226;
    .thread T_226;
    .scope S_00000189307d4860;
T_227 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddd90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307debf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307df0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df690_0, 0;
    %jmp T_227.1;
T_227.0 ;
    %load/vec4 v00000189307df9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_227.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_227.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_227.4, 6;
    %jmp T_227.5;
T_227.2 ;
    %load/vec4 v00000189307dded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307df690_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307df0f0_0, 0;
    %jmp T_227.7;
T_227.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
T_227.7 ;
    %jmp T_227.5;
T_227.3 ;
    %load/vec4 v00000189307de790_0;
    %inv;
    %load/vec4 v00000189307de0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
    %jmp T_227.9;
T_227.8 ;
    %load/vec4 v00000189307ddd90_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_227.10, 4;
    %load/vec4 v00000189307df230_0;
    %assign/vec4 v00000189307debf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
    %jmp T_227.11;
T_227.10 ;
    %load/vec4 v00000189307ddd90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307ddd90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
T_227.11 ;
T_227.9 ;
    %jmp T_227.5;
T_227.4 ;
    %load/vec4 v00000189307de790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.12, 8;
    %load/vec4 v00000189307df0f0_0;
    %pad/u 64;
    %cmpi/e 4095, 0, 64;
    %jmp/0xz  T_227.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307df690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
    %jmp T_227.15;
T_227.14 ;
    %load/vec4 v00000189307df0f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307df0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddd90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
T_227.15 ;
    %jmp T_227.13;
T_227.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307df9b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307df2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de0b0_0, 0;
T_227.13 ;
    %jmp T_227.5;
T_227.5 ;
    %pop/vec4 1;
T_227.1 ;
    %jmp T_227;
    .thread T_227;
    .scope S_00000189307d5030;
T_228 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307de8d0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307dd9d0_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307df730_0, 0, 4;
    %end;
    .thread T_228, $init;
    .scope S_00000189307d5030;
T_229 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307de830_0, 0, 1;
    %end;
    .thread T_229;
    .scope S_00000189307d5030;
T_230 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307dde30_0, 0, 1;
    %end;
    .thread T_230;
    .scope S_00000189307d5030;
T_231 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307de970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v00000189307de830_0;
    %and;
T_231.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307de8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dd2f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307dd9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307df730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307de830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dde30_0, 0;
    %jmp T_231.1;
T_231.0 ;
    %load/vec4 v00000189307de830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.3, 8;
    %load/vec4 v00000189307de8d0_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307de8d0_0, 0;
    %load/vec4 v00000189307de8d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_231.5, 4;
    %load/vec4 v00000189307df730_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_231.5;
    %assign/vec4 v00000189307de830_0, 0;
    %load/vec4 v00000189307de8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_231.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307de8d0_0, 0;
    %load/vec4 v00000189307df730_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_231.8, 5;
    %load/vec4 v00000189307dd9d0_0;
    %load/vec4 v00000189307df730_0;
    %part/u 1;
    %assign/vec4 v00000189307dde30_0, 0;
    %load/vec4 v00000189307df730_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307df730_0, 0;
    %jmp T_231.9;
T_231.8 ;
    %load/vec4 v00000189307de970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dd2f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307dd9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307df730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dde30_0, 0;
    %jmp T_231.11;
T_231.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307de830_0, 0;
T_231.11 ;
T_231.9 ;
T_231.6 ;
T_231.3 ;
T_231.1 ;
    %jmp T_231;
    .thread T_231;
    .scope S_00000189307d4220;
T_232 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307deb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddbb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307de330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dd390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dea10_0, 0;
    %jmp T_232.1;
T_232.0 ;
    %load/vec4 v00000189307dfb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_232.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_232.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_232.4, 6;
    %jmp T_232.5;
T_232.2 ;
    %load/vec4 v00000189307de1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dea10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307dd390_0, 0;
    %jmp T_232.7;
T_232.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dea10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
T_232.7 ;
    %jmp T_232.5;
T_232.3 ;
    %load/vec4 v00000189307dfcd0_0;
    %inv;
    %load/vec4 v00000189307dfaf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
    %jmp T_232.9;
T_232.8 ;
    %load/vec4 v00000189307ddbb0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_232.10, 4;
    %load/vec4 v00000189307ddf70_0;
    %assign/vec4 v00000189307de330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
    %jmp T_232.11;
T_232.10 ;
    %load/vec4 v00000189307ddbb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307ddbb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
T_232.11 ;
T_232.9 ;
    %jmp T_232.5;
T_232.4 ;
    %load/vec4 v00000189307dfcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.12, 8;
    %load/vec4 v00000189307dd390_0;
    %pad/u 64;
    %cmpi/e 1023, 0, 64;
    %jmp/0xz  T_232.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
    %jmp T_232.15;
T_232.14 ;
    %load/vec4 v00000189307dd390_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307dd390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307ddbb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
T_232.15 ;
    %jmp T_232.13;
T_232.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307dfb90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307de290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dfaf0_0, 0;
T_232.13 ;
    %jmp T_232.5;
T_232.5 ;
    %pop/vec4 1;
T_232.1 ;
    %jmp T_232;
    .thread T_232;
    .scope S_00000189307d51c0;
T_233 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307dfa50_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307dfd70_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e0130_0, 0, 4;
    %end;
    .thread T_233, $init;
    .scope S_00000189307d51c0;
T_234 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307dff50_0, 0, 1;
    %end;
    .thread T_234;
    .scope S_00000189307d51c0;
T_235 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e0090_0, 0, 1;
    %end;
    .thread T_235;
    .scope S_00000189307d51c0;
T_236 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307dfff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v00000189307dff50_0;
    %and;
T_236.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307dfa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dfeb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307dfd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307dff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0090_0, 0;
    %jmp T_236.1;
T_236.0 ;
    %load/vec4 v00000189307dff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.3, 8;
    %load/vec4 v00000189307dfa50_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307dfa50_0, 0;
    %load/vec4 v00000189307dfa50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_236.5, 4;
    %load/vec4 v00000189307e0130_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_236.5;
    %assign/vec4 v00000189307dff50_0, 0;
    %load/vec4 v00000189307dfa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_236.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307dfa50_0, 0;
    %load/vec4 v00000189307e0130_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_236.8, 5;
    %load/vec4 v00000189307dfd70_0;
    %load/vec4 v00000189307e0130_0;
    %part/u 1;
    %assign/vec4 v00000189307e0090_0, 0;
    %load/vec4 v00000189307e0130_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e0130_0, 0;
    %jmp T_236.9;
T_236.8 ;
    %load/vec4 v00000189307dfff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307dfeb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307dfd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0090_0, 0;
    %jmp T_236.11;
T_236.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307dff50_0, 0;
T_236.11 ;
T_236.9 ;
T_236.6 ;
T_236.3 ;
T_236.1 ;
    %jmp T_236;
    .thread T_236;
    .scope S_00000189307d43b0;
T_237 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307e2560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0da0_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v00000189307e1160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_237.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_237.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_237.4, 6;
    %jmp T_237.5;
T_237.2 ;
    %load/vec4 v00000189307e1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e0da0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2420_0, 0;
    %jmp T_237.7;
T_237.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
T_237.7 ;
    %jmp T_237.5;
T_237.3 ;
    %load/vec4 v00000189307e1b60_0;
    %inv;
    %load/vec4 v00000189307e2240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
    %jmp T_237.9;
T_237.8 ;
    %load/vec4 v00000189307e0e40_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_237.10, 4;
    %load/vec4 v00000189307e24c0_0;
    %assign/vec4 v00000189307e2560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
    %jmp T_237.11;
T_237.10 ;
    %load/vec4 v00000189307e0e40_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e0e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
T_237.11 ;
T_237.9 ;
    %jmp T_237.5;
T_237.4 ;
    %load/vec4 v00000189307e1b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.12, 8;
    %load/vec4 v00000189307e2420_0;
    %pad/u 64;
    %cmpi/e 1023, 0, 64;
    %jmp/0xz  T_237.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
    %jmp T_237.15;
T_237.14 ;
    %load/vec4 v00000189307e2420_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307e2420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0e40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
T_237.15 ;
    %jmp T_237.13;
T_237.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e1160_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2240_0, 0;
T_237.13 ;
    %jmp T_237.5;
T_237.5 ;
    %pop/vec4 1;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_00000189307d5e40;
T_238 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307e10c0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307e0620_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e12a0_0, 0, 4;
    %end;
    .thread T_238, $init;
    .scope S_00000189307d5e40;
T_239 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e0ee0_0, 0, 1;
    %end;
    .thread T_239;
    .scope S_00000189307d5e40;
T_240 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e1a20_0, 0, 1;
    %end;
    .thread T_240;
    .scope S_00000189307d5e40;
T_241 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e1d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v00000189307e0ee0_0;
    %and;
T_241.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e10c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e0940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e0620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e1a20_0, 0;
    %jmp T_241.1;
T_241.0 ;
    %load/vec4 v00000189307e0ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.3, 8;
    %load/vec4 v00000189307e10c0_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307e10c0_0, 0;
    %load/vec4 v00000189307e10c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_241.5, 4;
    %load/vec4 v00000189307e12a0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_241.5;
    %assign/vec4 v00000189307e0ee0_0, 0;
    %load/vec4 v00000189307e10c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_241.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e10c0_0, 0;
    %load/vec4 v00000189307e12a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_241.8, 5;
    %load/vec4 v00000189307e0620_0;
    %load/vec4 v00000189307e12a0_0;
    %part/u 1;
    %assign/vec4 v00000189307e1a20_0, 0;
    %load/vec4 v00000189307e12a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e12a0_0, 0;
    %jmp T_241.9;
T_241.8 ;
    %load/vec4 v00000189307e1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e0940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e0620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e1a20_0, 0;
    %jmp T_241.11;
T_241.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e0ee0_0, 0;
T_241.11 ;
T_241.9 ;
T_241.6 ;
T_241.3 ;
T_241.1 ;
    %jmp T_241;
    .thread T_241;
    .scope S_00000189307d54e0;
T_242 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e03a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307e2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0f80_0, 0;
    %jmp T_242.1;
T_242.0 ;
    %load/vec4 v00000189307e2600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_242.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_242.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_242.4, 6;
    %jmp T_242.5;
T_242.2 ;
    %load/vec4 v00000189307e0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e03a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e0f80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2060_0, 0;
    %jmp T_242.7;
T_242.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
T_242.7 ;
    %jmp T_242.5;
T_242.3 ;
    %load/vec4 v00000189307e0d00_0;
    %inv;
    %load/vec4 v00000189307e0bc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
    %jmp T_242.9;
T_242.8 ;
    %load/vec4 v00000189307e03a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_242.10, 4;
    %load/vec4 v00000189307e0800_0;
    %assign/vec4 v00000189307e2380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
    %jmp T_242.11;
T_242.10 ;
    %load/vec4 v00000189307e03a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e03a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
T_242.11 ;
T_242.9 ;
    %jmp T_242.5;
T_242.4 ;
    %load/vec4 v00000189307e0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.12, 8;
    %load/vec4 v00000189307e2060_0;
    %pad/u 64;
    %cmpi/e 1023, 0, 64;
    %jmp/0xz  T_242.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
    %jmp T_242.15;
T_242.14 ;
    %load/vec4 v00000189307e2060_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307e2060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e03a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
T_242.15 ;
    %jmp T_242.13;
T_242.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e2600_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e0bc0_0, 0;
T_242.13 ;
    %jmp T_242.5;
T_242.5 ;
    %pop/vec4 1;
T_242.1 ;
    %jmp T_242;
    .thread T_242;
    .scope S_00000189307e8d50;
T_243 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307e04e0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307e1e80_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e0760_0, 0, 4;
    %end;
    .thread T_243, $init;
    .scope S_00000189307e8d50;
T_244 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e13e0_0, 0, 1;
    %end;
    .thread T_244;
    .scope S_00000189307e8d50;
T_245 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e06c0_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_00000189307e8d50;
T_246 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e1fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v00000189307e13e0_0;
    %and;
T_246.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e04e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e1200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e1e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e13e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e06c0_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %load/vec4 v00000189307e13e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.3, 8;
    %load/vec4 v00000189307e04e0_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307e04e0_0, 0;
    %load/vec4 v00000189307e04e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_246.5, 4;
    %load/vec4 v00000189307e0760_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_246.5;
    %assign/vec4 v00000189307e13e0_0, 0;
    %load/vec4 v00000189307e04e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_246.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e04e0_0, 0;
    %load/vec4 v00000189307e0760_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_246.8, 5;
    %load/vec4 v00000189307e1e80_0;
    %load/vec4 v00000189307e0760_0;
    %part/u 1;
    %assign/vec4 v00000189307e06c0_0, 0;
    %load/vec4 v00000189307e0760_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e0760_0, 0;
    %jmp T_246.9;
T_246.8 ;
    %load/vec4 v00000189307e1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e1200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e1e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e06c0_0, 0;
    %jmp T_246.11;
T_246.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e13e0_0, 0;
T_246.11 ;
T_246.9 ;
T_246.6 ;
T_246.3 ;
T_246.1 ;
    %jmp T_246;
    .thread T_246;
    .scope S_00000189307d5800;
T_247 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e2100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307e15c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e08a0_0, 0;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v00000189307e17a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_247.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_247.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_247.4, 6;
    %jmp T_247.5;
T_247.2 ;
    %load/vec4 v00000189307e1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e2100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e08a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2880_0, 0;
    %jmp T_247.7;
T_247.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e08a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
T_247.7 ;
    %jmp T_247.5;
T_247.3 ;
    %load/vec4 v00000189307e18e0_0;
    %inv;
    %load/vec4 v00000189307e2740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
    %jmp T_247.9;
T_247.8 ;
    %load/vec4 v00000189307e2100_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_247.10, 4;
    %load/vec4 v00000189307e27e0_0;
    %assign/vec4 v00000189307e15c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
    %jmp T_247.11;
T_247.10 ;
    %load/vec4 v00000189307e2100_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e2100_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
T_247.11 ;
T_247.9 ;
    %jmp T_247.5;
T_247.4 ;
    %load/vec4 v00000189307e18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.12, 8;
    %load/vec4 v00000189307e2880_0;
    %pad/u 64;
    %cmpi/e 255, 0, 64;
    %jmp/0xz  T_247.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e08a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
    %jmp T_247.15;
T_247.14 ;
    %load/vec4 v00000189307e2880_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307e2880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e2100_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
T_247.15 ;
    %jmp T_247.13;
T_247.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e17a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2740_0, 0;
T_247.13 ;
    %jmp T_247.5;
T_247.5 ;
    %pop/vec4 1;
T_247.1 ;
    %jmp T_247;
    .thread T_247;
    .scope S_00000189307e8260;
T_248 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307e1c00_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307e1ca0_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e1ac0_0, 0, 4;
    %end;
    .thread T_248, $init;
    .scope S_00000189307e8260;
T_249 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e1f20_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_00000189307e8260;
T_250 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e29c0_0, 0, 1;
    %end;
    .thread T_250;
    .scope S_00000189307e8260;
T_251 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e2920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v00000189307e1f20_0;
    %and;
T_251.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e1c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e21a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e1ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e1f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e29c0_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v00000189307e1f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.3, 8;
    %load/vec4 v00000189307e1c00_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307e1c00_0, 0;
    %load/vec4 v00000189307e1c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_251.5, 4;
    %load/vec4 v00000189307e1ac0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_251.5;
    %assign/vec4 v00000189307e1f20_0, 0;
    %load/vec4 v00000189307e1c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_251.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e1c00_0, 0;
    %load/vec4 v00000189307e1ac0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_251.8, 5;
    %load/vec4 v00000189307e1ca0_0;
    %load/vec4 v00000189307e1ac0_0;
    %part/u 1;
    %assign/vec4 v00000189307e29c0_0, 0;
    %load/vec4 v00000189307e1ac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e1ac0_0, 0;
    %jmp T_251.9;
T_251.8 ;
    %load/vec4 v00000189307e2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e21a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e1ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e29c0_0, 0;
    %jmp T_251.11;
T_251.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e1f20_0, 0;
T_251.11 ;
T_251.9 ;
T_251.6 ;
T_251.3 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_00000189307e8580;
T_252 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e47c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e4220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307e4540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e0260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3a00_0, 0;
    %jmp T_252.1;
T_252.0 ;
    %load/vec4 v00000189307e2f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_252.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_252.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_252.4, 6;
    %jmp T_252.5;
T_252.2 ;
    %load/vec4 v00000189307e2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e4220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e3a00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e0260_0, 0;
    %jmp T_252.7;
T_252.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
T_252.7 ;
    %jmp T_252.5;
T_252.3 ;
    %load/vec4 v00000189307e4f40_0;
    %inv;
    %load/vec4 v00000189307e3aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
    %jmp T_252.9;
T_252.8 ;
    %load/vec4 v00000189307e4220_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_252.10, 4;
    %load/vec4 v00000189307e2ec0_0;
    %assign/vec4 v00000189307e4540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
    %jmp T_252.11;
T_252.10 ;
    %load/vec4 v00000189307e4220_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e4220_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
T_252.11 ;
T_252.9 ;
    %jmp T_252.5;
T_252.4 ;
    %load/vec4 v00000189307e4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.12, 8;
    %load/vec4 v00000189307e0260_0;
    %pad/u 64;
    %cmpi/e 255, 0, 64;
    %jmp/0xz  T_252.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
    %jmp T_252.15;
T_252.14 ;
    %load/vec4 v00000189307e0260_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307e0260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e4220_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
T_252.15 ;
    %jmp T_252.13;
T_252.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e2f60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3aa0_0, 0;
T_252.13 ;
    %jmp T_252.5;
T_252.5 ;
    %pop/vec4 1;
T_252.1 ;
    %jmp T_252;
    .thread T_252;
    .scope S_00000189307e9070;
T_253 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000189307e33c0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000189307e3be0_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189307e2ba0_0, 0, 4;
    %end;
    .thread T_253, $init;
    .scope S_00000189307e9070;
T_254 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e4900_0, 0, 1;
    %end;
    .thread T_254;
    .scope S_00000189307e9070;
T_255 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189307e3500_0, 0, 1;
    %end;
    .thread T_255;
    .scope S_00000189307e9070;
T_256 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e4cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_256.2, 9;
    %load/vec4 v00000189307e4900_0;
    %and;
T_256.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e33c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e3640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e3be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3500_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v00000189307e4900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.3, 8;
    %load/vec4 v00000189307e33c0_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000189307e33c0_0, 0;
    %load/vec4 v00000189307e33c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_256.5, 4;
    %load/vec4 v00000189307e2ba0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_256.5;
    %assign/vec4 v00000189307e4900_0, 0;
    %load/vec4 v00000189307e33c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_256.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000189307e33c0_0, 0;
    %load/vec4 v00000189307e2ba0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_256.8, 5;
    %load/vec4 v00000189307e3be0_0;
    %load/vec4 v00000189307e2ba0_0;
    %part/u 1;
    %assign/vec4 v00000189307e3500_0, 0;
    %load/vec4 v00000189307e2ba0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e2ba0_0, 0;
    %jmp T_256.9;
T_256.8 ;
    %load/vec4 v00000189307e4cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189307e3640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000189307e3be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3500_0, 0;
    %jmp T_256.11;
T_256.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e4900_0, 0;
T_256.11 ;
T_256.9 ;
T_256.6 ;
T_256.3 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_00000189307e9cf0;
T_257 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307e2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e35a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189307e36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3b40_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v00000189307e42c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_257.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_257.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_257.4, 6;
    %jmp T_257.5;
T_257.2 ;
    %load/vec4 v00000189307e38c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e35a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e3b40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307e2a60_0, 0;
    %jmp T_257.7;
T_257.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
T_257.7 ;
    %jmp T_257.5;
T_257.3 ;
    %load/vec4 v00000189307e3820_0;
    %inv;
    %load/vec4 v00000189307e2c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
    %jmp T_257.9;
T_257.8 ;
    %load/vec4 v00000189307e35a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_257.10, 4;
    %load/vec4 v00000189307e4e00_0;
    %assign/vec4 v00000189307e36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
    %jmp T_257.11;
T_257.10 ;
    %load/vec4 v00000189307e35a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189307e35a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
T_257.11 ;
T_257.9 ;
    %jmp T_257.5;
T_257.4 ;
    %load/vec4 v00000189307e3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.12, 8;
    %load/vec4 v00000189307e2a60_0;
    %pad/u 64;
    %cmpi/e 255, 0, 64;
    %jmp/0xz  T_257.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e3b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
    %jmp T_257.15;
T_257.14 ;
    %load/vec4 v00000189307e2a60_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307e2a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189307e35a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
T_257.15 ;
    %jmp T_257.13;
T_257.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307e42c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189307e51c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307e2c40_0, 0;
T_257.13 ;
    %jmp T_257.5;
T_257.5 ;
    %pop/vec4 1;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_00000189304715e0;
T_258 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307ebdb0_0;
    %load/vec4 v00000189307ecc10_0;
    %cmp/e;
    %jmp/0xz  T_258.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ea730_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v00000189307ebdb0_0;
    %assign/vec4 v00000189307ecc10_0, 0;
    %load/vec4 v00000189307ebdb0_0;
    %assign/vec4 v00000189307ea730_0, 0;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_00000189304715e0;
T_259 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307ec350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000189307eba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ebef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ec030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307eaeb0_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v00000189307ea730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %load/vec4 v00000189307eba90_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000189307eba90_0, 0;
    %load/vec4 v00000189307eba90_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_259.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ebef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307eaeb0_0, 0;
T_259.4 ;
T_259.2 ;
T_259.1 ;
    %load/vec4 v00000189307eaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307eaeb0_0, 0;
T_259.6 ;
    %load/vec4 v00000189307eb090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189307ec030_0, 0;
T_259.8 ;
    %jmp T_259;
    .thread T_259;
    .scope S_00000189304715e0;
T_260 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307eb810_0;
    %load/vec4 v00000189307eb450_0;
    %cmp/e;
    %jmp/0xz  T_260.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189307ea910_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v00000189307eb810_0;
    %assign/vec4 v00000189307eb450_0, 0;
    %load/vec4 v00000189307eb810_0;
    %assign/vec4 v00000189307ea910_0, 0;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_00000189304715e0;
T_261 ;
    %wait E_0000018930700860;
    %load/vec4 v00000189307ec350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v00000189307eb310_0;
    %assign/vec4 v00000189307ec170_0, 0;
    %load/vec4 v00000189307eb310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_261.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_261.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_261.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_261.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_261.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_261.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_261.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_261.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_261.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_261.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
    %jmp T_261.13;
T_261.2 ;
    %load/vec4 v00000189307ea910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.16, 9;
    %load/vec4 v00000189307ec030_0;
    %and;
T_261.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.14, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.14 ;
    %jmp T_261.13;
T_261.3 ;
    %load/vec4 v00000189307ebb30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.19, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.17, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.17 ;
    %load/vec4 v00000189307e31e0_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.4 ;
    %load/vec4 v00000189307ec0d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.22, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.20, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.20 ;
    %load/vec4 v00000189307e3460_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.5 ;
    %load/vec4 v00000189307eb770_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.25, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.23, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.23 ;
    %load/vec4 v00000189307e40e0_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.6 ;
    %load/vec4 v00000189307ec490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.28, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.26, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.26 ;
    %load/vec4 v00000189307e65c0_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.7 ;
    %load/vec4 v00000189307ebe50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.31, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.29, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.29 ;
    %load/vec4 v00000189307e7920_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.8 ;
    %load/vec4 v00000189307ea9b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.34, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.32, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.32 ;
    %load/vec4 v00000189307e7380_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.9 ;
    %load/vec4 v00000189307ebbd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.37, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.35, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.35 ;
    %load/vec4 v00000189307e5260_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.10 ;
    %load/vec4 v00000189307eb950_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.40, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.38, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.38 ;
    %load/vec4 v00000189307e63e0_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.11 ;
    %load/vec4 v00000189307ec530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_261.43, 9;
    %load/vec4 v00000189307ea910_0;
    %and;
T_261.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.41, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189307eb310_0, 0;
T_261.41 ;
    %load/vec4 v00000189307e7740_0;
    %assign/vec4 v00000189307ea690_0, 0;
    %jmp T_261.13;
T_261.13 ;
    %pop/vec4 1;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_00000189307e9390;
T_262 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189307ec850_0, 0, 32;
T_262.0 ;
    %load/vec4 v00000189307ec850_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_262.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v00000189307ec850_0;
    %store/vec4a v00000189307ea7d0, 4, 0;
    %load/vec4 v00000189307ec850_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189307ec850_0, 0, 32;
    %jmp T_262.0;
T_262.1 ;
    %end;
    .thread T_262;
    .scope S_00000189307e88a0;
T_263 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000189307ec7b0_0, 0, 18;
    %end;
    .thread T_263, $init;
    .scope S_00000189307e88a0;
T_264 ;
    %wait E_0000018930701820;
    %load/vec4 v00000189307ed7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000189307ec7b0_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v00000189307eded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v00000189307eeab0_0;
    %assign/vec4 v00000189307ec7b0_0, 0;
T_264.2 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0000018930471770;
T_265 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000189307eeab0_0, 0, 18;
    %end;
    .thread T_265, $init;
    .scope S_0000018930471770;
T_266 ;
    %wait E_0000018930701820;
    %load/vec4 v00000189307eaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %load/vec4 v00000189307ed4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v00000189307ead70_0;
    %load/vec4 v00000189307eaa50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189307ea7d0, 0, 4;
T_266.2 ;
    %load/vec4 v00000189307eaa50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189307ea7d0, 4;
    %assign/vec4 v00000189307eeab0_0, 0;
T_266.0 ;
    %jmp T_266;
    .thread T_266;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "hdl\top_level.sv";
    "hdl\debouncer.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl\gaussian_pyramid.sv";
    "hdl\blur_img.sv";
    "hdl\gaussian_blur.sv";
    "hdl\image_half_full.sv";
    "hdl\image_half.sv";
    "hdl\send_img.sv";
    "hdl\uart_tx.v";
    "hdl\uart_rx.sv";
    "hdl\xilinx_single_port_ram_read_first.v";
