/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_53z;
  reg [2:0] celloutsig_0_54z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[172] | celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_10z | celloutsig_1_8z);
  assign celloutsig_0_16z = ~(celloutsig_0_3z[1] | celloutsig_0_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z | celloutsig_0_8z);
  assign celloutsig_0_2z = ~(in_data[88] | celloutsig_0_0z[4]);
  assign celloutsig_0_36z = celloutsig_0_7z | ~(celloutsig_0_27z);
  assign celloutsig_0_53z = celloutsig_0_16z | ~(celloutsig_0_0z[7]);
  assign celloutsig_1_8z = celloutsig_1_2z | ~(celloutsig_1_7z[2]);
  assign celloutsig_1_11z = celloutsig_1_10z | ~(celloutsig_1_2z);
  assign celloutsig_0_25z = celloutsig_0_18z | ~(celloutsig_0_16z);
  assign celloutsig_0_45z = celloutsig_0_25z | celloutsig_0_6z;
  assign celloutsig_0_47z = celloutsig_0_36z | celloutsig_0_0z[1];
  assign celloutsig_1_1z = celloutsig_1_0z[2] | celloutsig_1_0z[1];
  assign celloutsig_1_5z = celloutsig_1_0z[1] | in_data[125];
  assign celloutsig_0_6z = celloutsig_0_5z[14] | in_data[48];
  assign celloutsig_1_10z = celloutsig_1_4z[0] | celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_3z[2] | celloutsig_0_6z;
  assign celloutsig_1_18z = celloutsig_1_0z[0] | celloutsig_1_12z;
  assign celloutsig_1_19z = celloutsig_1_16z[6] | celloutsig_1_14z[2];
  assign celloutsig_0_8z = celloutsig_0_0z[0] | celloutsig_0_5z[13];
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_8z;
  assign celloutsig_0_13z = celloutsig_0_9z | celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_13z | celloutsig_0_8z;
  assign celloutsig_0_0z = in_data[13:4] * in_data[18:9];
  assign celloutsig_0_5z = in_data[42:22] * { in_data[84:68], in_data[48], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[141:138] * in_data[125:122];
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] * celloutsig_1_0z[2:0];
  assign celloutsig_1_7z = in_data[118:110] * { in_data[162:157], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_7z[3:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_11z } * { in_data[162:154], celloutsig_1_12z };
  assign celloutsig_1_16z = celloutsig_1_7z[7:1] * { in_data[105:102], celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[39:37] * { in_data[54], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = ^ { in_data[158:150], celloutsig_1_2z };
  assign celloutsig_1_6z = ^ { in_data[171:164], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_1z = ^ { celloutsig_0_0z[7:1], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_54z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_54z = { celloutsig_0_45z, celloutsig_0_27z, celloutsig_0_47z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
