module TopModule (
    input clk,
    input reset,
    input w,
    output reg z
);

    // Gray code state encoding (only 1 bit changes between adjacent states)
    localparam [2:0] A = 3'b000,
                     B = 3'b001,
                     C = 3'b011,
                     D = 3'b010,
                     E = 3'b110,
                     F = 3'b111;

    reg [2:0] current_state, next_state;

    // State register (sequential)
    always @(posedge clk) begin
        if (reset) begin
            current_state <= A;
            z <= 1'b0;
        end
        else begin
            current_state <= next_state;
            // Registered output (1 cycle latency but better timing)
            z <= (next_state == E) | (next_state == F);
        end
    end

    // State transition logic (combinational)
    always @(*) begin
        case (current_state)
            A: next_state = w ? B : A;
            B: next_state = w ? C : D;
            C: next_state = w ? E : D;
            D: next_state = w ? F : A;
            E: next_state = w ? E : D;
            F: next_state = w ? C : D;
        endcase
    end

endmodule