// Autogenerated using stratification.
requires "x86-configuration.k"

module VHSUBPD-YMM-YMM-YMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vhsubpd R1:Ymm, R2:Ymm, R3:Ymm,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt( sub_double ( extractMInt(getParentValue(R1, RSMap), 0, 64), extractMInt(getParentValue(R1, RSMap), 64, 128) ) , concatenateMInt( sub_double ( extractMInt(getParentValue(R2, RSMap), 0, 64), extractMInt(getParentValue(R2, RSMap), 64, 128) ) , concatenateMInt( sub_double ( extractMInt(getParentValue(R1, RSMap), 128, 192), extractMInt(getParentValue(R1, RSMap), 192, 256) ) ,  sub_double ( extractMInt(getParentValue(R2, RSMap), 128, 192), extractMInt(getParentValue(R2, RSMap), 192, 256) ) ))) )


)

    </regstate>
endmodule

module VHSUBPD-YMM-YMM-YMM-SEMANTICS
  imports VHSUBPD-YMM-YMM-YMM
endmodule
/*
TargetInstr:
vhsubpd %ymm3, %ymm2, %ymm1
RWSet:
maybe read:{ %ymm2 %ymm3 }
must read:{ %ymm2 %ymm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:vpunpcklqdq %ymm3, %ymm2, %ymm9  #  1     0     4      OPC=vpunpcklqdq_ymm_ymm_ymm
circuit:vpunpckhqdq %ymm3, %ymm2, %ymm6  #  2     0x4   4      OPC=vpunpckhqdq_ymm_ymm_ymm
circuit:vmovdqa %ymm9, %ymm2             #  3     0x8   5      OPC=vmovdqa_ymm_ymm
circuit:vsubpd %ymm6, %ymm2, %ymm1       #  4     0xd   4      OPC=vsubpd_ymm_ymm_ymm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vhsubpd %ymm3, %ymm2, %ymm1

  maybe read:      { %ymm2 %ymm3 }
  must read:       { %ymm2 %ymm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Circuits:

%ymm1  : (concat sub_double(<%ymm3|256>[191:128], <%ymm3|256>[255:192]) (concat sub_double(<%ymm2|256>[191:128], <%ymm2|256>[255:192]) (concat sub_double(<%ymm3|256>[63:0], <%ymm3|256>[127:64]) sub_double(<%ymm2|256>[63:0], <%ymm2|256>[127:64]))))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/