--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run2/mcs_top.ncd
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run2/mcs_top.pcf
-xml
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run2/mcs_top.twx
-v 3 -s 2 -n 3 -fastpaths -ucf dp_dram.ucf -o
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run2/mcs_top.twr

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X27Y102.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.461ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      12.233ns (Levels of Logic = 3)
  Clock Path Skew:      3.194ns (4.959 - 1.765)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      4.920   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.254   hdmiReset
                                                       hdmiReset1
    PLL_ADV_X0Y2.RST     net (fanout=2)        1.955   hdmiReset
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X26Y103.B1     net (fanout=2)        2.043   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X26Y103.BMUX   Tilo                  0.326   hdmiReset
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X27Y102.SR     net (fanout=1)        0.580   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X27Y102.CLK    Trck                  0.379   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     12.233ns (2.735ns logic, 9.498ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.909ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.681ns (Levels of Logic = 1)
  Clock Path Skew:      3.194ns (4.959 - 1.765)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      4.920   clkRst/rstDelay<24>
    SLICE_X26Y103.BMUX   Tilo                  0.326   hdmiReset
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X27Y102.SR     net (fanout=1)        0.580   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X27Y102.CLK    Trck                  0.379   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (1.181ns logic, 5.500ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X27Y102.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.437ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.298ns (Levels of Logic = 1)
  Clock Path Skew:      4.439ns (5.857 - 1.418)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      4.667   clkRst/rstDelay<24>
    SLICE_X26Y103.BMUX   Tilo                  0.307   hdmiReset
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X27Y102.SR     net (fanout=1)        0.548   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X27Y102.CLK    Tremck      (-Th)    -0.327   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.083ns logic, 5.215ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.699ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.580ns (Levels of Logic = 3)
  Clock Path Skew:      1.459ns (2.180 - 0.721)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      2.775   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.156   hdmiReset
                                                       hdmiReset1
    PLL_ADV_X0Y2.RST     net (fanout=2)        1.215   hdmiReset
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X26Y103.B1     net (fanout=2)        1.054   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X26Y103.BMUX   Tilo                  0.191   hdmiReset
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X27Y102.SR     net (fanout=1)        0.265   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X27Y102.CLK    Tremck      (-Th)    -0.183   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (1.271ns logic, 5.309ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.186ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      9.956ns (Levels of Logic = 1)
  Clock Path Skew:      3.192ns (4.957 - 1.765)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      4.920   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.254   hdmiReset
                                                       hdmiReset1
    SLICE_X13Y104.SR     net (fanout=2)        3.985   hdmiReset
    SLICE_X13Y104.CLK    Trck                  0.321   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      9.956ns (1.051ns logic, 8.905ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.788ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.667ns (Levels of Logic = 1)
  Clock Path Skew:      1.457ns (2.178 - 0.721)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      2.775   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.156   hdmiReset
                                                       hdmiReset1
    SLICE_X13Y104.SR     net (fanout=2)        2.357   hdmiReset
    SLICE_X13Y104.CLK    Tremck      (-Th)    -0.179   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (0.535ns logic, 5.132ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.189ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      9.959ns (Levels of Logic = 1)
  Clock Path Skew:      3.192ns (4.957 - 1.765)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      4.920   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.254   hdmiReset
                                                       hdmiReset1
    SLICE_X13Y104.SR     net (fanout=2)        3.985   hdmiReset
    SLICE_X13Y104.CLK    Trck                  0.324   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      9.959ns (1.054ns logic, 8.905ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.791ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.670ns (Levels of Logic = 1)
  Clock Path Skew:      1.457ns (2.178 - 0.721)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X26Y103.B4     net (fanout=128)      2.775   clkRst/rstDelay<24>
    SLICE_X26Y103.B      Tilo                  0.156   hdmiReset
                                                       hdmiReset1
    SLICE_X13Y104.SR     net (fanout=2)        2.357   hdmiReset
    SLICE_X13Y104.CLK    Tremck      (-Th)    -0.182   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (0.538ns logic, 5.132ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.412ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 0)
  Clock Path Skew:      1.425ns (8.353 - 6.928)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   c3_p4_wr_data<22>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA9   net (fanout=6)        6.412   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (1.126ns logic, 6.412ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_22 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 0)
  Clock Path Skew:      1.425ns (8.353 - 6.928)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_22 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   c3_p4_wr_data<22>
                                                       c3_p4_wr_data_22
    MCB_X0Y1.P4WRDATA22  net (fanout=1)        6.393   c3_p4_wr_data<22>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.126ns logic, 6.393ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 0)
  Clock Path Skew:      1.425ns (8.353 - 6.928)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   c3_p4_wr_data<22>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA13  net (fanout=6)        6.225   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.126ns logic, 6.225ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_1 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 0)
  Clock Path Skew:      1.234ns (3.615 - 2.381)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_1 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y63.AQ       Tcko                  0.198   c3_p4_cmd_byte_addr<4>
                                                       c3_p4_cmd_byte_addr_1
    MCB_X0Y1.P4CMDCA0    net (fanout=1)        1.440   c3_p4_cmd_byte_addr<1>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.227ns logic, 1.440ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_14 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 0)
  Clock Path Skew:      1.238ns (3.615 - 2.377)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_14 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.BQ       Tcko                  0.198   c3_p4_cmd_byte_addr<16>
                                                       c3_p4_cmd_byte_addr_14
    MCB_X0Y1.P4CMDRA0    net (fanout=1)        1.485   c3_p4_cmd_byte_addr<14>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.227ns logic, 1.485ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_9 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 0)
  Clock Path Skew:      1.238ns (3.615 - 2.377)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_9 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.AMUX     Tshcko                0.244   c3_p4_cmd_byte_addr<16>
                                                       c3_p4_cmd_byte_addr_9
    MCB_X0Y1.P4CMDCA8    net (fanout=1)        1.490   c3_p4_cmd_byte_addr<9>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.273ns logic, 1.490ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184831730 paths analyzed, 22668 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.658ns.
--------------------------------------------------------------------------------

Paths for end point CXGEN_I/FSUB_I/blk000002e7 (SLICE_X10Y46.D4), 62185 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fsub_a_8 (FF)
  Destination:          CXGEN_I/FSUB_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.544ns (Levels of Logic = 16)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fsub_a_8 to CXGEN_I/FSUB_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.525   CXGEN_I/fsub_a<8>
                                                       CXGEN_I/fsub_a_8
    SLICE_X2Y38.A1       net (fanout=5)        0.978   CXGEN_I/fsub_a<8>
    SLICE_X2Y38.COUT     Topcya                0.482   CXGEN_I/FSUB_I/sig0000013e
                                                       CXGEN_I/FSUB_I/blk0000019d
                                                       CXGEN_I/FSUB_I/blk00000044
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig0000013e
    SLICE_X2Y39.COUT     Tbyp                  0.093   CXGEN_I/FSUB_I/sig0000013a
                                                       CXGEN_I/FSUB_I/blk00000040
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig0000013a
    SLICE_X2Y40.DMUX     Tcind                 0.305   CXGEN_I/FSUB_I/sig00000108
                                                       CXGEN_I/FSUB_I/blk0000003c
    SLICE_X4Y41.D4       net (fanout=54)       1.012   CXGEN_I/FSUB_I/sig00000108
    SLICE_X4Y41.D        Tilo                  0.235   CXGEN_I/FSUB_I/sig00000267
                                                       CXGEN_I/FSUB_I/blk000001e2
    SLICE_X4Y40.B2       net (fanout=2)        0.735   CXGEN_I/FSUB_I/sig00000267
    SLICE_X4Y40.BMUX     Topbb                 0.529   CXGEN_I/FSUB_I/sig00000152
                                                       CXGEN_I/FSUB_I/blk00000204
                                                       CXGEN_I/FSUB_I/blk0000006b
    SLICE_X3Y38.A6       net (fanout=1)        0.955   CXGEN_I/FSUB_I/sig00000157
    SLICE_X3Y38.A        Tilo                  0.259   CXGEN_I/fsub_b<1>
                                                       CXGEN_I/FSUB_I/blk00000202
    SLICE_X6Y39.D6       net (fanout=1)        0.979   CXGEN_I/FSUB_I/sig00000266
    SLICE_X6Y39.CMUX     Topdc                 0.456   CXGEN_I/FSUB_I/sig00000107
                                                       CXGEN_I/FSUB_I/blk00000203
                                                       CXGEN_I/FSUB_I/blk00000067
    SLICE_X8Y39.B5       net (fanout=1)        0.750   CXGEN_I/FSUB_I/sig0000014f
    SLICE_X8Y39.COUT     Topcyb                0.448   CXGEN_I/FSUB_I/sig00000072
                                                       CXGEN_I/FSUB_I/sig0000014f_rt
                                                       CXGEN_I/FSUB_I/blk00000088
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig000001a0
    SLICE_X8Y40.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006e
                                                       CXGEN_I/FSUB_I/blk00000080
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000198
    SLICE_X8Y41.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006a
                                                       CXGEN_I/FSUB_I/blk00000078
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000190
    SLICE_X8Y42.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000066
                                                       CXGEN_I/FSUB_I/blk000000b2
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001af
    SLICE_X8Y43.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000062
                                                       CXGEN_I/FSUB_I/blk000000aa
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001ab
    SLICE_X8Y44.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005e
                                                       CXGEN_I/FSUB_I/blk000000a2
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a7
    SLICE_X8Y45.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005a
                                                       CXGEN_I/FSUB_I/blk0000009a
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a3
    SLICE_X8Y46.AMUX     Tcina                 0.210   IO_Write_Data<19>
                                                       CXGEN_I/FSUB_I/blk00000098
    SLICE_X10Y46.D4      net (fanout=2)        0.543   CXGEN_I/FSUB_I/sig00000186
    SLICE_X10Y46.CLK     Tas                   0.319   CXGEN_I/FSUB_I/sig000002c6
                                                       CXGEN_I/FSUB_I/sig00000186_rt
                                                       CXGEN_I/FSUB_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.544ns (4.407ns logic, 6.137ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fsub_a_8 (FF)
  Destination:          CXGEN_I/FSUB_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.536ns (Levels of Logic = 16)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fsub_a_8 to CXGEN_I/FSUB_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.525   CXGEN_I/fsub_a<8>
                                                       CXGEN_I/fsub_a_8
    SLICE_X2Y38.A1       net (fanout=5)        0.978   CXGEN_I/fsub_a<8>
    SLICE_X2Y38.COUT     Topcya                0.474   CXGEN_I/FSUB_I/sig0000013e
                                                       CXGEN_I/FSUB_I/blk00000189
                                                       CXGEN_I/FSUB_I/blk00000044
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig0000013e
    SLICE_X2Y39.COUT     Tbyp                  0.093   CXGEN_I/FSUB_I/sig0000013a
                                                       CXGEN_I/FSUB_I/blk00000040
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig0000013a
    SLICE_X2Y40.DMUX     Tcind                 0.305   CXGEN_I/FSUB_I/sig00000108
                                                       CXGEN_I/FSUB_I/blk0000003c
    SLICE_X4Y41.D4       net (fanout=54)       1.012   CXGEN_I/FSUB_I/sig00000108
    SLICE_X4Y41.D        Tilo                  0.235   CXGEN_I/FSUB_I/sig00000267
                                                       CXGEN_I/FSUB_I/blk000001e2
    SLICE_X4Y40.B2       net (fanout=2)        0.735   CXGEN_I/FSUB_I/sig00000267
    SLICE_X4Y40.BMUX     Topbb                 0.529   CXGEN_I/FSUB_I/sig00000152
                                                       CXGEN_I/FSUB_I/blk00000204
                                                       CXGEN_I/FSUB_I/blk0000006b
    SLICE_X3Y38.A6       net (fanout=1)        0.955   CXGEN_I/FSUB_I/sig00000157
    SLICE_X3Y38.A        Tilo                  0.259   CXGEN_I/fsub_b<1>
                                                       CXGEN_I/FSUB_I/blk00000202
    SLICE_X6Y39.D6       net (fanout=1)        0.979   CXGEN_I/FSUB_I/sig00000266
    SLICE_X6Y39.CMUX     Topdc                 0.456   CXGEN_I/FSUB_I/sig00000107
                                                       CXGEN_I/FSUB_I/blk00000203
                                                       CXGEN_I/FSUB_I/blk00000067
    SLICE_X8Y39.B5       net (fanout=1)        0.750   CXGEN_I/FSUB_I/sig0000014f
    SLICE_X8Y39.COUT     Topcyb                0.448   CXGEN_I/FSUB_I/sig00000072
                                                       CXGEN_I/FSUB_I/sig0000014f_rt
                                                       CXGEN_I/FSUB_I/blk00000088
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig000001a0
    SLICE_X8Y40.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006e
                                                       CXGEN_I/FSUB_I/blk00000080
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000198
    SLICE_X8Y41.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006a
                                                       CXGEN_I/FSUB_I/blk00000078
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000190
    SLICE_X8Y42.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000066
                                                       CXGEN_I/FSUB_I/blk000000b2
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001af
    SLICE_X8Y43.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000062
                                                       CXGEN_I/FSUB_I/blk000000aa
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001ab
    SLICE_X8Y44.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005e
                                                       CXGEN_I/FSUB_I/blk000000a2
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a7
    SLICE_X8Y45.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005a
                                                       CXGEN_I/FSUB_I/blk0000009a
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a3
    SLICE_X8Y46.AMUX     Tcina                 0.210   IO_Write_Data<19>
                                                       CXGEN_I/FSUB_I/blk00000098
    SLICE_X10Y46.D4      net (fanout=2)        0.543   CXGEN_I/FSUB_I/sig00000186
    SLICE_X10Y46.CLK     Tas                   0.319   CXGEN_I/FSUB_I/sig000002c6
                                                       CXGEN_I/FSUB_I/sig00000186_rt
                                                       CXGEN_I/FSUB_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (4.399ns logic, 6.137ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fsub_a_22 (FF)
  Destination:          CXGEN_I/FSUB_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.529ns (Levels of Logic = 15)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fsub_a_22 to CXGEN_I/FSUB_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.CQ       Tcko                  0.430   CXGEN_I/fsub_a<31>
                                                       CXGEN_I/fsub_a_22
    SLICE_X2Y39.D2       net (fanout=5)        1.293   CXGEN_I/fsub_a<22>
    SLICE_X2Y39.COUT     Topcyd                0.343   CXGEN_I/FSUB_I/sig0000013a
                                                       CXGEN_I/FSUB_I/blk00000196
                                                       CXGEN_I/FSUB_I/blk00000040
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig0000013a
    SLICE_X2Y40.DMUX     Tcind                 0.305   CXGEN_I/FSUB_I/sig00000108
                                                       CXGEN_I/FSUB_I/blk0000003c
    SLICE_X4Y41.D4       net (fanout=54)       1.012   CXGEN_I/FSUB_I/sig00000108
    SLICE_X4Y41.D        Tilo                  0.235   CXGEN_I/FSUB_I/sig00000267
                                                       CXGEN_I/FSUB_I/blk000001e2
    SLICE_X4Y40.B2       net (fanout=2)        0.735   CXGEN_I/FSUB_I/sig00000267
    SLICE_X4Y40.BMUX     Topbb                 0.529   CXGEN_I/FSUB_I/sig00000152
                                                       CXGEN_I/FSUB_I/blk00000204
                                                       CXGEN_I/FSUB_I/blk0000006b
    SLICE_X3Y38.A6       net (fanout=1)        0.955   CXGEN_I/FSUB_I/sig00000157
    SLICE_X3Y38.A        Tilo                  0.259   CXGEN_I/fsub_b<1>
                                                       CXGEN_I/FSUB_I/blk00000202
    SLICE_X6Y39.D6       net (fanout=1)        0.979   CXGEN_I/FSUB_I/sig00000266
    SLICE_X6Y39.CMUX     Topdc                 0.456   CXGEN_I/FSUB_I/sig00000107
                                                       CXGEN_I/FSUB_I/blk00000203
                                                       CXGEN_I/FSUB_I/blk00000067
    SLICE_X8Y39.B5       net (fanout=1)        0.750   CXGEN_I/FSUB_I/sig0000014f
    SLICE_X8Y39.COUT     Topcyb                0.448   CXGEN_I/FSUB_I/sig00000072
                                                       CXGEN_I/FSUB_I/sig0000014f_rt
                                                       CXGEN_I/FSUB_I/blk00000088
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   CXGEN_I/FSUB_I/sig000001a0
    SLICE_X8Y40.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006e
                                                       CXGEN_I/FSUB_I/blk00000080
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000198
    SLICE_X8Y41.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000006a
                                                       CXGEN_I/FSUB_I/blk00000078
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig00000190
    SLICE_X8Y42.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000066
                                                       CXGEN_I/FSUB_I/blk000000b2
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001af
    SLICE_X8Y43.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig00000062
                                                       CXGEN_I/FSUB_I/blk000000aa
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001ab
    SLICE_X8Y44.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005e
                                                       CXGEN_I/FSUB_I/blk000000a2
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a7
    SLICE_X8Y45.COUT     Tbyp                  0.091   CXGEN_I/FSUB_I/sig0000005a
                                                       CXGEN_I/FSUB_I/blk0000009a
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   CXGEN_I/FSUB_I/sig000001a3
    SLICE_X8Y46.AMUX     Tcina                 0.210   IO_Write_Data<19>
                                                       CXGEN_I/FSUB_I/blk00000098
    SLICE_X10Y46.D4      net (fanout=2)        0.543   CXGEN_I/FSUB_I/sig00000186
    SLICE_X10Y46.CLK     Tas                   0.319   CXGEN_I/FSUB_I/sig000002c6
                                                       CXGEN_I/FSUB_I/sig00000186_rt
                                                       CXGEN_I/FSUB_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.529ns (4.080ns logic, 6.449ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b (SLICE_X25Y110.C4), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ed (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.491ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.599 - 0.632)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ed to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.CQ     Tcko                  0.525   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000023c
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ed
    SLICE_X28Y118.D6     net (fanout=2)        1.029   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000023c
    SLICE_X28Y118.CMUX   Topdc                 0.402   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000009b
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000224
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000d9
    SLICE_X12Y108.A6     net (fanout=26)       3.047   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000237
    SLICE_X12Y108.COUT   Topcya                0.472   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000283
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000000e
    SLICE_X12Y109.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
    SLICE_X12Y109.COUT   Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000005
    SLICE_X12Y110.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
    SLICE_X12Y110.AMUX   Tcina                 0.210   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000003
    SLICE_X25Y116.A5     net (fanout=8)        3.271   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000012f
    SLICE_X25Y116.A      Tilo                  0.259   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<22>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000312
    SLICE_X25Y110.C4     net (fanout=11)       0.806   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig000002f7
    SLICE_X25Y110.CLK    Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<23>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000029a
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    -------------------------------------------------  ---------------------------
    Total                                     10.491ns (2.332ns logic, 8.159ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ec (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.392ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ec to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y111.CQ     Tcko                  0.476   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000023d
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000ec
    SLICE_X28Y118.D4     net (fanout=1)        0.979   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000023d
    SLICE_X28Y118.CMUX   Topdc                 0.402   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000009b
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000224
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000d9
    SLICE_X12Y108.A6     net (fanout=26)       3.047   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000237
    SLICE_X12Y108.COUT   Topcya                0.472   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000283
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000000e
    SLICE_X12Y109.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
    SLICE_X12Y109.COUT   Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000005
    SLICE_X12Y110.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
    SLICE_X12Y110.AMUX   Tcina                 0.210   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000003
    SLICE_X25Y116.A5     net (fanout=8)        3.271   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000012f
    SLICE_X25Y116.A      Tilo                  0.259   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<22>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000312
    SLICE_X25Y110.C4     net (fanout=11)       0.806   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig000002f7
    SLICE_X25Y110.CLK    Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<23>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000029a
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    -------------------------------------------------  ---------------------------
    Total                                     10.392ns (2.283ns logic, 8.109ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000e9 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.140ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.599 - 0.662)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000e9 to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y112.CQ     Tcko                  0.476   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000239
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000e9
    SLICE_X28Y118.D5     net (fanout=9)        0.727   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000239
    SLICE_X28Y118.CMUX   Topdc                 0.402   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000009b
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000224
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk000000d9
    SLICE_X12Y108.A6     net (fanout=26)       3.047   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000237
    SLICE_X12Y108.COUT   Topcya                0.472   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000283
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000000e
    SLICE_X12Y109.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig00000027
    SLICE_X12Y109.COUT   Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000005
    SLICE_X12Y110.CIN    net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000001f
    SLICE_X12Y110.AMUX   Tcina                 0.210   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000003
    SLICE_X25Y116.A5     net (fanout=8)        3.271   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig0000012f
    SLICE_X25Y116.A      Tilo                  0.259   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<22>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk00000312
    SLICE_X25Y110.C4     net (fanout=11)       0.806   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/sig000002f7
    SLICE_X25Y110.CLK    Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/add_2_result<23>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000029a
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_2_I/blk0000015b
    -------------------------------------------------  ---------------------------
    Total                                     10.140ns (2.283ns logic, 7.857ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CXGEN_I/FMUL_I/blk000002e7 (SLICE_X6Y32.D4), 21324 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fmul_a_3 (FF)
  Destination:          CXGEN_I/FMUL_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.271ns (Levels of Logic = 17)
  Clock Path Skew:      -0.029ns (0.614 - 0.643)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fmul_a_3 to CXGEN_I/FMUL_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.DQ       Tcko                  0.476   CXGEN_I/fmul_a<3>
                                                       CXGEN_I/fmul_a_3
    SLICE_X4Y21.B4       net (fanout=5)        0.508   CXGEN_I/fmul_a<3>
    SLICE_X4Y21.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig00000142
                                                       CXGEN_I/FMUL_I/blk0000018c
                                                       CXGEN_I/FMUL_I/blk00000048
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000142
    SLICE_X4Y22.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000013e
                                                       CXGEN_I/FMUL_I/blk00000044
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig0000013e
    SLICE_X4Y23.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000013a
                                                       CXGEN_I/FMUL_I/blk00000040
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   CXGEN_I/FMUL_I/sig0000013a
    SLICE_X4Y24.DMUX     Tcind                 0.267   CXGEN_I/FMUL_I/sig00000108
                                                       CXGEN_I/FMUL_I/blk0000003c
    SLICE_X3Y26.B6       net (fanout=54)       0.890   CXGEN_I/FMUL_I/sig00000108
    SLICE_X3Y26.B        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000022
                                                       CXGEN_I/FMUL_I/blk0000013d
    SLICE_X2Y20.B1       net (fanout=4)        1.179   CXGEN_I/FMUL_I/sig0000001c
    SLICE_X2Y20.BMUX     Topbb                 0.561   CXGEN_I/FMUL_I/sig00000152
                                                       CXGEN_I/FMUL_I/blk00000204
                                                       CXGEN_I/FMUL_I/blk0000006b
    SLICE_X3Y25.A4       net (fanout=1)        0.761   CXGEN_I/FMUL_I/sig00000157
    SLICE_X3Y25.A        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000082
                                                       CXGEN_I/FMUL_I/blk00000202
    SLICE_X6Y28.D5       net (fanout=1)        0.990   CXGEN_I/FMUL_I/sig00000266
    SLICE_X6Y28.CMUX     Topdc                 0.456   CXGEN_I/FMUL_I/sig00000107
                                                       CXGEN_I/FMUL_I/blk00000203
                                                       CXGEN_I/FMUL_I/blk00000067
    SLICE_X4Y25.B5       net (fanout=1)        0.859   CXGEN_I/FMUL_I/sig0000014f
    SLICE_X4Y25.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig00000072
                                                       CXGEN_I/FMUL_I/sig0000014f_rt
                                                       CXGEN_I/FMUL_I/blk00000088
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a0
    SLICE_X4Y26.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006e
                                                       CXGEN_I/FMUL_I/blk00000080
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000198
    SLICE_X4Y27.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006a
                                                       CXGEN_I/FMUL_I/blk00000078
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000190
    SLICE_X4Y28.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000066
                                                       CXGEN_I/FMUL_I/blk000000b2
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001af
    SLICE_X4Y29.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000062
                                                       CXGEN_I/FMUL_I/blk000000aa
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001ab
    SLICE_X4Y30.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005e
                                                       CXGEN_I/FMUL_I/blk000000a2
    SLICE_X4Y31.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a7
    SLICE_X4Y31.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005a
                                                       CXGEN_I/FMUL_I/blk0000009a
    SLICE_X4Y32.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a3
    SLICE_X4Y32.AMUX     Tcina                 0.210   CXGEN_I/FMUL_I/sig00000186
                                                       CXGEN_I/FMUL_I/blk00000098
    SLICE_X6Y32.D4       net (fanout=2)        0.544   CXGEN_I/FMUL_I/sig00000186
    SLICE_X6Y32.CLK      Tas                   0.319   CXGEN_I/FMUL_I/sig000002c6
                                                       CXGEN_I/FMUL_I/sig00000186_rt
                                                       CXGEN_I/FMUL_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.271ns (4.431ns logic, 5.840ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fmul_a_2 (FF)
  Destination:          CXGEN_I/FMUL_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.218ns (Levels of Logic = 17)
  Clock Path Skew:      -0.029ns (0.614 - 0.643)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fmul_a_2 to CXGEN_I/FMUL_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.CQ       Tcko                  0.476   CXGEN_I/fmul_a<3>
                                                       CXGEN_I/fmul_a_2
    SLICE_X4Y21.B5       net (fanout=5)        0.455   CXGEN_I/fmul_a<2>
    SLICE_X4Y21.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig00000142
                                                       CXGEN_I/FMUL_I/blk0000018c
                                                       CXGEN_I/FMUL_I/blk00000048
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000142
    SLICE_X4Y22.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000013e
                                                       CXGEN_I/FMUL_I/blk00000044
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig0000013e
    SLICE_X4Y23.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000013a
                                                       CXGEN_I/FMUL_I/blk00000040
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   CXGEN_I/FMUL_I/sig0000013a
    SLICE_X4Y24.DMUX     Tcind                 0.267   CXGEN_I/FMUL_I/sig00000108
                                                       CXGEN_I/FMUL_I/blk0000003c
    SLICE_X3Y26.B6       net (fanout=54)       0.890   CXGEN_I/FMUL_I/sig00000108
    SLICE_X3Y26.B        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000022
                                                       CXGEN_I/FMUL_I/blk0000013d
    SLICE_X2Y20.B1       net (fanout=4)        1.179   CXGEN_I/FMUL_I/sig0000001c
    SLICE_X2Y20.BMUX     Topbb                 0.561   CXGEN_I/FMUL_I/sig00000152
                                                       CXGEN_I/FMUL_I/blk00000204
                                                       CXGEN_I/FMUL_I/blk0000006b
    SLICE_X3Y25.A4       net (fanout=1)        0.761   CXGEN_I/FMUL_I/sig00000157
    SLICE_X3Y25.A        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000082
                                                       CXGEN_I/FMUL_I/blk00000202
    SLICE_X6Y28.D5       net (fanout=1)        0.990   CXGEN_I/FMUL_I/sig00000266
    SLICE_X6Y28.CMUX     Topdc                 0.456   CXGEN_I/FMUL_I/sig00000107
                                                       CXGEN_I/FMUL_I/blk00000203
                                                       CXGEN_I/FMUL_I/blk00000067
    SLICE_X4Y25.B5       net (fanout=1)        0.859   CXGEN_I/FMUL_I/sig0000014f
    SLICE_X4Y25.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig00000072
                                                       CXGEN_I/FMUL_I/sig0000014f_rt
                                                       CXGEN_I/FMUL_I/blk00000088
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a0
    SLICE_X4Y26.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006e
                                                       CXGEN_I/FMUL_I/blk00000080
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000198
    SLICE_X4Y27.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006a
                                                       CXGEN_I/FMUL_I/blk00000078
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000190
    SLICE_X4Y28.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000066
                                                       CXGEN_I/FMUL_I/blk000000b2
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001af
    SLICE_X4Y29.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000062
                                                       CXGEN_I/FMUL_I/blk000000aa
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001ab
    SLICE_X4Y30.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005e
                                                       CXGEN_I/FMUL_I/blk000000a2
    SLICE_X4Y31.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a7
    SLICE_X4Y31.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005a
                                                       CXGEN_I/FMUL_I/blk0000009a
    SLICE_X4Y32.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a3
    SLICE_X4Y32.AMUX     Tcina                 0.210   CXGEN_I/FMUL_I/sig00000186
                                                       CXGEN_I/FMUL_I/blk00000098
    SLICE_X6Y32.D4       net (fanout=2)        0.544   CXGEN_I/FMUL_I/sig00000186
    SLICE_X6Y32.CLK      Tas                   0.319   CXGEN_I/FMUL_I/sig000002c6
                                                       CXGEN_I/FMUL_I/sig00000186_rt
                                                       CXGEN_I/FMUL_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.218ns (4.431ns logic, 5.787ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fmul_a_11 (FF)
  Destination:          CXGEN_I/FMUL_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.217ns (Levels of Logic = 16)
  Clock Path Skew:      -0.027ns (0.614 - 0.641)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fmul_a_11 to CXGEN_I/FMUL_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BMUX     Tshcko                0.518   CXGEN_I/fmul_a<4>
                                                       CXGEN_I/fmul_a_11
    SLICE_X4Y22.B4       net (fanout=5)        0.506   CXGEN_I/fmul_a<11>
    SLICE_X4Y22.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig0000013e
                                                       CXGEN_I/FMUL_I/blk00000188
                                                       CXGEN_I/FMUL_I/blk00000044
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig0000013e
    SLICE_X4Y23.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000013a
                                                       CXGEN_I/FMUL_I/blk00000040
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   CXGEN_I/FMUL_I/sig0000013a
    SLICE_X4Y24.DMUX     Tcind                 0.267   CXGEN_I/FMUL_I/sig00000108
                                                       CXGEN_I/FMUL_I/blk0000003c
    SLICE_X3Y26.B6       net (fanout=54)       0.890   CXGEN_I/FMUL_I/sig00000108
    SLICE_X3Y26.B        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000022
                                                       CXGEN_I/FMUL_I/blk0000013d
    SLICE_X2Y20.B1       net (fanout=4)        1.179   CXGEN_I/FMUL_I/sig0000001c
    SLICE_X2Y20.BMUX     Topbb                 0.561   CXGEN_I/FMUL_I/sig00000152
                                                       CXGEN_I/FMUL_I/blk00000204
                                                       CXGEN_I/FMUL_I/blk0000006b
    SLICE_X3Y25.A4       net (fanout=1)        0.761   CXGEN_I/FMUL_I/sig00000157
    SLICE_X3Y25.A        Tilo                  0.259   CXGEN_I/FMUL_I/sig00000082
                                                       CXGEN_I/FMUL_I/blk00000202
    SLICE_X6Y28.D5       net (fanout=1)        0.990   CXGEN_I/FMUL_I/sig00000266
    SLICE_X6Y28.CMUX     Topdc                 0.456   CXGEN_I/FMUL_I/sig00000107
                                                       CXGEN_I/FMUL_I/blk00000203
                                                       CXGEN_I/FMUL_I/blk00000067
    SLICE_X4Y25.B5       net (fanout=1)        0.859   CXGEN_I/FMUL_I/sig0000014f
    SLICE_X4Y25.COUT     Topcyb                0.448   CXGEN_I/FMUL_I/sig00000072
                                                       CXGEN_I/FMUL_I/sig0000014f_rt
                                                       CXGEN_I/FMUL_I/blk00000088
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a0
    SLICE_X4Y26.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006e
                                                       CXGEN_I/FMUL_I/blk00000080
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000198
    SLICE_X4Y27.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000006a
                                                       CXGEN_I/FMUL_I/blk00000078
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig00000190
    SLICE_X4Y28.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000066
                                                       CXGEN_I/FMUL_I/blk000000b2
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001af
    SLICE_X4Y29.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig00000062
                                                       CXGEN_I/FMUL_I/blk000000aa
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001ab
    SLICE_X4Y30.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005e
                                                       CXGEN_I/FMUL_I/blk000000a2
    SLICE_X4Y31.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a7
    SLICE_X4Y31.COUT     Tbyp                  0.091   CXGEN_I/FMUL_I/sig0000005a
                                                       CXGEN_I/FMUL_I/blk0000009a
    SLICE_X4Y32.CIN      net (fanout=1)        0.003   CXGEN_I/FMUL_I/sig000001a3
    SLICE_X4Y32.AMUX     Tcina                 0.210   CXGEN_I/FMUL_I/sig00000186
                                                       CXGEN_I/FMUL_I/blk00000098
    SLICE_X6Y32.D4       net (fanout=2)        0.544   CXGEN_I/FMUL_I/sig00000186
    SLICE_X6Y32.CLK      Tas                   0.319   CXGEN_I/FMUL_I/sig000002c6
                                                       CXGEN_I/FMUL_I/sig00000186_rt
                                                       CXGEN_I/FMUL_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.217ns (4.382ns logic, 5.835ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SHIFTPIPE_I/pipeStageN/GEN[5].stageX/Mshreg_colorVal_out_3_BRB5 (SLICE_X26Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2 (FF)
  Destination:          SHIFTPIPE_I/pipeStageN/GEN[5].stageX/Mshreg_colorVal_out_3_BRB5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2 to SHIFTPIPE_I/pipeStageN/GEN[5].stageX/Mshreg_colorVal_out_3_BRB5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y39.BQ      Tcko                  0.234   SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3_BRB1
                                                       SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2
    SLICE_X26Y39.BX      net (fanout=2)        0.131   SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2
    SLICE_X26Y39.CLK     Tdh         (-Th)     0.080   SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3_BRB1
                                                       SHIFTPIPE_I/pipeStageN/GEN[5].stageX/Mshreg_colorVal_out_3_BRB5
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.154ns logic, 0.131ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point CXGEN_I/valid (SLICE_X25Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regs_11_0 (FF)
  Destination:          CXGEN_I/valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.915 - 0.879)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: regs_11_0 to CXGEN_I/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.AQ      Tcko                  0.198   regs_11<0>
                                                       regs_11_0
    SLICE_X25Y39.A6      net (fanout=138)      0.151   regs_11<0>
    SLICE_X25Y39.CLK     Tah         (-Th)    -0.215   CXGEN_I/valid
                                                       CXGEN_I/Mmux_valid_GND_8_o_MUX_45_o1
                                                       CXGEN_I/valid
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.413ns logic, 0.151ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029 (DSP48_X1Y18.A10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e4 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e4 to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.CQ      Tcko                  0.198   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<18>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e4
    DSP48_X1Y18.A10      net (fanout=2)        0.170   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<17>
    DSP48_X1Y18.CLK      Tdspckd_A_A1REG(-Th)     0.037   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.161ns logic, 0.170ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X1Y5.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X0Y18.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19459 paths analyzed, 1746 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.073ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (SLICE_X2Y125.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.947ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.CQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D1     net (fanout=7)        6.936   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                     17.947ns (2.084ns logic, 15.863ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y125.AMUX    Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D4     net (fanout=13)       6.182   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                     17.235ns (2.126ns logic, 15.109ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.387ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.629 - 0.630)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D5     net (fanout=8)        5.376   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    -------------------------------------------------  ---------------------------
    Total                                     16.387ns (2.084ns logic, 14.303ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (SLICE_X2Y125.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.CQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D1     net (fanout=7)        6.936   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.269   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    -------------------------------------------------  ---------------------------
    Total                                     17.903ns (2.040ns logic, 15.863ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y125.AMUX    Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D4     net (fanout=13)       6.182   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.269   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    -------------------------------------------------  ---------------------------
    Total                                     17.191ns (2.082ns logic, 15.109ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.343ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.629 - 0.630)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D5     net (fanout=8)        5.376   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.269   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    -------------------------------------------------  ---------------------------
    Total                                     16.343ns (2.040ns logic, 14.303ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (SLICE_X2Y125.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.887ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.CQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D1     net (fanout=7)        6.936   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.253   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                     17.887ns (2.024ns logic, 15.863ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y125.AMUX    Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D4     net (fanout=13)       6.182   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.253   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                     17.175ns (2.066ns logic, 15.109ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.327ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.629 - 0.630)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D5     net (fanout=8)        5.376   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X25Y111.D      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X7Y119.A6      net (fanout=1)        4.244   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>
    SLICE_X7Y119.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0
    SLICE_X7Y112.A4      net (fanout=1)        0.930   N751
    SLICE_X7Y112.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X7Y112.B6      net (fanout=6)        0.158   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X7Y112.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X1Y122.C4      net (fanout=6)        2.649   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X1Y122.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1405_inv
    SLICE_X2Y125.CE      net (fanout=3)        0.946   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1405_inv
    SLICE_X2Y125.CLK     Tceck                 0.253   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    -------------------------------------------------  ---------------------------
    Total                                     16.327ns (2.024ns logic, 14.303ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6 (SLICE_X6Y125.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.AQ      Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X6Y125.CE      net (fanout=21)       0.157   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X6Y125.CLK     Tckce       (-Th)     0.092   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.108ns logic, 0.157ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X2Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.032 - 0.038)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y123.BQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y120.CE      net (fanout=25)       0.251   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y120.CLK     Tckce       (-Th)     0.108   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.090ns logic, 0.251ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X2Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.032 - 0.038)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y123.BQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y120.CE      net (fanout=25)       0.251   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y120.CLK     Tckce       (-Th)     0.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.094ns logic, 0.251ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X2Y117.CLK
  Clock network: clkDrp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 220925 paths analyzed, 7644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.682ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAMB16_X0Y36.WEB0), 214 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.CQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.B1      net (fanout=2)        1.948   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
    SLICE_X26Y62.COUT    Topcyb                0.483   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB0    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (2.184ns logic, 7.379ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.CQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.B1      net (fanout=2)        1.948   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
    SLICE_X26Y62.COUT    Topcyb                0.390   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB0    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (2.091ns logic, 7.379ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.358ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.AQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.C2      net (fanout=2)        1.875   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<18>
    SLICE_X26Y62.COUT    Topcyc                0.351   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB0    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (2.052ns logic, 7.306ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAMB16_X0Y36.WEB1), 214 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.CQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.B1      net (fanout=2)        1.948   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
    SLICE_X26Y62.COUT    Topcyb                0.483   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB1    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (2.184ns logic, 7.379ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.CQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.B1      net (fanout=2)        1.948   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
    SLICE_X26Y62.COUT    Topcyb                0.390   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB1    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (2.091ns logic, 7.379ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.358ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.629 - 0.649)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.AQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<19>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF
    SLICE_X26Y62.C2      net (fanout=2)        1.875   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<18>
    SLICE_X26Y62.COUT    Topcyc                0.351   IO_Byte_Address<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y63.COUT    Tbyp                  0.093   IO_Byte_Address<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y64.CIN     net (fanout=1)        0.135   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y64.COUT    Tbyp                  0.093   IO_Byte_Address<22>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y65.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y65.COUT    Tbyp                  0.093   IO_Byte_Address<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y66.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y66.COUT    Tbyp                  0.093   IO_Byte_Address<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y67.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y67.BMUX    Tcinb                 0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY
    SLICE_X27Y58.B4      net (fanout=9)        1.570   mcs_0/U0/dlmb_M_ABus<0>
    SLICE_X27Y58.B       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<15>
                                                       mcs_0/U0/dlmb_cntlr/lmb_we<0><0>1
    RAMB16_X0Y36.WEB1    net (fanout=32)       3.714   mcs_0/U0/dlmb_port_BRAM_WEN<0>
    RAMB16_X0Y36.CLKB    Trcck_WEB             0.330   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[3].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (2.052ns logic, 7.306ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (SLICE_X23Y63.BX), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.735 - 0.770)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.BQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX
    SLICE_X18Y60.B3      net (fanout=14)       3.192   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX
    SLICE_X18Y60.COUT    Topcyb                0.483   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3
    SLICE_X19Y64.A5      net (fanout=41)       0.951   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/O
    SLICE_X19Y64.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1
    SLICE_X21Y63.B3      net (fanout=8)        1.897   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC
    SLICE_X21Y63.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11
    SLICE_X21Y63.C1      net (fanout=1)        0.780   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR
    SLICE_X21Y63.C       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X23Y63.BX      net (fanout=1)        0.910   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X23Y63.CLK     Tdick                 0.114   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (1.804ns logic, 7.730ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.735 - 0.760)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.BQ      Tcko                  0.476   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X22Y72.A2      net (fanout=24)       1.320   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<3>
    SLICE_X22Y72.AMUX    Tilo                  0.326   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg<14>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y65.A2      net (fanout=5)        1.750   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<15>
    SLICE_X27Y65.AMUX    Tilo                  0.337   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1_SW0
    SLICE_X19Y64.A3      net (fanout=1)        0.836   mcs_0/N64
    SLICE_X19Y64.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1
    SLICE_X21Y63.B3      net (fanout=8)        1.897   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC
    SLICE_X21Y63.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11
    SLICE_X21Y63.C1      net (fanout=1)        0.780   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR
    SLICE_X21Y63.C       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X23Y63.BX      net (fanout=1)        0.910   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X23Y63.CLK     Tdick                 0.114   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.523ns (2.030ns logic, 7.493ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.735 - 0.765)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.AQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm
    SLICE_X18Y60.B2      net (fanout=20)       2.864   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm
    SLICE_X18Y60.COUT    Topcyb                0.483   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3
    SLICE_X19Y64.A5      net (fanout=41)       0.951   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/O
    SLICE_X19Y64.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1
    SLICE_X21Y63.B3      net (fanout=8)        1.897   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC
    SLICE_X21Y63.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11
    SLICE_X21Y63.C1      net (fanout=1)        0.780   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR
    SLICE_X21Y63.C       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X23Y63.BX      net (fanout=1)        0.910   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X23Y63.CLK     Tdick                 0.114   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (1.804ns logic, 7.402ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X2Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.AQ       Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X2Y81.CE       net (fanout=1)        0.115   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X2Y81.CLK      Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.142ns logic, 0.115ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3CMDCA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IO_Address_6 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IO_Address_6 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y77.AQ       Tcko                  0.198   IO_Byte_Address<7>
                                                       mcs_0/U0/iomodule_0/IO_Address_6
    MCB_X0Y1.P3CMDCA5    net (fanout=2)        0.166   IO_Byte_Address<6>
    MCB_X0Y1.P3CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.227ns logic, 0.166ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I (SLICE_X21Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.DQ      Tcko                  0.200   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset
    SLICE_X21Y75.SR      net (fanout=106)      0.325   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset
    SLICE_X21Y75.CLK     Tcksr       (-Th)     0.131   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.069ns logic, 0.325ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.841ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.629 - 0.640)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.AQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<3>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1
    OLOGIC_X4Y118.D2     net (fanout=1)        6.304   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<1>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.020   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.714ns (0.410ns logic, 6.304ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.698ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.629 - 0.640)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_3 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.BQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<3>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_3
    OLOGIC_X4Y118.D4     net (fanout=1)        6.310   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<3>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.042   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (0.388ns logic, 6.310ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_master (OLOGIC_X4Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.684ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.629 - 0.640)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.BMUX   Tshcko                0.518   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<3>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4
    OLOGIC_X4Y119.D1     net (fanout=1)        6.169   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<4>
    OLOGIC_X4Y119.CLKDIV Tosdck_D             -0.003   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (0.515ns logic, 6.169ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1 (SLICE_X30Y124.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_7 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.990 - 0.940)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_7 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y125.DQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_7
    SLICE_X30Y124.AX     net (fanout=1)        0.218   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<7>
    SLICE_X30Y124.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.239ns logic, 0.218ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (SLICE_X30Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.975 - 0.931)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y121.AQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8
    SLICE_X30Y120.AX     net (fanout=1)        0.255   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<8>
    SLICE_X30Y120.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.239ns logic, 0.255ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2 (SLICE_X37Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.972 - 0.928)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_2 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.DMUX   Tshcko                0.244   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<8>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_2
    SLICE_X37Y108.BX     net (fanout=1)        0.199   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<2>
    SLICE_X37Y108.CLK    Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.303ns logic, 0.199ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2/CK
  Location pin: SLICE_X26Y124.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1/CK
  Location pin: SLICE_X26Y124.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13956 paths analyzed, 942 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.383ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5CMDEN), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      14.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.721 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y116.C2      net (fanout=4)        7.462   c3_p5_rd_empty
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.708   c3_p5_cmd_en
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     14.238ns (3.068ns logic, 11.170ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_out (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.190ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_out to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y104.AQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_out
                                                       withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.B4      net (fanout=5)        1.348   withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.708   c3_p5_cmd_en
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (1.554ns logic, 5.636ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      6.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.629 - 0.632)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y111.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.B3      net (fanout=7)        1.108   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.708   c3_p5_cmd_en
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.554ns logic, 5.396ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_21 (SLICE_X1Y119.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_21 (FF)
  Requirement:          15.384ns
  Data Path Delay:      12.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.708 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withHdmiTx.Inst_dram_reader/cmdAddr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y116.C2      net (fanout=4)        7.462   c3_p5_rd_empty
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.408   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_21
    -------------------------------------------------  ---------------------------
    Total                                     12.228ns (3.274ns logic, 8.954ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_out (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_21 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.180ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.616 - 0.620)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_out to withHdmiTx.Inst_dram_reader/cmdAddr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y104.AQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_out
                                                       withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.B4      net (fanout=5)        1.348   withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.408   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (1.760ns logic, 3.420ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_21 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.616 - 0.632)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/cmdAddr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y111.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.B3      net (fanout=7)        1.108   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.408   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.760ns logic, 3.180ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_20 (SLICE_X1Y119.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_20 (FF)
  Requirement:          15.384ns
  Data Path Delay:      12.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.708 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withHdmiTx.Inst_dram_reader/cmdAddr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y116.C2      net (fanout=4)        7.462   c3_p5_rd_empty
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_20
    -------------------------------------------------  ---------------------------
    Total                                     12.210ns (3.256ns logic, 8.954ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_out (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_20 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.616 - 0.620)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_out to withHdmiTx.Inst_dram_reader/cmdAddr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y104.AQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_out
                                                       withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.B4      net (fanout=5)        1.348   withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (1.742ns logic, 3.420ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/cmdAddr_20 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.616 - 0.632)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/cmdAddr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y111.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.B3      net (fanout=7)        1.108   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X6Y113.BMUX    Tilo                  0.326   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/newRow1
    SLICE_X7Y116.C6      net (fanout=4)        0.580   withHdmiTx.Inst_dram_reader/newRow
    SLICE_X7Y116.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11
    SLICE_X7Y116.D5      net (fanout=2)        0.243   c3_p5_cmd_en
    SLICE_X7Y116.DMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/cmdAddr<10>
                                                       withHdmiTx.Inst_dram_reader/_n0049_inv1
    SLICE_X1Y119.CE      net (fanout=5)        1.249   withHdmiTx.Inst_dram_reader/_n0049_inv
    SLICE_X1Y119.CLK     Tceck                 0.390   withHdmiTx.Inst_dram_reader/cmdAddr<22>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.742ns logic, 3.180ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/redEncoder/q_m_reg_8 (SLICE_X30Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/redEncoder/q_m_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0 to withHdmiTx.Inst_hdmiOutIF/redEncoder/q_m_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.BQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d<0>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0
    SLICE_X30Y100.A5     net (fanout=2)        0.078   withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d<0>
    SLICE_X30Y100.CLK    Tah         (-Th)    -0.131   withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_m<8>1
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_m_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.329ns logic, 0.078ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (SLICE_X7Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y109.AQ      Tcko                  0.198   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X7Y109.A6      net (fanout=8)        0.039   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X7Y109.CLK     Tah         (-Th)    -0.215   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1_glue_set
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.413ns logic, 0.039ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8 (SLICE_X27Y120.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y120.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3
    SLICE_X27Y120.A4     net (fanout=5)        0.116   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
    SLICE_X27Y120.CLK    Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<8>1
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.353ns logic, 0.116ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmiActiveTxIn_BRB2/CLK
  Logical resource: Mshreg_hdmiActiveTxIn_BRB0/CLK
  Location pin: SLICE_X48Y110.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      6.412ns|     10.658ns|            0|           27|           52|    185086176|
| TS_clkRst_CLK_100s            |     10.000ns|     10.658ns|      9.349ns|           27|            0|    184831730|        14062|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      6.841ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     14.383ns|          N/A|            0|            0|        13956|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     18.073ns|          N/A|            0|            0|        19459|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.682ns|          N/A|            0|            0|       220925|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   18.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 27  Score: 6005  (Setup/Max: 6005, Hold: 0)

Constraints cover 185086232 paths, 0 nets, and 78500 connections

Design statistics:
   Minimum period:  18.073ns{1}   (Maximum frequency:  55.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 13:21:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 762 MB



