divisor.vhd,vhdl,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/divisor/sim/divisor.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
