5 18 1fd81 4 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param10.4.vcd) 2 -o (param10.4.cdd) 2 -v (param10.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param10.4.v 1 14 1 
3 0 foo "main.a" 0 param10.4.v 17 36 1 
2 1 24 24 24 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_begin
2 2 30 30 30 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 21 60011 1 0 1 0 2 17 3 3 0 0 0 0
1 c 2 22 1070011 1 0 31 0 32 17 0 ffffffff 0 2 0 0
1 bar 3 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 foo.foo_begin "main.a.foo_begin" 0 param10.4.v 24 28 1 
2 3 27 27 27 50008 1 0 21004 0 0 1 16 0 0
2 4 27 27 27 10001 0 1 1410 0 0 5 1 a
2 5 27 27 27 10008 1 37 16 3 4
1 a 4 26 1070011 1 0 4 0 5 17 0 1f 0 0 0 0
1 bar 5 0 c0000 1 0 31 0 32 17 5 0 0 0 0 0
4 5 11 0 0 5
3 1 foo.u$0 "main.a.u$0" 0 param10.4.v 30 34 1 
2 6 31 31 31 c000c 1 0 1004 0 0 32 48 0 0
2 7 31 31 31 80008 0 1 1410 0 0 32 1 c
2 8 31 31 31 8000c 1 37 16 6 7
2 9 32 32 32 20002 1 0 1008 0 0 32 48 5 0
2 10 32 32 32 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 33 33 33 c000e 1 32 1008 0 0 32 1 bar
2 12 33 33 33 80008 0 1 1410 0 0 32 1 c
2 13 33 33 33 8000e 1 37 1a 11 12
4 8 11 10 10 8
4 10 0 13 0 8
4 13 0 0 0 8
3 1 main.u$0 "main.u$0" 0 param10.4.v 5 12 1 
