#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Mar 28 15:27:22 2022
# Process ID: 30948
# Current directory: /home/muheet/stableEnv/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/stableEnv/nova_project/vivado.log
# Journal file: /home/muheet/stableEnv/nova_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7634.320 ; gain = 85.254 ; free physical = 1148 ; free virtual = 28028
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd}
Reading block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>...
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name SMU_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name ethernet_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_S not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name DDR_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name S00_AXI_0 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name xbar1 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name xbar0 not found for clock port /s_axi_aclk_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <xlx_design_subsystem> from block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>
report_compile_order -used_in simulation
INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Source compile order for 'simulation' with fileset 'sim_1' in source management mode 'All' and simulation language 'Mixed':
Index  File Name                                        Used_In      File_Type  Library                         Ngc Wrapper  Full Path Name
-----  -----------------------------------------------  -----------  ---------  ------------------------------  -----------  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1      generic_baseblocks_v2_1_vl_rfs.v                 Synth & Sim  Verilog    generic_baseblocks_v2_1_0       No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
2      fifo_generator_vlog_beh.v                        Sim          Verilog    fifo_generator_v13_2_5          No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/simulation/fifo_generator_vlog_beh.v
3      fifo_generator_v13_2_rfs.vhd                     Sim          VHDL       fifo_generator_v13_2_5          No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd
4      fifo_generator_v13_2_rfs.v                       Sim          Verilog    fifo_generator_v13_2_5          No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v
5      axi_data_fifo_v2_1_vl_rfs.v                      Synth & Sim  Verilog    axi_data_fifo_v2_1_23           No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v
6      axi_infrastructure_v1_1_0.vh                     Synth & Sim  VHeader    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
7      axi_infrastructure_v1_1_vl_rfs.v                 Synth & Sim  Verilog    axi_infrastructure_v1_1_0       No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
8      axi_register_slice_v2_1_vl_rfs.v                 Synth & Sim  Verilog    axi_register_slice_v2_1_24      No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v
9      axi_protocol_converter_v2_1_vl_rfs.v             Synth & Sim  Verilog    axi_protocol_converter_v2_1_24  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v
10     axi_clock_converter_v2_1_vl_rfs.v                Synth & Sim  Verilog    axi_clock_converter_v2_1_23     No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/7ee4/hdl/axi_clock_converter_v2_1_vl_rfs.v
11     blk_mem_gen_v8_4.v                               Sim          Verilog    blk_mem_gen_v8_4_4              No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/2985/simulation/blk_mem_gen_v8_4.v
12     axi_dwidth_converter_v2_1_vl_rfs.v               Sim          Verilog    axi_dwidth_converter_v2_1_24    No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vl_rfs.v
13     xlx_design_subsystem_axi_dwidth_converter_0_0.v  Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_dwidth_converter_0_0/sim/xlx_design_subsystem_axi_dwidth_converter_0_0.v
14     xlx_design_subsystem_axi_protocol_convert_0_0.v  Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_protocol_convert_0_0/sim/xlx_design_subsystem_axi_protocol_convert_0_0.v
15     axi_crossbar_v2_1_vl_rfs.v                       Synth & Sim  Verilog    axi_crossbar_v2_1_25            No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v
16     xlx_design_subsystem_axi_crossbar_0_0.v          Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_0_0/sim/xlx_design_subsystem_axi_crossbar_0_0.v
17     axi_bram_ctrl_v4_1_rfs.vhd                       Synth & Sim  VHDL       axi_bram_ctrl_v4_1_5            No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/33c1/hdl/axi_bram_ctrl_v4_1_rfs.vhd
18     xlx_design_subsystem_axi_bram_ctrl_0_0.vhd       Sim          VHDL       xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd
19     xlx_design_subsystem_blk_mem_gen_0_0.v           Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_blk_mem_gen_0_0/sim/xlx_design_subsystem_blk_mem_gen_0_0.v
20     xlx_design_subsystem_axi_crossbar_1_0.v          Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_1_0/sim/xlx_design_subsystem_axi_crossbar_1_0.v
21     axi_lite_ipif_v3_0_vh_rfs.vhd                    Synth & Sim  VHDL       axi_lite_ipif_v3_0_4            No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
22     lib_pkg_v1_0_rfs.vhd                             Synth & Sim  VHDL       lib_pkg_v1_0_2                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd
23     lib_srl_fifo_v1_0_rfs.vhd                        Synth & Sim  VHDL       lib_srl_fifo_v1_0_2             No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd
24     lib_cdc_v1_0_rfs.vhd                             Synth & Sim  VHDL       lib_cdc_v1_0_2                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
25     axi_uartlite_v2_0_vh_rfs.vhd                     Synth & Sim  VHDL       axi_uartlite_v2_0_28            No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/8c9b/hdl/axi_uartlite_v2_0_vh_rfs.vhd
26     xlx_design_subsystem_axi_uartlite_0_0.vhd        Sim          VHDL       xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd
27     xlx_design_subsystem.v                           Sim          Verilog    xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v
28     xlx_subsystem.sv                                 Synth & Sim  SVerilog   xil_defaultlib                  No           /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv


Missing instances for 'simulation' with fileset 'sim_1':
Index  Instance Path  File Path  Line
-----  -------------  ---------  ----
< empty >


exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 16:04:59 2022...
