
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000144c0  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e4c  080145f8  080145f8  000245f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08015444  08015444  00025444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801551c  0801551c  00030124  2**0
                  CONTENTS
  5 .ARM          00000008  0801551c  0801551c  0002551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08015524  08015524  00030124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08015524  08015524  00025524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801552c  0801552c  0002552c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000124  20000000  08015530  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001f54  20000124  08015654  00030124  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002078  08015654  00032078  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00030124  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0003014e  2**0
                  CONTENTS, READONLY
 14 .debug_info   0006348d  00000000  00000000  00030191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000d995  00000000  00000000  0009361e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000217f1  00000000  00000000  000a0fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003350  00000000  00000000  000c27a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000030aa  00000000  00000000  000c5af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002bac7  00000000  00000000  000c8ba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0005d347  00000000  00000000  000f4669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000db097  00000000  00000000  001519b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00009180  00000000  00000000  0022ca48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000053  00000000  00000000  00235bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000124 	.word	0x20000124
 8000154:	00000000 	.word	0x00000000
 8000158:	080145e0 	.word	0x080145e0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000128 	.word	0x20000128
 8000174:	080145e0 	.word	0x080145e0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__aeabi_dmul>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050e:	bf1d      	ittte	ne
 8000510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000514:	ea94 0f0c 	teqne	r4, ip
 8000518:	ea95 0f0c 	teqne	r5, ip
 800051c:	f000 f8de 	bleq	80006dc <__aeabi_dmul+0x1dc>
 8000520:	442c      	add	r4, r5
 8000522:	ea81 0603 	eor.w	r6, r1, r3
 8000526:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000532:	bf18      	it	ne
 8000534:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000538:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800053c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000540:	d038      	beq.n	80005b4 <__aeabi_dmul+0xb4>
 8000542:	fba0 ce02 	umull	ip, lr, r0, r2
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000552:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000556:	f04f 0600 	mov.w	r6, #0
 800055a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055e:	f09c 0f00 	teq	ip, #0
 8000562:	bf18      	it	ne
 8000564:	f04e 0e01 	orrne.w	lr, lr, #1
 8000568:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800056c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000570:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000574:	d204      	bcs.n	8000580 <__aeabi_dmul+0x80>
 8000576:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057a:	416d      	adcs	r5, r5
 800057c:	eb46 0606 	adc.w	r6, r6, r6
 8000580:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000584:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000588:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800058c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000590:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000594:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000598:	bf88      	it	hi
 800059a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059e:	d81e      	bhi.n	80005de <__aeabi_dmul+0xde>
 80005a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005aa:	f150 0000 	adcs.w	r0, r0, #0
 80005ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b8:	ea46 0101 	orr.w	r1, r6, r1
 80005bc:	ea40 0002 	orr.w	r0, r0, r2
 80005c0:	ea81 0103 	eor.w	r1, r1, r3
 80005c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c8:	bfc2      	ittt	gt
 80005ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d2:	bd70      	popgt	{r4, r5, r6, pc}
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f04f 0e00 	mov.w	lr, #0
 80005dc:	3c01      	subs	r4, #1
 80005de:	f300 80ab 	bgt.w	8000738 <__aeabi_dmul+0x238>
 80005e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e6:	bfde      	ittt	le
 80005e8:	2000      	movle	r0, #0
 80005ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd70      	pople	{r4, r5, r6, pc}
 80005f0:	f1c4 0400 	rsb	r4, r4, #0
 80005f4:	3c20      	subs	r4, #32
 80005f6:	da35      	bge.n	8000664 <__aeabi_dmul+0x164>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc1b      	bgt.n	8000634 <__aeabi_dmul+0x134>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f305 	lsl.w	r3, r0, r5
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f205 	lsl.w	r2, r1, r5
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	fa21 f604 	lsr.w	r6, r1, r4
 8000624:	eb42 0106 	adc.w	r1, r2, r6
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 040c 	rsb	r4, r4, #12
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f304 	lsl.w	r3, r0, r4
 8000640:	fa20 f005 	lsr.w	r0, r0, r5
 8000644:	fa01 f204 	lsl.w	r2, r1, r4
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000654:	f141 0100 	adc.w	r1, r1, #0
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f205 	lsl.w	r2, r0, r5
 800066c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000670:	fa20 f304 	lsr.w	r3, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea43 0302 	orr.w	r3, r3, r2
 800067c:	fa21 f004 	lsr.w	r0, r1, r4
 8000680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000684:	fa21 f204 	lsr.w	r2, r1, r4
 8000688:	ea20 0002 	bic.w	r0, r0, r2
 800068c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f094 0f00 	teq	r4, #0
 80006a0:	d10f      	bne.n	80006c2 <__aeabi_dmul+0x1c2>
 80006a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a6:	0040      	lsls	r0, r0, #1
 80006a8:	eb41 0101 	adc.w	r1, r1, r1
 80006ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b0:	bf08      	it	eq
 80006b2:	3c01      	subeq	r4, #1
 80006b4:	d0f7      	beq.n	80006a6 <__aeabi_dmul+0x1a6>
 80006b6:	ea41 0106 	orr.w	r1, r1, r6
 80006ba:	f095 0f00 	teq	r5, #0
 80006be:	bf18      	it	ne
 80006c0:	4770      	bxne	lr
 80006c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	eb43 0303 	adc.w	r3, r3, r3
 80006cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d0:	bf08      	it	eq
 80006d2:	3d01      	subeq	r5, #1
 80006d4:	d0f7      	beq.n	80006c6 <__aeabi_dmul+0x1c6>
 80006d6:	ea43 0306 	orr.w	r3, r3, r6
 80006da:	4770      	bx	lr
 80006dc:	ea94 0f0c 	teq	r4, ip
 80006e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e4:	bf18      	it	ne
 80006e6:	ea95 0f0c 	teqne	r5, ip
 80006ea:	d00c      	beq.n	8000706 <__aeabi_dmul+0x206>
 80006ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f0:	bf18      	it	ne
 80006f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f6:	d1d1      	bne.n	800069c <__aeabi_dmul+0x19c>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070a:	bf06      	itte	eq
 800070c:	4610      	moveq	r0, r2
 800070e:	4619      	moveq	r1, r3
 8000710:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000714:	d019      	beq.n	800074a <__aeabi_dmul+0x24a>
 8000716:	ea94 0f0c 	teq	r4, ip
 800071a:	d102      	bne.n	8000722 <__aeabi_dmul+0x222>
 800071c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000720:	d113      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000722:	ea95 0f0c 	teq	r5, ip
 8000726:	d105      	bne.n	8000734 <__aeabi_dmul+0x234>
 8000728:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800072c:	bf1c      	itt	ne
 800072e:	4610      	movne	r0, r2
 8000730:	4619      	movne	r1, r3
 8000732:	d10a      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	bd70      	pop	{r4, r5, r6, pc}
 800074a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000752:	bd70      	pop	{r4, r5, r6, pc}

08000754 <__aeabi_ddiv>:
 8000754:	b570      	push	{r4, r5, r6, lr}
 8000756:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000762:	bf1d      	ittte	ne
 8000764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000768:	ea94 0f0c 	teqne	r4, ip
 800076c:	ea95 0f0c 	teqne	r5, ip
 8000770:	f000 f8a7 	bleq	80008c2 <__aeabi_ddiv+0x16e>
 8000774:	eba4 0405 	sub.w	r4, r4, r5
 8000778:	ea81 0e03 	eor.w	lr, r1, r3
 800077c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000780:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000784:	f000 8088 	beq.w	8000898 <__aeabi_ddiv+0x144>
 8000788:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800078c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000790:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000794:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000798:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800079c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ac:	429d      	cmp	r5, r3
 80007ae:	bf08      	it	eq
 80007b0:	4296      	cmpeq	r6, r2
 80007b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007ba:	d202      	bcs.n	80007c2 <__aeabi_ddiv+0x6e>
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	1ab6      	subs	r6, r6, r2
 80007c4:	eb65 0503 	sbc.w	r5, r5, r3
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000830:	ea55 0e06 	orrs.w	lr, r5, r6
 8000834:	d018      	beq.n	8000868 <__aeabi_ddiv+0x114>
 8000836:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000842:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000846:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000852:	d1c0      	bne.n	80007d6 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	d10b      	bne.n	8000872 <__aeabi_ddiv+0x11e>
 800085a:	ea41 0100 	orr.w	r1, r1, r0
 800085e:	f04f 0000 	mov.w	r0, #0
 8000862:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000866:	e7b6      	b.n	80007d6 <__aeabi_ddiv+0x82>
 8000868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800086c:	bf04      	itt	eq
 800086e:	4301      	orreq	r1, r0
 8000870:	2000      	moveq	r0, #0
 8000872:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000876:	bf88      	it	hi
 8000878:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800087c:	f63f aeaf 	bhi.w	80005de <__aeabi_dmul+0xde>
 8000880:	ebb5 0c03 	subs.w	ip, r5, r3
 8000884:	bf04      	itt	eq
 8000886:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088e:	f150 0000 	adcs.w	r0, r0, #0
 8000892:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800089c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a4:	bfc2      	ittt	gt
 80008a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ae:	bd70      	popgt	{r4, r5, r6, pc}
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f04f 0e00 	mov.w	lr, #0
 80008b8:	3c01      	subs	r4, #1
 80008ba:	e690      	b.n	80005de <__aeabi_dmul+0xde>
 80008bc:	ea45 0e06 	orr.w	lr, r5, r6
 80008c0:	e68d      	b.n	80005de <__aeabi_dmul+0xde>
 80008c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	bf08      	it	eq
 80008cc:	ea95 0f0c 	teqeq	r5, ip
 80008d0:	f43f af3b 	beq.w	800074a <__aeabi_dmul+0x24a>
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	d10a      	bne.n	80008f0 <__aeabi_ddiv+0x19c>
 80008da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008de:	f47f af34 	bne.w	800074a <__aeabi_dmul+0x24a>
 80008e2:	ea95 0f0c 	teq	r5, ip
 80008e6:	f47f af25 	bne.w	8000734 <__aeabi_dmul+0x234>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e72c      	b.n	800074a <__aeabi_dmul+0x24a>
 80008f0:	ea95 0f0c 	teq	r5, ip
 80008f4:	d106      	bne.n	8000904 <__aeabi_ddiv+0x1b0>
 80008f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fa:	f43f aefd 	beq.w	80006f8 <__aeabi_dmul+0x1f8>
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	e722      	b.n	800074a <__aeabi_dmul+0x24a>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	f47f aec5 	bne.w	800069c <__aeabi_dmul+0x19c>
 8000912:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000916:	f47f af0d 	bne.w	8000734 <__aeabi_dmul+0x234>
 800091a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091e:	f47f aeeb 	bne.w	80006f8 <__aeabi_dmul+0x1f8>
 8000922:	e712      	b.n	800074a <__aeabi_dmul+0x24a>

08000924 <__gedf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__ledf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpdf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094e:	d01b      	beq.n	8000988 <__cmpdf2+0x54>
 8000950:	b001      	add	sp, #4
 8000952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000956:	bf0c      	ite	eq
 8000958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800095c:	ea91 0f03 	teqne	r1, r3
 8000960:	bf02      	ittt	eq
 8000962:	ea90 0f02 	teqeq	r0, r2
 8000966:	2000      	moveq	r0, #0
 8000968:	4770      	bxeq	lr
 800096a:	f110 0f00 	cmn.w	r0, #0
 800096e:	ea91 0f03 	teq	r1, r3
 8000972:	bf58      	it	pl
 8000974:	4299      	cmppl	r1, r3
 8000976:	bf08      	it	eq
 8000978:	4290      	cmpeq	r0, r2
 800097a:	bf2c      	ite	cs
 800097c:	17d8      	asrcs	r0, r3, #31
 800097e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000982:	f040 0001 	orr.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d102      	bne.n	8000998 <__cmpdf2+0x64>
 8000992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000996:	d107      	bne.n	80009a8 <__cmpdf2+0x74>
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	d1d6      	bne.n	8000950 <__cmpdf2+0x1c>
 80009a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a6:	d0d3      	beq.n	8000950 <__cmpdf2+0x1c>
 80009a8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdrcmple>:
 80009b0:	4684      	mov	ip, r0
 80009b2:	4610      	mov	r0, r2
 80009b4:	4662      	mov	r2, ip
 80009b6:	468c      	mov	ip, r1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4663      	mov	r3, ip
 80009bc:	e000      	b.n	80009c0 <__aeabi_cdcmpeq>
 80009be:	bf00      	nop

080009c0 <__aeabi_cdcmpeq>:
 80009c0:	b501      	push	{r0, lr}
 80009c2:	f7ff ffb7 	bl	8000934 <__cmpdf2>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	bf48      	it	mi
 80009ca:	f110 0f00 	cmnmi.w	r0, #0
 80009ce:	bd01      	pop	{r0, pc}

080009d0 <__aeabi_dcmpeq>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff fff4 	bl	80009c0 <__aeabi_cdcmpeq>
 80009d8:	bf0c      	ite	eq
 80009da:	2001      	moveq	r0, #1
 80009dc:	2000      	movne	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmplt>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffea 	bl	80009c0 <__aeabi_cdcmpeq>
 80009ec:	bf34      	ite	cc
 80009ee:	2001      	movcc	r0, #1
 80009f0:	2000      	movcs	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmple>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffe0 	bl	80009c0 <__aeabi_cdcmpeq>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpge>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffce 	bl	80009b0 <__aeabi_cdrcmple>
 8000a14:	bf94      	ite	ls
 8000a16:	2001      	movls	r0, #1
 8000a18:	2000      	movhi	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpgt>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffc4 	bl	80009b0 <__aeabi_cdrcmple>
 8000a28:	bf34      	ite	cc
 8000a2a:	2001      	movcc	r0, #1
 8000a2c:	2000      	movcs	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_d2iz>:
 8000a34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d215      	bcs.n	8000a6a <__aeabi_d2iz+0x36>
 8000a3e:	d511      	bpl.n	8000a64 <__aeabi_d2iz+0x30>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d912      	bls.n	8000a70 <__aeabi_d2iz+0x3c>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	bf18      	it	ne
 8000a60:	4240      	negne	r0, r0
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d105      	bne.n	8000a7c <__aeabi_d2iz+0x48>
 8000a70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a74:	bf08      	it	eq
 8000a76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_frsub>:
 8000b24:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b28:	e002      	b.n	8000b30 <__addsf3>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_fsub>:
 8000b2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b30 <__addsf3>:
 8000b30:	0042      	lsls	r2, r0, #1
 8000b32:	bf1f      	itttt	ne
 8000b34:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b38:	ea92 0f03 	teqne	r2, r3
 8000b3c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b40:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b44:	d06a      	beq.n	8000c1c <__addsf3+0xec>
 8000b46:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4e:	bfc1      	itttt	gt
 8000b50:	18d2      	addgt	r2, r2, r3
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	4048      	eorgt	r0, r1
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	bfb8      	it	lt
 8000b5a:	425b      	neglt	r3, r3
 8000b5c:	2b19      	cmp	r3, #25
 8000b5e:	bf88      	it	hi
 8000b60:	4770      	bxhi	lr
 8000b62:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4240      	negne	r0, r0
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7e:	bf18      	it	ne
 8000b80:	4249      	negne	r1, r1
 8000b82:	ea92 0f03 	teq	r2, r3
 8000b86:	d03f      	beq.n	8000c08 <__addsf3+0xd8>
 8000b88:	f1a2 0201 	sub.w	r2, r2, #1
 8000b8c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b90:	eb10 000c 	adds.w	r0, r0, ip
 8000b94:	f1c3 0320 	rsb	r3, r3, #32
 8000b98:	fa01 f103 	lsl.w	r1, r1, r3
 8000b9c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba0:	d502      	bpl.n	8000ba8 <__addsf3+0x78>
 8000ba2:	4249      	negs	r1, r1
 8000ba4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bac:	d313      	bcc.n	8000bd6 <__addsf3+0xa6>
 8000bae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb2:	d306      	bcc.n	8000bc2 <__addsf3+0x92>
 8000bb4:	0840      	lsrs	r0, r0, #1
 8000bb6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bba:	f102 0201 	add.w	r2, r2, #1
 8000bbe:	2afe      	cmp	r2, #254	; 0xfe
 8000bc0:	d251      	bcs.n	8000c66 <__addsf3+0x136>
 8000bc2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bca:	bf08      	it	eq
 8000bcc:	f020 0001 	biceq.w	r0, r0, #1
 8000bd0:	ea40 0003 	orr.w	r0, r0, r3
 8000bd4:	4770      	bx	lr
 8000bd6:	0049      	lsls	r1, r1, #1
 8000bd8:	eb40 0000 	adc.w	r0, r0, r0
 8000bdc:	3a01      	subs	r2, #1
 8000bde:	bf28      	it	cs
 8000be0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be4:	d2ed      	bcs.n	8000bc2 <__addsf3+0x92>
 8000be6:	fab0 fc80 	clz	ip, r0
 8000bea:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bee:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf6:	bfaa      	itet	ge
 8000bf8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bfc:	4252      	neglt	r2, r2
 8000bfe:	4318      	orrge	r0, r3
 8000c00:	bfbc      	itt	lt
 8000c02:	40d0      	lsrlt	r0, r2
 8000c04:	4318      	orrlt	r0, r3
 8000c06:	4770      	bx	lr
 8000c08:	f092 0f00 	teq	r2, #0
 8000c0c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c10:	bf06      	itte	eq
 8000c12:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c16:	3201      	addeq	r2, #1
 8000c18:	3b01      	subne	r3, #1
 8000c1a:	e7b5      	b.n	8000b88 <__addsf3+0x58>
 8000c1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c24:	bf18      	it	ne
 8000c26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2a:	d021      	beq.n	8000c70 <__addsf3+0x140>
 8000c2c:	ea92 0f03 	teq	r2, r3
 8000c30:	d004      	beq.n	8000c3c <__addsf3+0x10c>
 8000c32:	f092 0f00 	teq	r2, #0
 8000c36:	bf08      	it	eq
 8000c38:	4608      	moveq	r0, r1
 8000c3a:	4770      	bx	lr
 8000c3c:	ea90 0f01 	teq	r0, r1
 8000c40:	bf1c      	itt	ne
 8000c42:	2000      	movne	r0, #0
 8000c44:	4770      	bxne	lr
 8000c46:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4a:	d104      	bne.n	8000c56 <__addsf3+0x126>
 8000c4c:	0040      	lsls	r0, r0, #1
 8000c4e:	bf28      	it	cs
 8000c50:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c54:	4770      	bx	lr
 8000c56:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5a:	bf3c      	itt	cc
 8000c5c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c60:	4770      	bxcc	lr
 8000c62:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c66:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6e:	4770      	bx	lr
 8000c70:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c74:	bf16      	itet	ne
 8000c76:	4608      	movne	r0, r1
 8000c78:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c7c:	4601      	movne	r1, r0
 8000c7e:	0242      	lsls	r2, r0, #9
 8000c80:	bf06      	itte	eq
 8000c82:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c86:	ea90 0f01 	teqeq	r0, r1
 8000c8a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8e:	4770      	bx	lr

08000c90 <__aeabi_ui2f>:
 8000c90:	f04f 0300 	mov.w	r3, #0
 8000c94:	e004      	b.n	8000ca0 <__aeabi_i2f+0x8>
 8000c96:	bf00      	nop

08000c98 <__aeabi_i2f>:
 8000c98:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c9c:	bf48      	it	mi
 8000c9e:	4240      	negmi	r0, r0
 8000ca0:	ea5f 0c00 	movs.w	ip, r0
 8000ca4:	bf08      	it	eq
 8000ca6:	4770      	bxeq	lr
 8000ca8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cac:	4601      	mov	r1, r0
 8000cae:	f04f 0000 	mov.w	r0, #0
 8000cb2:	e01c      	b.n	8000cee <__aeabi_l2f+0x2a>

08000cb4 <__aeabi_ul2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e00a      	b.n	8000cd8 <__aeabi_l2f+0x14>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_l2f>:
 8000cc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc8:	bf08      	it	eq
 8000cca:	4770      	bxeq	lr
 8000ccc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd0:	d502      	bpl.n	8000cd8 <__aeabi_l2f+0x14>
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	ea5f 0c01 	movs.w	ip, r1
 8000cdc:	bf02      	ittt	eq
 8000cde:	4684      	moveq	ip, r0
 8000ce0:	4601      	moveq	r1, r0
 8000ce2:	2000      	moveq	r0, #0
 8000ce4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce8:	bf08      	it	eq
 8000cea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf2:	fabc f28c 	clz	r2, ip
 8000cf6:	3a08      	subs	r2, #8
 8000cf8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cfc:	db10      	blt.n	8000d20 <__aeabi_l2f+0x5c>
 8000cfe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d02:	4463      	add	r3, ip
 8000d04:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d08:	f1c2 0220 	rsb	r2, r2, #32
 8000d0c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d10:	fa20 f202 	lsr.w	r2, r0, r2
 8000d14:	eb43 0002 	adc.w	r0, r3, r2
 8000d18:	bf08      	it	eq
 8000d1a:	f020 0001 	biceq.w	r0, r0, #1
 8000d1e:	4770      	bx	lr
 8000d20:	f102 0220 	add.w	r2, r2, #32
 8000d24:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d28:	f1c2 0220 	rsb	r2, r2, #32
 8000d2c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d30:	fa21 f202 	lsr.w	r2, r1, r2
 8000d34:	eb43 0002 	adc.w	r0, r3, r2
 8000d38:	bf08      	it	eq
 8000d3a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3e:	4770      	bx	lr

08000d40 <__aeabi_f2iz>:
 8000d40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d44:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d48:	d30f      	bcc.n	8000d6a <__aeabi_f2iz+0x2a>
 8000d4a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d4e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d52:	d90d      	bls.n	8000d70 <__aeabi_f2iz+0x30>
 8000d54:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d5c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d60:	fa23 f002 	lsr.w	r0, r3, r2
 8000d64:	bf18      	it	ne
 8000d66:	4240      	negne	r0, r0
 8000d68:	4770      	bx	lr
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	4770      	bx	lr
 8000d70:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d74:	d101      	bne.n	8000d7a <__aeabi_f2iz+0x3a>
 8000d76:	0242      	lsls	r2, r0, #9
 8000d78:	d105      	bne.n	8000d86 <__aeabi_f2iz+0x46>
 8000d7a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000d7e:	bf08      	it	eq
 8000d80:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000d84:	4770      	bx	lr
 8000d86:	f04f 0000 	mov.w	r0, #0
 8000d8a:	4770      	bx	lr

08000d8c <__aeabi_uldivmod>:
 8000d8c:	b953      	cbnz	r3, 8000da4 <__aeabi_uldivmod+0x18>
 8000d8e:	b94a      	cbnz	r2, 8000da4 <__aeabi_uldivmod+0x18>
 8000d90:	2900      	cmp	r1, #0
 8000d92:	bf08      	it	eq
 8000d94:	2800      	cmpeq	r0, #0
 8000d96:	bf1c      	itt	ne
 8000d98:	f04f 31ff 	movne.w	r1, #4294967295
 8000d9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000da0:	f000 b970 	b.w	8001084 <__aeabi_idiv0>
 8000da4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000da8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dac:	f000 f806 	bl	8000dbc <__udivmoddi4>
 8000db0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db8:	b004      	add	sp, #16
 8000dba:	4770      	bx	lr

08000dbc <__udivmoddi4>:
 8000dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc0:	9e08      	ldr	r6, [sp, #32]
 8000dc2:	460d      	mov	r5, r1
 8000dc4:	4604      	mov	r4, r0
 8000dc6:	460f      	mov	r7, r1
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d14a      	bne.n	8000e62 <__udivmoddi4+0xa6>
 8000dcc:	428a      	cmp	r2, r1
 8000dce:	4694      	mov	ip, r2
 8000dd0:	d965      	bls.n	8000e9e <__udivmoddi4+0xe2>
 8000dd2:	fab2 f382 	clz	r3, r2
 8000dd6:	b143      	cbz	r3, 8000dea <__udivmoddi4+0x2e>
 8000dd8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ddc:	f1c3 0220 	rsb	r2, r3, #32
 8000de0:	409f      	lsls	r7, r3
 8000de2:	fa20 f202 	lsr.w	r2, r0, r2
 8000de6:	4317      	orrs	r7, r2
 8000de8:	409c      	lsls	r4, r3
 8000dea:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000dee:	fa1f f58c 	uxth.w	r5, ip
 8000df2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000df6:	0c22      	lsrs	r2, r4, #16
 8000df8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dfc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e00:	fb01 f005 	mul.w	r0, r1, r5
 8000e04:	4290      	cmp	r0, r2
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x62>
 8000e08:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e10:	f080 811b 	bcs.w	800104a <__udivmoddi4+0x28e>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f240 8118 	bls.w	800104a <__udivmoddi4+0x28e>
 8000e1a:	3902      	subs	r1, #2
 8000e1c:	4462      	add	r2, ip
 8000e1e:	1a12      	subs	r2, r2, r0
 8000e20:	b2a4      	uxth	r4, r4
 8000e22:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e26:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e2a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2e:	fb00 f505 	mul.w	r5, r0, r5
 8000e32:	42a5      	cmp	r5, r4
 8000e34:	d90a      	bls.n	8000e4c <__udivmoddi4+0x90>
 8000e36:	eb1c 0404 	adds.w	r4, ip, r4
 8000e3a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e3e:	f080 8106 	bcs.w	800104e <__udivmoddi4+0x292>
 8000e42:	42a5      	cmp	r5, r4
 8000e44:	f240 8103 	bls.w	800104e <__udivmoddi4+0x292>
 8000e48:	4464      	add	r4, ip
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e50:	1b64      	subs	r4, r4, r5
 8000e52:	2100      	movs	r1, #0
 8000e54:	b11e      	cbz	r6, 8000e5e <__udivmoddi4+0xa2>
 8000e56:	40dc      	lsrs	r4, r3
 8000e58:	2300      	movs	r3, #0
 8000e5a:	e9c6 4300 	strd	r4, r3, [r6]
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0xbc>
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	f000 80ec 	beq.w	8001044 <__udivmoddi4+0x288>
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e9c6 0500 	strd	r0, r5, [r6]
 8000e72:	4608      	mov	r0, r1
 8000e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e78:	fab3 f183 	clz	r1, r3
 8000e7c:	2900      	cmp	r1, #0
 8000e7e:	d149      	bne.n	8000f14 <__udivmoddi4+0x158>
 8000e80:	42ab      	cmp	r3, r5
 8000e82:	d302      	bcc.n	8000e8a <__udivmoddi4+0xce>
 8000e84:	4282      	cmp	r2, r0
 8000e86:	f200 80f7 	bhi.w	8001078 <__udivmoddi4+0x2bc>
 8000e8a:	1a84      	subs	r4, r0, r2
 8000e8c:	eb65 0203 	sbc.w	r2, r5, r3
 8000e90:	2001      	movs	r0, #1
 8000e92:	4617      	mov	r7, r2
 8000e94:	2e00      	cmp	r6, #0
 8000e96:	d0e2      	beq.n	8000e5e <__udivmoddi4+0xa2>
 8000e98:	e9c6 4700 	strd	r4, r7, [r6]
 8000e9c:	e7df      	b.n	8000e5e <__udivmoddi4+0xa2>
 8000e9e:	b902      	cbnz	r2, 8000ea2 <__udivmoddi4+0xe6>
 8000ea0:	deff      	udf	#255	; 0xff
 8000ea2:	fab2 f382 	clz	r3, r2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f040 808f 	bne.w	8000fca <__udivmoddi4+0x20e>
 8000eac:	1a8a      	subs	r2, r1, r2
 8000eae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb2:	fa1f fe8c 	uxth.w	lr, ip
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ebc:	fb07 2015 	mls	r0, r7, r5, r2
 8000ec0:	0c22      	lsrs	r2, r4, #16
 8000ec2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ec6:	fb0e f005 	mul.w	r0, lr, r5
 8000eca:	4290      	cmp	r0, r2
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x124>
 8000ece:	eb1c 0202 	adds.w	r2, ip, r2
 8000ed2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ed6:	d202      	bcs.n	8000ede <__udivmoddi4+0x122>
 8000ed8:	4290      	cmp	r0, r2
 8000eda:	f200 80ca 	bhi.w	8001072 <__udivmoddi4+0x2b6>
 8000ede:	4645      	mov	r5, r8
 8000ee0:	1a12      	subs	r2, r2, r0
 8000ee2:	b2a4      	uxth	r4, r4
 8000ee4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ee8:	fb07 2210 	mls	r2, r7, r0, r2
 8000eec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ef0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ef4:	45a6      	cmp	lr, r4
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x14e>
 8000ef8:	eb1c 0404 	adds.w	r4, ip, r4
 8000efc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f00:	d202      	bcs.n	8000f08 <__udivmoddi4+0x14c>
 8000f02:	45a6      	cmp	lr, r4
 8000f04:	f200 80ba 	bhi.w	800107c <__udivmoddi4+0x2c0>
 8000f08:	4610      	mov	r0, r2
 8000f0a:	eba4 040e 	sub.w	r4, r4, lr
 8000f0e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f12:	e79f      	b.n	8000e54 <__udivmoddi4+0x98>
 8000f14:	f1c1 0720 	rsb	r7, r1, #32
 8000f18:	408b      	lsls	r3, r1
 8000f1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f22:	fa05 f401 	lsl.w	r4, r5, r1
 8000f26:	fa20 f307 	lsr.w	r3, r0, r7
 8000f2a:	40fd      	lsrs	r5, r7
 8000f2c:	4323      	orrs	r3, r4
 8000f2e:	fa00 f901 	lsl.w	r9, r0, r1
 8000f32:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000f36:	fa1f fe8c 	uxth.w	lr, ip
 8000f3a:	fbb5 f8f0 	udiv	r8, r5, r0
 8000f3e:	0c1c      	lsrs	r4, r3, #16
 8000f40:	fb00 5518 	mls	r5, r0, r8, r5
 8000f44:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f48:	fb08 f50e 	mul.w	r5, r8, lr
 8000f4c:	42a5      	cmp	r5, r4
 8000f4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f52:	d90b      	bls.n	8000f6c <__udivmoddi4+0x1b0>
 8000f54:	eb1c 0404 	adds.w	r4, ip, r4
 8000f58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f5c:	f080 8087 	bcs.w	800106e <__udivmoddi4+0x2b2>
 8000f60:	42a5      	cmp	r5, r4
 8000f62:	f240 8084 	bls.w	800106e <__udivmoddi4+0x2b2>
 8000f66:	f1a8 0802 	sub.w	r8, r8, #2
 8000f6a:	4464      	add	r4, ip
 8000f6c:	1b64      	subs	r4, r4, r5
 8000f6e:	b29d      	uxth	r5, r3
 8000f70:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f74:	fb00 4413 	mls	r4, r0, r3, r4
 8000f78:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f7c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f80:	45a6      	cmp	lr, r4
 8000f82:	d908      	bls.n	8000f96 <__udivmoddi4+0x1da>
 8000f84:	eb1c 0404 	adds.w	r4, ip, r4
 8000f88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f8c:	d26b      	bcs.n	8001066 <__udivmoddi4+0x2aa>
 8000f8e:	45a6      	cmp	lr, r4
 8000f90:	d969      	bls.n	8001066 <__udivmoddi4+0x2aa>
 8000f92:	3b02      	subs	r3, #2
 8000f94:	4464      	add	r4, ip
 8000f96:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000f9a:	fba0 8302 	umull	r8, r3, r0, r2
 8000f9e:	eba4 040e 	sub.w	r4, r4, lr
 8000fa2:	429c      	cmp	r4, r3
 8000fa4:	46c6      	mov	lr, r8
 8000fa6:	461d      	mov	r5, r3
 8000fa8:	d355      	bcc.n	8001056 <__udivmoddi4+0x29a>
 8000faa:	d052      	beq.n	8001052 <__udivmoddi4+0x296>
 8000fac:	b156      	cbz	r6, 8000fc4 <__udivmoddi4+0x208>
 8000fae:	ebb9 030e 	subs.w	r3, r9, lr
 8000fb2:	eb64 0405 	sbc.w	r4, r4, r5
 8000fb6:	fa04 f707 	lsl.w	r7, r4, r7
 8000fba:	40cb      	lsrs	r3, r1
 8000fbc:	40cc      	lsrs	r4, r1
 8000fbe:	431f      	orrs	r7, r3
 8000fc0:	e9c6 7400 	strd	r7, r4, [r6]
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fca:	f1c3 0120 	rsb	r1, r3, #32
 8000fce:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fd2:	fa20 f201 	lsr.w	r2, r0, r1
 8000fd6:	fa25 f101 	lsr.w	r1, r5, r1
 8000fda:	409d      	lsls	r5, r3
 8000fdc:	432a      	orrs	r2, r5
 8000fde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fe2:	fa1f fe8c 	uxth.w	lr, ip
 8000fe6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fea:	fb07 1510 	mls	r5, r7, r0, r1
 8000fee:	0c11      	lsrs	r1, r2, #16
 8000ff0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ff4:	fb00 f50e 	mul.w	r5, r0, lr
 8000ff8:	428d      	cmp	r5, r1
 8000ffa:	fa04 f403 	lsl.w	r4, r4, r3
 8000ffe:	d908      	bls.n	8001012 <__udivmoddi4+0x256>
 8001000:	eb1c 0101 	adds.w	r1, ip, r1
 8001004:	f100 38ff 	add.w	r8, r0, #4294967295
 8001008:	d22f      	bcs.n	800106a <__udivmoddi4+0x2ae>
 800100a:	428d      	cmp	r5, r1
 800100c:	d92d      	bls.n	800106a <__udivmoddi4+0x2ae>
 800100e:	3802      	subs	r0, #2
 8001010:	4461      	add	r1, ip
 8001012:	1b49      	subs	r1, r1, r5
 8001014:	b292      	uxth	r2, r2
 8001016:	fbb1 f5f7 	udiv	r5, r1, r7
 800101a:	fb07 1115 	mls	r1, r7, r5, r1
 800101e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001022:	fb05 f10e 	mul.w	r1, r5, lr
 8001026:	4291      	cmp	r1, r2
 8001028:	d908      	bls.n	800103c <__udivmoddi4+0x280>
 800102a:	eb1c 0202 	adds.w	r2, ip, r2
 800102e:	f105 38ff 	add.w	r8, r5, #4294967295
 8001032:	d216      	bcs.n	8001062 <__udivmoddi4+0x2a6>
 8001034:	4291      	cmp	r1, r2
 8001036:	d914      	bls.n	8001062 <__udivmoddi4+0x2a6>
 8001038:	3d02      	subs	r5, #2
 800103a:	4462      	add	r2, ip
 800103c:	1a52      	subs	r2, r2, r1
 800103e:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001042:	e739      	b.n	8000eb8 <__udivmoddi4+0xfc>
 8001044:	4631      	mov	r1, r6
 8001046:	4630      	mov	r0, r6
 8001048:	e709      	b.n	8000e5e <__udivmoddi4+0xa2>
 800104a:	4639      	mov	r1, r7
 800104c:	e6e7      	b.n	8000e1e <__udivmoddi4+0x62>
 800104e:	4610      	mov	r0, r2
 8001050:	e6fc      	b.n	8000e4c <__udivmoddi4+0x90>
 8001052:	45c1      	cmp	r9, r8
 8001054:	d2aa      	bcs.n	8000fac <__udivmoddi4+0x1f0>
 8001056:	ebb8 0e02 	subs.w	lr, r8, r2
 800105a:	eb63 050c 	sbc.w	r5, r3, ip
 800105e:	3801      	subs	r0, #1
 8001060:	e7a4      	b.n	8000fac <__udivmoddi4+0x1f0>
 8001062:	4645      	mov	r5, r8
 8001064:	e7ea      	b.n	800103c <__udivmoddi4+0x280>
 8001066:	4603      	mov	r3, r0
 8001068:	e795      	b.n	8000f96 <__udivmoddi4+0x1da>
 800106a:	4640      	mov	r0, r8
 800106c:	e7d1      	b.n	8001012 <__udivmoddi4+0x256>
 800106e:	46d0      	mov	r8, sl
 8001070:	e77c      	b.n	8000f6c <__udivmoddi4+0x1b0>
 8001072:	3d02      	subs	r5, #2
 8001074:	4462      	add	r2, ip
 8001076:	e733      	b.n	8000ee0 <__udivmoddi4+0x124>
 8001078:	4608      	mov	r0, r1
 800107a:	e70b      	b.n	8000e94 <__udivmoddi4+0xd8>
 800107c:	4464      	add	r4, ip
 800107e:	3802      	subs	r0, #2
 8001080:	e743      	b.n	8000f0a <__udivmoddi4+0x14e>
 8001082:	bf00      	nop

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <ZE27_Checksum>:

uint8_t ZE27_Checksum(uint8_t *msg, unsigned char ln){
    uint8_t sum = 0;

  //Checksum = (NOT(Byte1+Byte2+Byte3+Byte4+Byte5+Byte6+Byte7)) +1
    for (uint8_t i = 1; i <= ln - 2; i++) {
 8001088:	3901      	subs	r1, #1
 800108a:	2901      	cmp	r1, #1
 800108c:	dd0c      	ble.n	80010a8 <ZE27_Checksum+0x20>
 800108e:	2301      	movs	r3, #1
    uint8_t sum = 0;
 8001090:	2200      	movs	r2, #0
        sum += msg[i];
 8001092:	f810 c003 	ldrb.w	ip, [r0, r3]
 8001096:	4462      	add	r2, ip
 8001098:	b2d2      	uxtb	r2, r2
    for (uint8_t i = 1; i <= ln - 2; i++) {
 800109a:	3301      	adds	r3, #1
 800109c:	b2db      	uxtb	r3, r3
 800109e:	428b      	cmp	r3, r1
 80010a0:	dbf7      	blt.n	8001092 <ZE27_Checksum+0xa>
    }

    uint8_t checksum = (~sum)+1;
 80010a2:	4250      	negs	r0, r2
    return checksum;
}
 80010a4:	b2c0      	uxtb	r0, r0
 80010a6:	4770      	bx	lr
    uint8_t sum = 0;
 80010a8:	2200      	movs	r2, #0
 80010aa:	e7fa      	b.n	80010a2 <ZE27_Checksum+0x1a>

080010ac <ZE27_parsePPB>:

uint16_t ZE27_parsePPB(uint8_t *msg){
 80010ac:	b510      	push	{r4, lr}
 80010ae:	4604      	mov	r4, r0
	if(msg[ZE27_RX_BUFFER_SIZE -1] == ZE27_Checksum(msg, ZE27_RX_BUFFER_SIZE)){
 80010b0:	2109      	movs	r1, #9
 80010b2:	f7ff ffe9 	bl	8001088 <ZE27_Checksum>
 80010b6:	7a23      	ldrb	r3, [r4, #8]
 80010b8:	4283      	cmp	r3, r0
 80010ba:	d001      	beq.n	80010c0 <ZE27_parsePPB+0x14>
		return msg[4]*256 + msg[5];
	}
 return 0;
 80010bc:	2000      	movs	r0, #0
}
 80010be:	bd10      	pop	{r4, pc}
		return msg[4]*256 + msg[5];
 80010c0:	7923      	ldrb	r3, [r4, #4]
 80010c2:	7960      	ldrb	r0, [r4, #5]
 80010c4:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 80010c8:	b280      	uxth	r0, r0
 80010ca:	e7f8      	b.n	80010be <ZE27_parsePPB+0x12>

080010cc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80010cc:	b508      	push	{r3, lr}

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80010ce:	f240 1040 	movw	r0, #320	; 0x140
 80010d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80010d6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80010da:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80010de:	6003      	str	r3, [r0, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80010e4:	6043      	str	r3, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80010e6:	2300      	movs	r3, #0
 80010e8:	6083      	str	r3, [r0, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ea:	60c3      	str	r3, [r0, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ec:	6103      	str	r3, [r0, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ee:	2204      	movs	r2, #4
 80010f0:	6142      	str	r2, [r0, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80010f2:	7603      	strb	r3, [r0, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80010f4:	7643      	strb	r3, [r0, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80010f6:	7683      	strb	r3, [r0, #26]
  hadc.Init.NbrOfConversion = 1;
 80010f8:	2201      	movs	r2, #1
 80010fa:	61c2      	str	r2, [r0, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80010fc:	f880 3020 	strb.w	r3, [r0, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001100:	6243      	str	r3, [r0, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001102:	6283      	str	r3, [r0, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001104:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001108:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800110c:	6302      	str	r2, [r0, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800110e:	2207      	movs	r2, #7
 8001110:	6342      	str	r2, [r0, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001112:	6382      	str	r2, [r0, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001114:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001118:	64c3      	str	r3, [r0, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800111a:	f001 fe33 	bl	8002d84 <HAL_ADC_Init>
 800111e:	b900      	cbnz	r0, 8001122 <MX_ADC_Init+0x56>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001120:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001122:	f000 fd19 	bl	8001b58 <Error_Handler>
}
 8001126:	e7fb      	b.n	8001120 <MX_ADC_Init+0x54>

08001128 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 8001128:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800112c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001130:	6802      	ldr	r2, [r0, #0]
 8001132:	429a      	cmp	r2, r3
 8001134:	d000      	beq.n	8001138 <HAL_ADC_MspInit+0x10>
 8001136:	4770      	bx	lr
{
 8001138:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800113a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800113e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001144:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001148:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800114c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800114e:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_ADC_CLK_ENABLE();
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8001150:	b002      	add	sp, #8
 8001152:	4770      	bx	lr

08001154 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 8001154:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001158:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800115c:	6802      	ldr	r2, [r0, #0]
 800115e:	429a      	cmp	r2, r3
 8001160:	d000      	beq.n	8001164 <HAL_ADC_MspDeInit+0x10>
    __HAL_RCC_ADC_CLK_DISABLE();
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001162:	4770      	bx	lr
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001164:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001168:	6e13      	ldr	r3, [r2, #96]	; 0x60
 800116a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800116e:	6613      	str	r3, [r2, #96]	; 0x60
 8001170:	e7f7      	b.n	8001162 <HAL_ADC_MspDeInit+0xe>

08001172 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001172:	b530      	push	{r4, r5, lr}
 8001174:	b085      	sub	sp, #20
 8001176:	4604      	mov	r4, r0
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
  ADC_ChannelConfTypeDef sConfig = {0};
 8001178:	2300      	movs	r3, #0
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	9303      	str	r3, [sp, #12]

  MX_ADC_Init();
 8001180:	f7ff ffa4 	bl	80010cc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001184:	f240 1040 	movw	r0, #320	; 0x140
 8001188:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800118c:	f002 fa6d 	bl	800366a <HAL_ADCEx_Calibration_Start>
 8001190:	bb40      	cbnz	r0, 80011e4 <ADC_ReadChannels+0x72>
  {
    Error_Handler();
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001192:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001194:	2300      	movs	r3, #0
 8001196:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001198:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800119a:	a901      	add	r1, sp, #4
 800119c:	f240 1040 	movw	r0, #320	; 0x140
 80011a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011a4:	f001 ff6b 	bl	800307e <HAL_ADC_ConfigChannel>
 80011a8:	b9f8      	cbnz	r0, 80011ea <ADC_ReadChannels+0x78>
  {
    Error_Handler();
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80011aa:	f240 1040 	movw	r0, #320	; 0x140
 80011ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011b2:	f002 f957 	bl	8003464 <HAL_ADC_Start>
 80011b6:	b9d8      	cbnz	r0, 80011f0 <ADC_ReadChannels+0x7e>
  {
    /* Start Error */
    Error_Handler();
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80011b8:	f240 1440 	movw	r4, #320	; 0x140
 80011bc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295
 80011c4:	4620      	mov	r0, r4
 80011c6:	f001 fef8 	bl	8002fba <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 80011ca:	4620      	mov	r0, r4
 80011cc:	f002 fa2d 	bl	800362a <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 80011d0:	4620      	mov	r0, r4
 80011d2:	f001 ff51 	bl	8003078 <HAL_ADC_GetValue>
 80011d6:	4605      	mov	r5, r0

  HAL_ADC_DeInit(&hadc);
 80011d8:	4620      	mov	r0, r4
 80011da:	f002 f9c4 	bl	8003566 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80011de:	4628      	mov	r0, r5
 80011e0:	b005      	add	sp, #20
 80011e2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80011e4:	f000 fcb8 	bl	8001b58 <Error_Handler>
 80011e8:	e7d3      	b.n	8001192 <ADC_ReadChannels+0x20>
    Error_Handler();
 80011ea:	f000 fcb5 	bl	8001b58 <Error_Handler>
 80011ee:	e7dc      	b.n	80011aa <ADC_ReadChannels+0x38>
    Error_Handler();
 80011f0:	f000 fcb2 	bl	8001b58 <Error_Handler>
 80011f4:	e7e0      	b.n	80011b8 <ADC_ReadChannels+0x46>

080011f6 <SYS_InitMeasurement>:
  hadc.Instance = ADC;
 80011f6:	f240 1340 	movw	r3, #320	; 0x140
 80011fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011fe:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8001202:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001206:	601a      	str	r2, [r3, #0]
}
 8001208:	4770      	bx	lr

0800120a <SYS_GetBatteryLevel>:
{
 800120a:	b508      	push	{r3, lr}
  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800120c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001210:	f2cb 4000 	movt	r0, #46080	; 0xb400
 8001214:	f7ff ffad 	bl	8001172 <ADC_ReadChannels>
  if (measuredLevel == 0)
 8001218:	b1a8      	cbz	r0, 8001246 <SYS_GetBatteryLevel+0x3c>
 800121a:	4603      	mov	r3, r0
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800121c:	f44f 42ea 	mov.w	r2, #29952	; 0x7500
 8001220:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
 8001224:	f8b2 00aa 	ldrh.w	r0, [r2, #170]	; 0xaa
 8001228:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800122c:	4290      	cmp	r0, r2
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800122e:	bf19      	ittee	ne
 8001230:	f640 42e4 	movwne	r2, #3300	; 0xce4
 8001234:	4350      	mulne	r0, r2
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001236:	f640 00d8 	movweq	r0, #2264	; 0x8d8
 800123a:	f2c0 004c 	movteq	r0, #76	; 0x4c
 800123e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001242:	b280      	uxth	r0, r0
}
 8001244:	bd08      	pop	{r3, pc}
    batteryLevelmV = 0;
 8001246:	2000      	movs	r0, #0
 8001248:	e7fc      	b.n	8001244 <SYS_GetBatteryLevel+0x3a>

0800124a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800124a:	b500      	push	{lr}
 800124c:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB1ENR, Periphs);
 800124e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001252:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001254:	f042 0204 	orr.w	r2, r2, #4
 8001258:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800125a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800125c:	f002 0204 	and.w	r2, r2, #4
 8001260:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001262:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001264:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001266:	f042 0201 	orr.w	r2, r2, #1
 800126a:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800126c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001274:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2102      	movs	r1, #2
 800127a:	200b      	movs	r0, #11
 800127c:	f002 faad 	bl	80037da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001280:	200b      	movs	r0, #11
 8001282:	f002 fae3 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	4611      	mov	r1, r2
 800128a:	200c      	movs	r0, #12
 800128c:	f002 faa5 	bl	80037da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001290:	200c      	movs	r0, #12
 8001292:	f002 fadb 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	4611      	mov	r1, r2
 800129a:	203d      	movs	r0, #61	; 0x3d
 800129c:	f002 fa9d 	bl	80037da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 80012a0:	203d      	movs	r0, #61	; 0x3d
 80012a2:	f002 fad3 	bl	800384c <HAL_NVIC_EnableIRQ>

}
 80012a6:	b003      	add	sp, #12
 80012a8:	f85d fb04 	ldr.w	pc, [sp], #4

080012ac <FLASH_IF_INT_Clear_Error>:
  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
}

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 80012ac:	b508      	push	{r3, lr}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 80012ae:	f002 fded 	bl	8003e8c <HAL_FLASH_Unlock>
 80012b2:	b990      	cbnz	r0, 80012da <FLASH_IF_INT_Clear_Error+0x2e>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80012b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012b8:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80012bc:	699a      	ldr	r2, [r3, #24]
 80012be:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80012c2:	619a      	str	r2, [r3, #24]
 80012c4:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80012c8:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 80012ca:	f002 fdf9 	bl	8003ec0 <HAL_FLASH_Lock>
    {
      ret_status = FLASH_IF_OK;
 80012ce:	2800      	cmp	r0, #0
 80012d0:	bf14      	ite	ne
 80012d2:	f06f 0004 	mvnne.w	r0, #4
 80012d6:	2000      	moveq	r0, #0
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
}
 80012d8:	bd08      	pop	{r3, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 80012da:	f06f 0004 	mvn.w	r0, #4
 80012de:	e7fb      	b.n	80012d8 <FLASH_IF_INT_Clear_Error+0x2c>

080012e0 <FLASH_IF_INT_Erase>:
{
 80012e0:	b570      	push	{r4, r5, r6, lr}
 80012e2:	b084      	sub	sp, #16
  uint32_t page_error = 0U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	9303      	str	r3, [sp, #12]
  if (pStart == NULL)
 80012e8:	2800      	cmp	r0, #0
 80012ea:	d03e      	beq.n	800136a <FLASH_IF_INT_Erase+0x8a>
 80012ec:	460c      	mov	r4, r1
 80012ee:	4606      	mov	r6, r0
  ret_status = FLASH_IF_INT_Clear_Error();
 80012f0:	f7ff ffdc 	bl	80012ac <FLASH_IF_INT_Clear_Error>
  if (ret_status == FLASH_IF_OK)
 80012f4:	4605      	mov	r5, r0
 80012f6:	b110      	cbz	r0, 80012fe <FLASH_IF_INT_Erase+0x1e>
}
 80012f8:	4628      	mov	r0, r5
 80012fa:	b004      	add	sp, #16
 80012fc:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_FLASH_Unlock() == HAL_OK)
 80012fe:	f002 fdc5 	bl	8003e8c <HAL_FLASH_Unlock>
 8001302:	bba8      	cbnz	r0, 8001370 <FLASH_IF_INT_Erase+0x90>
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001304:	2302      	movs	r3, #2
 8001306:	9300      	str	r3, [sp, #0]
      erase_init.Page = PAGE_INDEX(uStart);
 8001308:	f106 4378 	add.w	r3, r6, #4160749568	; 0xf8000000
 800130c:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 8001310:	f6c1 70ff 	movt	r0, #8191	; 0x1fff
 8001314:	f8d0 15e0 	ldr.w	r1, [r0, #1504]	; 0x5e0
 8001318:	f44f 427c 	mov.w	r2, #64512	; 0xfc00
 800131c:	f2c0 32ff 	movt	r2, #1023	; 0x3ff
 8001320:	ea02 2181 	and.w	r1, r2, r1, lsl #10
 8001324:	fbb3 fcf1 	udiv	ip, r3, r1
 8001328:	fb01 331c 	mls	r3, r1, ip, r3
 800132c:	0adb      	lsrs	r3, r3, #11
 800132e:	9301      	str	r3, [sp, #4]
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001330:	f104 4478 	add.w	r4, r4, #4160749568	; 0xf8000000
 8001334:	3c01      	subs	r4, #1
 8001336:	4434      	add	r4, r6
 8001338:	f8d0 15e0 	ldr.w	r1, [r0, #1504]	; 0x5e0
 800133c:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 8001340:	fbb4 f1f2 	udiv	r1, r4, r2
 8001344:	fb02 4411 	mls	r4, r2, r1, r4
 8001348:	ebc3 23d4 	rsb	r3, r3, r4, lsr #11
 800134c:	3301      	adds	r3, #1
 800134e:	9302      	str	r3, [sp, #8]
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001350:	a903      	add	r1, sp, #12
 8001352:	4668      	mov	r0, sp
 8001354:	f002 fe56 	bl	8004004 <HAL_FLASHEx_Erase>
      if (hal_status != HAL_OK)
 8001358:	b120      	cbz	r0, 8001364 <FLASH_IF_INT_Erase+0x84>
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 800135a:	2802      	cmp	r0, #2
 800135c:	bf0c      	ite	eq
 800135e:	2501      	moveq	r5, #1
 8001360:	f06f 0501 	mvnne.w	r5, #1
      HAL_FLASH_Lock();
 8001364:	f002 fdac 	bl	8003ec0 <HAL_FLASH_Lock>
 8001368:	e7c6      	b.n	80012f8 <FLASH_IF_INT_Erase+0x18>
    return FLASH_IF_PARAM_ERROR;
 800136a:	f06f 0505 	mvn.w	r5, #5
 800136e:	e7c3      	b.n	80012f8 <FLASH_IF_INT_Erase+0x18>
      ret_status = FLASH_IF_LOCK_ERROR;
 8001370:	f06f 0504 	mvn.w	r5, #4
 8001374:	e7c0      	b.n	80012f8 <FLASH_IF_INT_Erase+0x18>

08001376 <FLASH_IF_Write>:
{
 8001376:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800137a:	b089      	sub	sp, #36	; 0x24
 800137c:	9203      	str	r2, [sp, #12]
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 800137e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 8001382:	d373      	bcc.n	800146c <FLASH_IF_Write+0xf6>
 8001384:	4681      	mov	r9, r0
 8001386:	460c      	mov	r4, r1
 8001388:	4611      	mov	r1, r2
 800138a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800138e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8001392:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001396:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800139a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800139e:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 80013a2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80013a6:	3b01      	subs	r3, #1
 80013a8:	4298      	cmp	r0, r3
 80013aa:	d863      	bhi.n	8001474 <FLASH_IF_Write+0xfe>
  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80013ac:	2800      	cmp	r0, #0
 80013ae:	d065      	beq.n	800147c <FLASH_IF_Write+0x106>
 80013b0:	2c00      	cmp	r4, #0
 80013b2:	d067      	beq.n	8001484 <FLASH_IF_Write+0x10e>
 80013b4:	ea40 0301 	orr.w	r3, r0, r1
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80013b8:	f013 0307 	ands.w	r3, r3, #7
 80013bc:	9305      	str	r3, [sp, #20]
 80013be:	d165      	bne.n	800148c <FLASH_IF_Write+0x116>
  ret_status = FLASH_IF_INT_Clear_Error();
 80013c0:	f7ff ff74 	bl	80012ac <FLASH_IF_INT_Clear_Error>
  if (ret_status == FLASH_IF_OK)
 80013c4:	9004      	str	r0, [sp, #16]
 80013c6:	b118      	cbz	r0, 80013d0 <FLASH_IF_Write+0x5a>
}
 80013c8:	9804      	ldr	r0, [sp, #16]
 80013ca:	b009      	add	sp, #36	; 0x24
 80013cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (HAL_FLASH_Unlock() == HAL_OK)
 80013d0:	f002 fd5c 	bl	8003e8c <HAL_FLASH_Unlock>
 80013d4:	2800      	cmp	r0, #0
 80013d6:	d15d      	bne.n	8001494 <FLASH_IF_Write+0x11e>
      start_page_index = PAGE_INDEX(uDest);
 80013d8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80013dc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 80013e0:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80013e4:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80013e8:	f2c0 31ff 	movt	r1, #1023	; 0x3ff
 80013ec:	ea01 2183 	and.w	r1, r1, r3, lsl #10
 80013f0:	f109 4278 	add.w	r2, r9, #4160749568	; 0xf8000000
 80013f4:	fbb2 f3f1 	udiv	r3, r2, r1
 80013f8:	fb01 2213 	mls	r2, r1, r3, r2
 80013fc:	0ad3      	lsrs	r3, r2, #11
 80013fe:	9302      	str	r3, [sp, #8]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001400:	9b03      	ldr	r3, [sp, #12]
 8001402:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001406:	3b01      	subs	r3, #1
 8001408:	444b      	add	r3, r9
 800140a:	fbb3 f0f1 	udiv	r0, r3, r1
 800140e:	fb01 3310 	mls	r3, r1, r0, r3
 8001412:	0adb      	lsrs	r3, r3, #11
 8001414:	9307      	str	r3, [sp, #28]
 8001416:	3301      	adds	r3, #1
 8001418:	eba3 22d2 	sub.w	r2, r3, r2, lsr #11
      if (number_pages > 1)
 800141c:	2a01      	cmp	r2, #1
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 800141e:	bf86      	itte	hi
 8001420:	f3c9 080a 	ubfxhi	r8, r9, #0, #11
 8001424:	f5c8 6800 	rsbhi	r8, r8, #2048	; 0x800
  uint32_t length = uLength;
 8001428:	f8dd 800c 	ldrls.w	r8, [sp, #12]
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800142c:	9a02      	ldr	r2, [sp, #8]
 800142e:	429a      	cmp	r2, r3
 8001430:	d211      	bcs.n	8001456 <FLASH_IF_Write+0xe0>
  uint32_t uSource = (uint32_t)pSource;
 8001432:	9401      	str	r4, [sp, #4]
 8001434:	f8cd 9000 	str.w	r9, [sp]
          if (pAllocatedBuffer == NULL)
 8001438:	f240 13a4 	movw	r3, #420	; 0x1a4
 800143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001440:	9306      	str	r3, [sp, #24]
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 8001442:	f04f 0b01 	mov.w	fp, #1
 8001446:	e077      	b.n	8001538 <FLASH_IF_Write+0x1c2>
            ret_status = FLASH_IF_ERASE_ERROR;
 8001448:	f06f 0301 	mvn.w	r3, #1
 800144c:	9304      	str	r3, [sp, #16]
 800144e:	e002      	b.n	8001456 <FLASH_IF_Write+0xe0>
 8001450:	f06f 0303 	mvn.w	r3, #3
 8001454:	9304      	str	r3, [sp, #16]
      HAL_FLASH_Lock();
 8001456:	f002 fd33 	bl	8003ec0 <HAL_FLASH_Lock>
 800145a:	e7b5      	b.n	80013c8 <FLASH_IF_Write+0x52>
 800145c:	f06f 0303 	mvn.w	r3, #3
 8001460:	9304      	str	r3, [sp, #16]
 8001462:	e7f8      	b.n	8001456 <FLASH_IF_Write+0xe0>
            ret_status = FLASH_IF_PARAM_ERROR;
 8001464:	f06f 0305 	mvn.w	r3, #5
 8001468:	9304      	str	r3, [sp, #16]
 800146a:	e7f4      	b.n	8001456 <FLASH_IF_Write+0xe0>
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	9304      	str	r3, [sp, #16]
 8001472:	e7a9      	b.n	80013c8 <FLASH_IF_Write+0x52>
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	9304      	str	r3, [sp, #16]
 800147a:	e7a5      	b.n	80013c8 <FLASH_IF_Write+0x52>
    return FLASH_IF_PARAM_ERROR;
 800147c:	f06f 0305 	mvn.w	r3, #5
 8001480:	9304      	str	r3, [sp, #16]
 8001482:	e7a1      	b.n	80013c8 <FLASH_IF_Write+0x52>
 8001484:	f06f 0305 	mvn.w	r3, #5
 8001488:	9304      	str	r3, [sp, #16]
 800148a:	e79d      	b.n	80013c8 <FLASH_IF_Write+0x52>
 800148c:	f06f 0305 	mvn.w	r3, #5
 8001490:	9304      	str	r3, [sp, #16]
 8001492:	e799      	b.n	80013c8 <FLASH_IF_Write+0x52>
      ret_status = FLASH_IF_LOCK_ERROR;
 8001494:	f06f 0304 	mvn.w	r3, #4
 8001498:	9304      	str	r3, [sp, #16]
  return ret_status;
 800149a:	e795      	b.n	80013c8 <FLASH_IF_Write+0x52>
          if (pAllocatedBuffer == NULL)
 800149c:	9b06      	ldr	r3, [sp, #24]
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d0df      	beq.n	8001464 <FLASH_IF_Write+0xee>
 80014a4:	9b02      	ldr	r3, [sp, #8]
 80014a6:	02dc      	lsls	r4, r3, #11
 80014a8:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80014ac:	4625      	mov	r5, r4
  if ((pDestination == NULL) || (pSource == NULL))
 80014ae:	b124      	cbz	r4, 80014ba <FLASH_IF_Write+0x144>
  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 80014b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014b4:	4621      	mov	r1, r4
 80014b6:	f012 f842 	bl	801353e <UTIL_MEM_cpy_8>
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80014ba:	9b00      	ldr	r3, [sp, #0]
 80014bc:	f3c3 000a 	ubfx	r0, r3, #0, #11
 80014c0:	9e06      	ldr	r6, [sp, #24]
 80014c2:	6833      	ldr	r3, [r6, #0]
 80014c4:	fa1f f288 	uxth.w	r2, r8
 80014c8:	9901      	ldr	r1, [sp, #4]
 80014ca:	4418      	add	r0, r3
 80014cc:	f012 f837 	bl	801353e <UTIL_MEM_cpy_8>
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 80014d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014d4:	4628      	mov	r0, r5
 80014d6:	f7ff ff03 	bl	80012e0 <FLASH_IF_INT_Erase>
 80014da:	2800      	cmp	r0, #0
 80014dc:	d1b4      	bne.n	8001448 <FLASH_IF_Write+0xd2>
          current_source = (uint32_t)pAllocatedBuffer;
 80014de:	6837      	ldr	r7, [r6, #0]
          current_length = FLASH_PAGE_SIZE;
 80014e0:	f44f 6a00 	mov.w	sl, #2048	; 0x800
 80014e4:	9d05      	ldr	r5, [sp, #20]
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 80014e6:	197e      	adds	r6, r7, r5
 80014e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80014ec:	4621      	mov	r1, r4
 80014ee:	4658      	mov	r0, fp
 80014f0:	f002 fd35 	bl	8003f5e <HAL_FLASH_Program>
 80014f4:	2800      	cmp	r0, #0
 80014f6:	d1ab      	bne.n	8001450 <FLASH_IF_Write+0xda>
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 80014f8:	6820      	ldr	r0, [r4, #0]
 80014fa:	6862      	ldr	r2, [r4, #4]
 80014fc:	5979      	ldr	r1, [r7, r5]
 80014fe:	6873      	ldr	r3, [r6, #4]
 8001500:	429a      	cmp	r2, r3
 8001502:	bf08      	it	eq
 8001504:	4288      	cmpeq	r0, r1
 8001506:	d1a9      	bne.n	800145c <FLASH_IF_Write+0xe6>
            current_dest = current_dest + 8U;
 8001508:	3408      	adds	r4, #8
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800150a:	3508      	adds	r5, #8
 800150c:	4555      	cmp	r5, sl
 800150e:	d3ea      	bcc.n	80014e6 <FLASH_IF_Write+0x170>
        uDest += length;
 8001510:	9b00      	ldr	r3, [sp, #0]
 8001512:	4443      	add	r3, r8
 8001514:	9300      	str	r3, [sp, #0]
        uSource += length;
 8001516:	9b01      	ldr	r3, [sp, #4]
 8001518:	4443      	add	r3, r8
 800151a:	9301      	str	r3, [sp, #4]
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 800151c:	9b03      	ldr	r3, [sp, #12]
 800151e:	eba3 0808 	sub.w	r8, r3, r8
 8001522:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
 8001526:	bf28      	it	cs
 8001528:	f44f 6800 	movcs.w	r8, #2048	; 0x800
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800152c:	9a02      	ldr	r2, [sp, #8]
 800152e:	1c53      	adds	r3, r2, #1
 8001530:	9907      	ldr	r1, [sp, #28]
 8001532:	4291      	cmp	r1, r2
 8001534:	d08f      	beq.n	8001456 <FLASH_IF_Write+0xe0>
 8001536:	9302      	str	r3, [sp, #8]
  for (index = 0; index < uLength; index += 8)
 8001538:	f1b8 0f00 	cmp.w	r8, #0
 800153c:	d0e8      	beq.n	8001510 <FLASH_IF_Write+0x19a>
 800153e:	f1a9 0208 	sub.w	r2, r9, #8
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001542:	4613      	mov	r3, r2
 8001544:	f852 0f08 	ldr.w	r0, [r2, #8]!
 8001548:	6851      	ldr	r1, [r2, #4]
 800154a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800154e:	bf08      	it	eq
 8001550:	f1b0 3fff 	cmpeq.w	r0, #4294967295
 8001554:	d1a2      	bne.n	800149c <FLASH_IF_Write+0x126>
  for (index = 0; index < uLength; index += 8)
 8001556:	3310      	adds	r3, #16
 8001558:	eba3 0309 	sub.w	r3, r3, r9
 800155c:	4543      	cmp	r3, r8
 800155e:	d3f0      	bcc.n	8001542 <FLASH_IF_Write+0x1cc>
 8001560:	46c2      	mov	sl, r8
 8001562:	9f01      	ldr	r7, [sp, #4]
 8001564:	9c00      	ldr	r4, [sp, #0]
 8001566:	e7bd      	b.n	80014e4 <FLASH_IF_Write+0x16e>

08001568 <FLASH_IF_Read>:
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001568:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800156c:	d318      	bcc.n	80015a0 <FLASH_IF_Read+0x38>
{
 800156e:	b510      	push	{r4, lr}
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001570:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001574:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8001578:	f8d3 45e0 	ldr.w	r4, [r3, #1504]	; 0x5e0
 800157c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001580:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8001584:	ea03 2384 	and.w	r3, r3, r4, lsl #10
 8001588:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800158c:	3b01      	subs	r3, #1
 800158e:	4299      	cmp	r1, r3
 8001590:	d809      	bhi.n	80015a6 <FLASH_IF_Read+0x3e>
  if ((pDestination == NULL) || (pSource == NULL))
 8001592:	b158      	cbz	r0, 80015ac <FLASH_IF_Read+0x44>
 8001594:	b169      	cbz	r1, 80015b2 <FLASH_IF_Read+0x4a>
  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001596:	b292      	uxth	r2, r2
 8001598:	f011 ffd1 	bl	801353e <UTIL_MEM_cpy_8>
  return ret_status;
 800159c:	2000      	movs	r0, #0
}
 800159e:	bd10      	pop	{r4, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80015a4:	4770      	bx	lr
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015a6:	f04f 30ff 	mov.w	r0, #4294967295
 80015aa:	e7f8      	b.n	800159e <FLASH_IF_Read+0x36>
    return FLASH_IF_PARAM_ERROR;
 80015ac:	f06f 0005 	mvn.w	r0, #5
 80015b0:	e7f5      	b.n	800159e <FLASH_IF_Read+0x36>
 80015b2:	f06f 0005 	mvn.w	r0, #5
 80015b6:	e7f2      	b.n	800159e <FLASH_IF_Read+0x36>

080015b8 <FLASH_IF_Erase>:
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80015b8:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 80015bc:	d314      	bcc.n	80015e8 <FLASH_IF_Erase+0x30>
{
 80015be:	b508      	push	{r3, lr}
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80015c0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80015c4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 80015c8:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 80015cc:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80015d0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80015d4:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 80015d8:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80015dc:	3b01      	subs	r3, #1
 80015de:	4298      	cmp	r0, r3
 80015e0:	d805      	bhi.n	80015ee <FLASH_IF_Erase+0x36>
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80015e2:	f7ff fe7d 	bl	80012e0 <FLASH_IF_INT_Erase>
}
 80015e6:	bd08      	pop	{r3, pc}
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015e8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80015ec:	4770      	bx	lr
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80015ee:	f04f 30ff 	mov.w	r0, #4294967295
 80015f2:	e7f8      	b.n	80015e6 <FLASH_IF_Erase+0x2e>

080015f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	2400      	movs	r4, #0
 80015fa:	9403      	str	r4, [sp, #12]
 80015fc:	9404      	str	r4, [sp, #16]
 80015fe:	9405      	str	r4, [sp, #20]
 8001600:	9406      	str	r4, [sp, #24]
 8001602:	9407      	str	r4, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001608:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800160a:	f042 0201 	orr.w	r2, r2, #1
 800160e:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001610:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001612:	f002 0201 	and.w	r2, r2, #1
 8001616:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001618:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800161a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800161c:	f042 0202 	orr.w	r2, r2, #2
 8001620:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001624:	f002 0202 	and.w	r2, r2, #2
 8001628:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800162a:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800162c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800162e:	f042 0204 	orr.w	r2, r2, #4
 8001632:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	f003 0304 	and.w	r3, r3, #4
 800163a:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800163c:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DBG3_Pin|DBG4_Pin|SPI_CSN_Pin|SPI_CEN_Pin, GPIO_PIN_RESET);
 800163e:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8001642:	f6c4 0500 	movt	r5, #18432	; 0x4800
 8001646:	4622      	mov	r2, r4
 8001648:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 800164c:	4628      	mov	r0, r5
 800164e:	f002 fe96 	bl	800437e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001652:	2201      	movs	r2, #1
 8001654:	2120      	movs	r1, #32
 8001656:	4628      	mov	r0, r5
 8001658:	f002 fe91 	bl	800437e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|CONNECT_PM_SENSOR_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 800165c:	4622      	mov	r2, r4
 800165e:	f240 2131 	movw	r1, #561	; 0x231
 8001662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001666:	f002 fe8a 	bl	800437e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|DBG4_Pin|LED2_Pin;
 800166a:	2338      	movs	r3, #56	; 0x38
 800166c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166e:	2701      	movs	r7, #1
 8001670:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2603      	movs	r6, #3
 8001676:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001678:	a903      	add	r1, sp, #12
 800167a:	4628      	mov	r0, r5
 800167c:	f002 fd22 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SPI_CSN_Pin|SPI_CEN_Pin;
 8001680:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001684:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001686:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168c:	a903      	add	r1, sp, #12
 800168e:	4628      	mov	r0, r5
 8001690:	f002 fd18 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001694:	2331      	movs	r3, #49	; 0x31
 8001696:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001698:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169c:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169e:	a903      	add	r1, sp, #12
 80016a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a4:	f002 fd0e 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CONNECT_PM_SENSOR_Pin;
 80016a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ac:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80016ae:	2311      	movs	r3, #17
 80016b0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b4:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(CONNECT_PM_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80016b6:	a903      	add	r1, sp, #12
 80016b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016bc:	f002 fd02 	bl	80040c4 <HAL_GPIO_Init>

}
 80016c0:	b009      	add	sp, #36	; 0x24
 80016c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016c4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80016c4:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016c6:	f240 10a8 	movw	r0, #424	; 0x1a8
 80016ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016ce:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 80016d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80016d6:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 80016d8:	f647 43bb 	movw	r3, #31931	; 0x7cbb
 80016dc:	f2c0 0370 	movt	r3, #112	; 0x70
 80016e0:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016e6:	2201      	movs	r2, #1
 80016e8:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016ea:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80016ec:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016ee:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f0:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80016f4:	f003 f80d 	bl	8004712 <HAL_I2C_Init>
 80016f8:	b980      	cbnz	r0, 800171c <MX_I2C2_Init+0x58>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016fa:	2100      	movs	r1, #0
 80016fc:	f240 10a8 	movw	r0, #424	; 0x1a8
 8001700:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001704:	f003 fdfb 	bl	80052fe <HAL_I2CEx_ConfigAnalogFilter>
 8001708:	b958      	cbnz	r0, 8001722 <MX_I2C2_Init+0x5e>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800170a:	2100      	movs	r1, #0
 800170c:	f240 10a8 	movw	r0, #424	; 0x1a8
 8001710:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001714:	f003 fe21 	bl	800535a <HAL_I2CEx_ConfigDigitalFilter>
 8001718:	b930      	cbnz	r0, 8001728 <MX_I2C2_Init+0x64>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800171a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800171c:	f000 fa1c 	bl	8001b58 <Error_Handler>
 8001720:	e7eb      	b.n	80016fa <MX_I2C2_Init+0x36>
    Error_Handler();
 8001722:	f000 fa19 	bl	8001b58 <Error_Handler>
 8001726:	e7f0      	b.n	800170a <MX_I2C2_Init+0x46>
    Error_Handler();
 8001728:	f000 fa16 	bl	8001b58 <Error_Handler>
}
 800172c:	e7f5      	b.n	800171a <MX_I2C2_Init+0x56>

0800172e <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800172e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001732:	b096      	sub	sp, #88	; 0x58
 8001734:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	2100      	movs	r1, #0
 8001738:	9111      	str	r1, [sp, #68]	; 0x44
 800173a:	9112      	str	r1, [sp, #72]	; 0x48
 800173c:	9113      	str	r1, [sp, #76]	; 0x4c
 800173e:	9114      	str	r1, [sp, #80]	; 0x50
 8001740:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001742:	2238      	movs	r2, #56	; 0x38
 8001744:	a803      	add	r0, sp, #12
 8001746:	f012 fe39 	bl	80143bc <memset>
  if(i2cHandle->Instance==I2C2)
 800174a:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 800174e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001752:	6822      	ldr	r2, [r4, #0]
 8001754:	429a      	cmp	r2, r3
 8001756:	d002      	beq.n	800175e <HAL_I2C_MspInit+0x30>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001758:	b016      	add	sp, #88	; 0x58
 800175a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800175e:	2380      	movs	r3, #128	; 0x80
 8001760:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001762:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001766:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001768:	a803      	add	r0, sp, #12
 800176a:	f004 fc69 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 800176e:	2800      	cmp	r0, #0
 8001770:	d14a      	bne.n	8001808 <HAL_I2C_MspInit+0xda>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001772:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8001776:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800177e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001786:	9b02      	ldr	r3, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001788:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800178a:	f043 0302 	orr.w	r3, r3, #2
 800178e:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001790:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001798:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800179a:	f44f 4800 	mov.w	r8, #32768	; 0x8000
 800179e:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a2:	2712      	movs	r7, #18
 80017a4:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a6:	2501      	movs	r5, #1
 80017a8:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017aa:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017ac:	2604      	movs	r6, #4
 80017ae:	9615      	str	r6, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	a911      	add	r1, sp, #68	; 0x44
 80017b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b6:	f002 fc85 	bl	80040c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017ba:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017be:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017c0:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017c2:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017c4:	9615      	str	r6, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	a911      	add	r1, sp, #68	; 0x44
 80017c8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80017cc:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80017d0:	f002 fc78 	bl	80040c4 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017da:	65a3      	str	r3, [r4, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017e2:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80017e4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80017e6:	2200      	movs	r2, #0
 80017e8:	4611      	mov	r1, r2
 80017ea:	2020      	movs	r0, #32
 80017ec:	f001 fff5 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80017f0:	2020      	movs	r0, #32
 80017f2:	f002 f82b 	bl	800384c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	4611      	mov	r1, r2
 80017fa:	2021      	movs	r0, #33	; 0x21
 80017fc:	f001 ffed 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001800:	2021      	movs	r0, #33	; 0x21
 8001802:	f002 f823 	bl	800384c <HAL_NVIC_EnableIRQ>
}
 8001806:	e7a7      	b.n	8001758 <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 8001808:	f000 f9a6 	bl	8001b58 <Error_Handler>
 800180c:	e7b1      	b.n	8001772 <HAL_I2C_MspInit+0x44>

0800180e <MeasurePM_sens>:

void DisablePM_sens(void){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
}

void MeasurePM_sens(void){
 800180e:	b510      	push	{r4, lr}
 8001810:	b084      	sub	sp, #16
	HAL_I2C_Mem_Read(&hi2c2, J5_SSP_addr << 1, 0x00, 1, J5_SSP_dataRX, 12, 1000);
 8001812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	230c      	movs	r3, #12
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	f240 14fc 	movw	r4, #508	; 0x1fc
 8001820:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001824:	9400      	str	r4, [sp, #0]
 8001826:	2301      	movs	r3, #1
 8001828:	2200      	movs	r2, #0
 800182a:	2166      	movs	r1, #102	; 0x66
 800182c:	f240 10a8 	movw	r0, #424	; 0x1a8
 8001830:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001834:	f003 f955 	bl	8004ae2 <HAL_I2C_Mem_Read>
	PM1 = J5_SSP_dataRX[0] + (J5_SSP_dataRX[1] << 8) + (J5_SSP_dataRX[2] << 16) +  (J5_SSP_dataRX[3] << 24);
 8001838:	7823      	ldrb	r3, [r4, #0]
 800183a:	f894 c001 	ldrb.w	ip, [r4, #1]
 800183e:	78a0      	ldrb	r0, [r4, #2]
 8001840:	78e1      	ldrb	r1, [r4, #3]
 8001842:	f240 220c 	movw	r2, #524	; 0x20c
 8001846:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800184a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800184e:	eb03 4300 	add.w	r3, r3, r0, lsl #16
 8001852:	eb03 6301 	add.w	r3, r3, r1, lsl #24
 8001856:	6013      	str	r3, [r2, #0]
	PM2_5 = J5_SSP_dataRX[4] + (J5_SSP_dataRX[5] << 8) + (J5_SSP_dataRX[6] << 16) +  (J5_SSP_dataRX[7] << 24);
 8001858:	7923      	ldrb	r3, [r4, #4]
 800185a:	f894 c005 	ldrb.w	ip, [r4, #5]
 800185e:	79a0      	ldrb	r0, [r4, #6]
 8001860:	79e1      	ldrb	r1, [r4, #7]
 8001862:	f240 2214 	movw	r2, #532	; 0x214
 8001866:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800186a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800186e:	eb03 4300 	add.w	r3, r3, r0, lsl #16
 8001872:	eb03 6301 	add.w	r3, r3, r1, lsl #24
 8001876:	6013      	str	r3, [r2, #0]
	PM10 = J5_SSP_dataRX[8] + (J5_SSP_dataRX[9] << 8) + (J5_SSP_dataRX[10] << 16) +  (J5_SSP_dataRX[11] << 24);
 8001878:	7a23      	ldrb	r3, [r4, #8]
 800187a:	f894 c009 	ldrb.w	ip, [r4, #9]
 800187e:	7aa0      	ldrb	r0, [r4, #10]
 8001880:	7ae1      	ldrb	r1, [r4, #11]
 8001882:	f240 2210 	movw	r2, #528	; 0x210
 8001886:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800188a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800188e:	eb03 4300 	add.w	r3, r3, r0, lsl #16
 8001892:	eb03 6301 	add.w	r3, r3, r1, lsl #24
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	b004      	add	sp, #16
 800189a:	bd10      	pop	{r4, pc}

0800189c <MeasureTempHum>:
	HAL_UART_Receive_IT(&huart2, (uint8_t *) aRXBufferUser, ZE27_RX_BUFFER_SIZE);
	HAL_UARTEx_ReceiveToIdle(&huart2, (uint8_t *) aRXBufferUser, ZE27_RX_BUFFER_SIZE, &RxLen, 1000);
	OzonePPB = ZE27_parsePPB(aRXBufferUser);
}

void MeasureTempHum(void){
 800189c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800189e:	b083      	sub	sp, #12

    HAL_I2C_Master_Receive(&hi2c2, (uint16_t)(SHT40_addr << 1),SHT40_dataRX, 6, 100);
 80018a0:	f240 2418 	movw	r4, #536	; 0x218
 80018a4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80018a8:	f240 15a8 	movw	r5, #424	; 0x1a8
 80018ac:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80018b0:	2664      	movs	r6, #100	; 0x64
 80018b2:	9600      	str	r6, [sp, #0]
 80018b4:	2306      	movs	r3, #6
 80018b6:	4622      	mov	r2, r4
 80018b8:	2188      	movs	r1, #136	; 0x88
 80018ba:	4628      	mov	r0, r5
 80018bc:	f003 f84a 	bl	8004954 <HAL_I2C_Master_Receive>
    temp_hword = SHT40_dataRX[0] * 256 + SHT40_dataRX[1];
 80018c0:	7823      	ldrb	r3, [r4, #0]
 80018c2:	7860      	ldrb	r0, [r4, #1]
 80018c4:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 80018c8:	b280      	uxth	r0, r0
 80018ca:	f240 2338 	movw	r3, #568	; 0x238
 80018ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d2:	8018      	strh	r0, [r3, #0]
    th_hword = SHT40_dataRX[3] * 256 + SHT40_dataRX[4];
 80018d4:	78e3      	ldrb	r3, [r4, #3]
 80018d6:	7924      	ldrb	r4, [r4, #4]
 80018d8:	eb04 2403 	add.w	r4, r4, r3, lsl #8
 80018dc:	b2a4      	uxth	r4, r4
 80018de:	f240 233a 	movw	r3, #570	; 0x23a
 80018e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018e6:	801c      	strh	r4, [r3, #0]
    temp  = -45.0 + 175.0 * (float)temp_hword/(float)65535.0;
 80018e8:	f240 2734 	movw	r7, #564	; 0x234
 80018ec:	f2c2 0700 	movt	r7, #8192	; 0x2000
 80018f0:	f7ff f9ce 	bl	8000c90 <__aeabi_ui2f>
 80018f4:	f7fe fdac 	bl	8000450 <__aeabi_f2d>
 80018f8:	2200      	movs	r2, #0
 80018fa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80018fe:	f2c4 0365 	movt	r3, #16485	; 0x4065
 8001902:	f7fe fdfd 	bl	8000500 <__aeabi_dmul>
 8001906:	2200      	movs	r2, #0
 8001908:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800190c:	f2c4 03ef 	movt	r3, #16623	; 0x40ef
 8001910:	f7fe ff20 	bl	8000754 <__aeabi_ddiv>
 8001914:	2200      	movs	r2, #0
 8001916:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800191a:	f2c4 0346 	movt	r3, #16454	; 0x4046
 800191e:	f7fe fc37 	bl	8000190 <__aeabi_dsub>
 8001922:	f7ff f8af 	bl	8000a84 <__aeabi_d2f>
 8001926:	6038      	str	r0, [r7, #0]
    humidity = -6.0 + 125.0 * (float)th_hword/(float)65535.0;
 8001928:	f240 2730 	movw	r7, #560	; 0x230
 800192c:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff f9ad 	bl	8000c90 <__aeabi_ui2f>
 8001936:	f7fe fd8b 	bl	8000450 <__aeabi_f2d>
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001940:	f2c4 035f 	movt	r3, #16479	; 0x405f
 8001944:	f7fe fddc 	bl	8000500 <__aeabi_dmul>
 8001948:	2200      	movs	r2, #0
 800194a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800194e:	f2c4 03ef 	movt	r3, #16623	; 0x40ef
 8001952:	f7fe feff 	bl	8000754 <__aeabi_ddiv>
 8001956:	2200      	movs	r2, #0
 8001958:	2300      	movs	r3, #0
 800195a:	f2c4 0318 	movt	r3, #16408	; 0x4018
 800195e:	f7fe fc17 	bl	8000190 <__aeabi_dsub>
 8001962:	f7ff f88f 	bl	8000a84 <__aeabi_d2f>
 8001966:	6038      	str	r0, [r7, #0]
    HAL_I2C_Master_Transmit(&hi2c2, (uint16_t)(SHT40_addr << 1),(uint8_t*)&SHT40_cmd, 1, 100);
 8001968:	9600      	str	r6, [sp, #0]
 800196a:	2301      	movs	r3, #1
 800196c:	f244 6249 	movw	r2, #17993	; 0x4649
 8001970:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001974:	2188      	movs	r1, #136	; 0x88
 8001976:	4628      	mov	r0, r5
 8001978:	f002 ff25 	bl	80047c6 <HAL_I2C_Master_Transmit>
}
 800197c:	b003      	add	sp, #12
 800197e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001980 <SystemClock_Config>:
{
 8001980:	b510      	push	{r4, lr}
 8001982:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001984:	2248      	movs	r2, #72	; 0x48
 8001986:	2100      	movs	r1, #0
 8001988:	a808      	add	r0, sp, #32
 800198a:	f012 fd17 	bl	80143bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198e:	2400      	movs	r4, #0
 8001990:	9402      	str	r4, [sp, #8]
 8001992:	9403      	str	r4, [sp, #12]
 8001994:	9404      	str	r4, [sp, #16]
 8001996:	9405      	str	r4, [sp, #20]
 8001998:	9406      	str	r4, [sp, #24]
 800199a:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 800199c:	f003 fd09 	bl	80053b2 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80019a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019a4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80019a8:	f023 0318 	bic.w	r3, r3, #24
 80019ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019b4:	f6c5 0200 	movt	r2, #22528	; 0x5800
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	6813      	ldr	r3, [r2, #0]
 80019c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80019ce:	2307      	movs	r3, #7
 80019d0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_PWR;
 80019d2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80019d6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019d8:	2381      	movs	r3, #129	; 0x81
 80019da:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019e0:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e2:	2340      	movs	r3, #64	; 0x40
 80019e4:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEDiv = RCC_HSE_DIV1;
 80019e6:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019e8:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ea:	a808      	add	r0, sp, #32
 80019ec:	f003 feb0 	bl	8005750 <HAL_RCC_OscConfig>
 80019f0:	b978      	cbnz	r0, 8001a12 <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80019f2:	234f      	movs	r3, #79	; 0x4f
 80019f4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80019f6:	2302      	movs	r3, #2
 80019f8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019fe:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a00:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001a02:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a04:	2101      	movs	r1, #1
 8001a06:	a802      	add	r0, sp, #8
 8001a08:	f004 f9d5 	bl	8005db6 <HAL_RCC_ClockConfig>
 8001a0c:	b918      	cbnz	r0, 8001a16 <SystemClock_Config+0x96>
}
 8001a0e:	b01a      	add	sp, #104	; 0x68
 8001a10:	bd10      	pop	{r4, pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a12:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <SystemClock_Config+0x94>
 8001a16:	b672      	cpsid	i
 8001a18:	e7fe      	b.n	8001a18 <SystemClock_Config+0x98>

08001a1a <MeasureOzone>:
void MeasureOzone(void){
 8001a1a:	b530      	push	{r4, r5, lr}
 8001a1c:	b085      	sub	sp, #20
	HAL_UART_Receive_IT(&huart2, (uint8_t *) aRXBufferUser, ZE27_RX_BUFFER_SIZE);
 8001a1e:	f240 2420 	movw	r4, #544	; 0x220
 8001a22:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001a26:	f240 5574 	movw	r5, #1396	; 0x574
 8001a2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8001a2e:	2209      	movs	r2, #9
 8001a30:	4621      	mov	r1, r4
 8001a32:	4628      	mov	r0, r5
 8001a34:	f006 fdb1 	bl	800859a <HAL_UART_Receive_IT>
	HAL_UARTEx_ReceiveToIdle(&huart2, (uint8_t *) aRXBufferUser, ZE27_RX_BUFFER_SIZE, &RxLen, 1000);
 8001a38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	f10d 030e 	add.w	r3, sp, #14
 8001a42:	2209      	movs	r2, #9
 8001a44:	4621      	mov	r1, r4
 8001a46:	4628      	mov	r0, r5
 8001a48:	f006 feec 	bl	8008824 <HAL_UARTEx_ReceiveToIdle>
	OzonePPB = ZE27_parsePPB(aRXBufferUser);
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	f7ff fb2d 	bl	80010ac <ZE27_parsePPB>
 8001a52:	f240 2308 	movw	r3, #520	; 0x208
 8001a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5a:	8018      	strh	r0, [r3, #0]
}
 8001a5c:	b005      	add	sp, #20
 8001a5e:	bd30      	pop	{r4, r5, pc}

08001a60 <main>:
{
 8001a60:	b508      	push	{r3, lr}
  HAL_Init();
 8001a62:	f001 f93b 	bl	8002cdc <HAL_Init>
  SystemClock_Config();
 8001a66:	f7ff ff8b 	bl	8001980 <SystemClock_Config>
  MX_GPIO_Init();
 8001a6a:	f7ff fdc3 	bl	80015f4 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001a6e:	f006 ff84 	bl	800897a <MX_LoRaWAN_Init>
  MX_USART2_UART_Init();
 8001a72:	f000 fe6e 	bl	8002752 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001a76:	f7ff fe25 	bl	80016c4 <MX_I2C2_Init>
  MX_TIM16_Init();
 8001a7a:	f000 fc21 	bl	80022c0 <MX_TIM16_Init>
  MX_TIM17_Init();
 8001a7e:	f000 fc52 	bl	8002326 <MX_TIM17_Init>
  MX_SPI2_Init();
 8001a82:	f000 f9b0 	bl	8001de6 <MX_SPI2_Init>
  F1_QueueIni(); // init Function queue
 8001a86:	f000 f86b 	bl	8001b60 <F1_QueueIni>
  F2_QueueIni();
 8001a8a:	f000 f8c8 	bl	8001c1e <F2_QueueIni>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a98:	f002 fc71 	bl	800437e <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim16);
 8001a9c:	f240 3080 	movw	r0, #896	; 0x380
 8001aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001aa4:	f005 faff 	bl	80070a6 <HAL_TIM_Base_Start_IT>
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);///DBG
 8001aa8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001aac:	f6c4 0400 	movt	r4, #18432	; 0x4800
 8001ab0:	2520      	movs	r5, #32
    MX_LoRaWAN_Process();
 8001ab2:	f006 ff68 	bl	8008986 <MX_LoRaWAN_Process>
   	MeasureOzone();
 8001ab6:	f7ff ffb0 	bl	8001a1a <MeasureOzone>
    F1_pull()();
 8001aba:	f000 f88b 	bl	8001bd4 <F1_pull>
 8001abe:	4780      	blx	r0
    F2_pull()();
 8001ac0:	f000 f8e7 	bl	8001c92 <F2_pull>
 8001ac4:	4780      	blx	r0
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);///DBG
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	4620      	mov	r0, r4
 8001aca:	f002 fc5d 	bl	8004388 <HAL_GPIO_TogglePin>
  while (1)
 8001ace:	e7f0      	b.n	8001ab2 <main+0x52>

08001ad0 <HAL_TIM_PeriodElapsedCallback>:
{
 8001ad0:	b508      	push	{r3, lr}
   if (htim == &htim16)
 8001ad2:	f240 3380 	movw	r3, #896	; 0x380
 8001ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ada:	4283      	cmp	r3, r0
 8001adc:	d000      	beq.n	8001ae0 <HAL_TIM_PeriodElapsedCallback+0x10>
}
 8001ade:	bd08      	pop	{r3, pc}
      switch(counter){
 8001ae0:	f240 232c 	movw	r3, #556	; 0x22c
 8001ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d020      	beq.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x60>
 8001aee:	2b09      	cmp	r3, #9
 8001af0:	d02b      	beq.n	8001b4a <HAL_TIM_PeriodElapsedCallback+0x7a>
 8001af2:	b1b3      	cbz	r3, 8001b22 <HAL_TIM_PeriodElapsedCallback+0x52>
      counter++;
 8001af4:	f240 222c 	movw	r2, #556	; 0x22c
 8001af8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001afc:	6813      	ldr	r3, [r2, #0]
 8001afe:	3301      	adds	r3, #1
 8001b00:	6013      	str	r3, [r2, #0]
      counter %= 10;
 8001b02:	6810      	ldr	r0, [r2, #0]
 8001b04:	f246 6367 	movw	r3, #26215	; 0x6667
 8001b08:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8001b0c:	fb83 3100 	smull	r3, r1, r3, r0
 8001b10:	17c3      	asrs	r3, r0, #31
 8001b12:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
 8001b16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001b1a:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	e7dd      	b.n	8001ade <HAL_TIM_PeriodElapsedCallback+0xe>
    	  F2_push(MeasureTempHum);
 8001b22:	f641 009d 	movw	r0, #6301	; 0x189d
 8001b26:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b2a:	f000 f884 	bl	8001c36 <F2_push>
    	  break;
 8001b2e:	e7e1      	b.n	8001af4 <HAL_TIM_PeriodElapsedCallback+0x24>
    	  F1_push(MeasurePM_sens);
 8001b30:	f641 000f 	movw	r0, #6159	; 0x180f
 8001b34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b38:	f000 f81e 	bl	8001b78 <F1_push>
     	  PM_measure_flag = 1;
 8001b3c:	f240 0300 	movw	r3, #0
 8001b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b44:	2201      	movs	r2, #1
 8001b46:	701a      	strb	r2, [r3, #0]
    	  break;
 8001b48:	e7d4      	b.n	8001af4 <HAL_TIM_PeriodElapsedCallback+0x24>
    	  PM_measure_flag = 0;
 8001b4a:	f240 0300 	movw	r3, #0
 8001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
 8001b56:	e7cd      	b.n	8001af4 <HAL_TIM_PeriodElapsedCallback+0x24>

08001b58 <Error_Handler>:
 8001b58:	b672      	cpsid	i
  while (1)
 8001b5a:	e7fe      	b.n	8001b5a <Error_Handler+0x2>

08001b5c <SimpleF1>:
#define Q_SIZE_FAST 16

volatile int F1_last; // number of last element of fast-speed queue
int F1_first; // number of first element of fast-speed queue

void SimpleF1(){;};
 8001b5c:	4770      	bx	lr

08001b5e <SimpleF2>:
 // ------ 8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----8<----

 volatile int F2_last; // number of last element of fast-speed queue
 int F2_first; // number of first element of fast-speed queue

 void SimpleF2(){;};
 8001b5e:	4770      	bx	lr

08001b60 <F1_QueueIni>:
  F1_last = 0;
 8001b60:	f240 2380 	movw	r3, #640	; 0x280
 8001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
  F1_first = 0;
 8001b6c:	f240 237c 	movw	r3, #636	; 0x27c
 8001b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b74:	601a      	str	r2, [r3, #0]
}
 8001b76:	4770      	bx	lr

08001b78 <F1_push>:
  if ((F1_last+1)%Q_SIZE_FAST == F1_first)return 1;
 8001b78:	f240 2380 	movw	r3, #640	; 0x280
 8001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	425a      	negs	r2, r3
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	f002 020f 	and.w	r2, r2, #15
 8001b8e:	bf58      	it	pl
 8001b90:	4253      	negpl	r3, r2
 8001b92:	f240 227c 	movw	r2, #636	; 0x27c
 8001b96:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d017      	beq.n	8001bd0 <F1_push+0x58>
  F1_Queue[F1_last++] = pointerQ;
 8001ba0:	f240 2280 	movw	r2, #640	; 0x280
 8001ba4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001ba8:	6811      	ldr	r1, [r2, #0]
 8001baa:	1c4b      	adds	r3, r1, #1
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	f240 233c 	movw	r3, #572	; 0x23c
 8001bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb6:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  F1_last%=Q_SIZE_FAST;
 8001bba:	6813      	ldr	r3, [r2, #0]
 8001bbc:	4259      	negs	r1, r3
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	f001 010f 	and.w	r1, r1, #15
 8001bc6:	bf58      	it	pl
 8001bc8:	424b      	negpl	r3, r1
 8001bca:	6013      	str	r3, [r2, #0]
  return 0;
 8001bcc:	2000      	movs	r0, #0
 8001bce:	4770      	bx	lr
  if ((F1_last+1)%Q_SIZE_FAST == F1_first)return 1;
 8001bd0:	2001      	movs	r0, #1
}
 8001bd2:	4770      	bx	lr

08001bd4 <F1_pull>:
  if (F1_last == F1_first)return SimpleF1;
 8001bd4:	f240 2380 	movw	r3, #640	; 0x280
 8001bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	f240 237c 	movw	r3, #636	; 0x27c
 8001be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d013      	beq.n	8001c14 <F1_pull+0x40>
  pullVar = F1_Queue[F1_first++];
 8001bec:	f240 223c 	movw	r2, #572	; 0x23c
 8001bf0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001bf4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  F1_first%=Q_SIZE_FAST;
 8001bf8:	f240 227c 	movw	r2, #636	; 0x27c
 8001bfc:	f2c2 0200 	movt	r2, #8192	; 0x2000
  pullVar = F1_Queue[F1_first++];
 8001c00:	3301      	adds	r3, #1
  F1_first%=Q_SIZE_FAST;
 8001c02:	4259      	negs	r1, r3
 8001c04:	f003 030f 	and.w	r3, r3, #15
 8001c08:	f001 010f 	and.w	r1, r1, #15
 8001c0c:	bf58      	it	pl
 8001c0e:	424b      	negpl	r3, r1
 8001c10:	6013      	str	r3, [r2, #0]
  return pullVar;
 8001c12:	4770      	bx	lr
  if (F1_last == F1_first)return SimpleF1;
 8001c14:	f641 305d 	movw	r0, #7005	; 0x1b5d
 8001c18:	f6c0 0000 	movt	r0, #2048	; 0x800
}
 8001c1c:	4770      	bx	lr

08001c1e <F2_QueueIni>:

 void (*F2_Queue[Q_SIZE_FAST])();

 void F2_QueueIni(void){ // initialization of Queue
   F2_last = 0;
 8001c1e:	f240 23c8 	movw	r3, #712	; 0x2c8
 8001c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
   F2_first = 0;
 8001c2a:	f240 23c4 	movw	r3, #708	; 0x2c4
 8001c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c32:	601a      	str	r2, [r3, #0]
 }
 8001c34:	4770      	bx	lr

08001c36 <F2_push>:

 int F2_push(void (*pointerQ)(void) ){ // push element from the queue
   if ((F2_last+1)%Q_SIZE_FAST == F2_first)return 1;
 8001c36:	f240 23c8 	movw	r3, #712	; 0x2c8
 8001c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	425a      	negs	r2, r3
 8001c44:	f003 030f 	and.w	r3, r3, #15
 8001c48:	f002 020f 	and.w	r2, r2, #15
 8001c4c:	bf58      	it	pl
 8001c4e:	4253      	negpl	r3, r2
 8001c50:	f240 22c4 	movw	r2, #708	; 0x2c4
 8001c54:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001c58:	6812      	ldr	r2, [r2, #0]
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d017      	beq.n	8001c8e <F2_push+0x58>
   F2_Queue[F2_last++] = pointerQ;
 8001c5e:	f240 22c8 	movw	r2, #712	; 0x2c8
 8001c62:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001c66:	6811      	ldr	r1, [r2, #0]
 8001c68:	1c4b      	adds	r3, r1, #1
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	f240 2384 	movw	r3, #644	; 0x284
 8001c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c74:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
   F2_last%=Q_SIZE_FAST;
 8001c78:	6813      	ldr	r3, [r2, #0]
 8001c7a:	4259      	negs	r1, r3
 8001c7c:	f003 030f 	and.w	r3, r3, #15
 8001c80:	f001 010f 	and.w	r1, r1, #15
 8001c84:	bf58      	it	pl
 8001c86:	424b      	negpl	r3, r1
 8001c88:	6013      	str	r3, [r2, #0]
   return 0;
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	4770      	bx	lr
   if ((F2_last+1)%Q_SIZE_FAST == F2_first)return 1;
 8001c8e:	2001      	movs	r0, #1
 }
 8001c90:	4770      	bx	lr

08001c92 <F2_pull>:

 void (*F2_pull(void))(void){ // pull element from the queue
   void (*pullVar)(void);
   if (F2_last == F2_first)return SimpleF2;
 8001c92:	f240 23c8 	movw	r3, #712	; 0x2c8
 8001c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	f240 23c4 	movw	r3, #708	; 0x2c4
 8001ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d013      	beq.n	8001cd2 <F2_pull+0x40>
   pullVar = F2_Queue[F2_first++];
 8001caa:	f240 2284 	movw	r2, #644	; 0x284
 8001cae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001cb2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
   F2_first%=Q_SIZE_FAST;
 8001cb6:	f240 22c4 	movw	r2, #708	; 0x2c4
 8001cba:	f2c2 0200 	movt	r2, #8192	; 0x2000
   pullVar = F2_Queue[F2_first++];
 8001cbe:	3301      	adds	r3, #1
   F2_first%=Q_SIZE_FAST;
 8001cc0:	4259      	negs	r1, r3
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	f001 010f 	and.w	r1, r1, #15
 8001cca:	bf58      	it	pl
 8001ccc:	424b      	negpl	r3, r1
 8001cce:	6013      	str	r3, [r2, #0]
   return pullVar;
 8001cd0:	4770      	bx	lr
   if (F2_last == F2_first)return SimpleF2;
 8001cd2:	f641 305f 	movw	r0, #7007	; 0x1b5f
 8001cd6:	f6c0 0000 	movt	r0, #2048	; 0x800
 }
 8001cda:	4770      	bx	lr

08001cdc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001cdc:	b500      	push	{lr}
 8001cde:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001ce0:	222c      	movs	r2, #44	; 0x2c
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	a801      	add	r0, sp, #4
 8001ce6:	f012 fb69 	bl	80143bc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001cea:	f240 20cc 	movw	r0, #716	; 0x2cc
 8001cee:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001cf2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001cf6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001cfa:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001cfc:	231f      	movs	r3, #31
 8001cfe:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001d04:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d06:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d0c:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001d0e:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001d10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d14:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d16:	f004 fbbb 	bl	8006490 <HAL_RTC_Init>
 8001d1a:	b9d8      	cbnz	r0, 8001d54 <MX_RTC_Init+0x78>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001d1c:	f240 20cc 	movw	r0, #716	; 0x2cc
 8001d20:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d24:	f004 fd37 	bl	8006796 <HAL_RTCEx_SetSSRU_IT>
 8001d28:	b9b8      	cbnz	r0, 8001d5a <MX_RTC_Init+0x7e>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001d2e:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001d30:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001d32:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001d36:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001d38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d3c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001d3e:	a901      	add	r1, sp, #4
 8001d40:	f240 20cc 	movw	r0, #716	; 0x2cc
 8001d44:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d48:	f004 fc16 	bl	8006578 <HAL_RTC_SetAlarm_IT>
 8001d4c:	b940      	cbnz	r0, 8001d60 <MX_RTC_Init+0x84>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001d4e:	b00d      	add	sp, #52	; 0x34
 8001d50:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001d54:	f7ff ff00 	bl	8001b58 <Error_Handler>
 8001d58:	e7e0      	b.n	8001d1c <MX_RTC_Init+0x40>
    Error_Handler();
 8001d5a:	f7ff fefd 	bl	8001b58 <Error_Handler>
 8001d5e:	e7e4      	b.n	8001d2a <MX_RTC_Init+0x4e>
    Error_Handler();
 8001d60:	f7ff fefa 	bl	8001b58 <Error_Handler>
}
 8001d64:	e7f3      	b.n	8001d4e <MX_RTC_Init+0x72>

08001d66 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001d66:	b510      	push	{r4, lr}
 8001d68:	b090      	sub	sp, #64	; 0x40
 8001d6a:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d6c:	2238      	movs	r2, #56	; 0x38
 8001d6e:	2100      	movs	r1, #0
 8001d70:	a802      	add	r0, sp, #8
 8001d72:	f012 fb23 	bl	80143bc <memset>
  if(rtcHandle->Instance==RTC)
 8001d76:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001d7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001d7e:	6822      	ldr	r2, [r4, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d001      	beq.n	8001d88 <HAL_RTC_MspInit+0x22>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001d84:	b010      	add	sp, #64	; 0x40
 8001d86:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d8c:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d92:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d94:	a802      	add	r0, sp, #8
 8001d96:	f004 f953 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8001d9a:	bb08      	cbnz	r0, 8001de0 <HAL_RTC_MspInit+0x7a>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001da4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001da8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001dac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001db2:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dba:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001dbc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f001 fd09 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001dc8:	2002      	movs	r0, #2
 8001dca:	f001 fd3f 	bl	800384c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	202a      	movs	r0, #42	; 0x2a
 8001dd4:	f001 fd01 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001dd8:	202a      	movs	r0, #42	; 0x2a
 8001dda:	f001 fd37 	bl	800384c <HAL_NVIC_EnableIRQ>
}
 8001dde:	e7d1      	b.n	8001d84 <HAL_RTC_MspInit+0x1e>
      Error_Handler();
 8001de0:	f7ff feba 	bl	8001b58 <Error_Handler>
 8001de4:	e7da      	b.n	8001d9c <HAL_RTC_MspInit+0x36>

08001de6 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001de6:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001de8:	f240 3004 	movw	r0, #772	; 0x304
 8001dec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001df0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001df4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001df8:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dfa:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001dfe:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e00:	2300      	movs	r3, #0
 8001e02:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e04:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e08:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e0a:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e0c:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e12:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e14:	2218      	movs	r2, #24
 8001e16:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e18:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e1a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e1c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001e1e:	2207      	movs	r2, #7
 8001e20:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e22:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e24:	2308      	movs	r3, #8
 8001e26:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e28:	f004 fd07 	bl	800683a <HAL_SPI_Init>
 8001e2c:	b900      	cbnz	r0, 8001e30 <MX_SPI2_Init+0x4a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e2e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001e30:	f7ff fe92 	bl	8001b58 <Error_Handler>
}
 8001e34:	e7fb      	b.n	8001e2e <MX_SPI2_Init+0x48>

08001e36 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e36:	b570      	push	{r4, r5, r6, lr}
 8001e38:	b096      	sub	sp, #88	; 0x58
 8001e3a:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	9111      	str	r1, [sp, #68]	; 0x44
 8001e40:	9112      	str	r1, [sp, #72]	; 0x48
 8001e42:	9113      	str	r1, [sp, #76]	; 0x4c
 8001e44:	9114      	str	r1, [sp, #80]	; 0x50
 8001e46:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e48:	2238      	movs	r2, #56	; 0x38
 8001e4a:	a803      	add	r0, sp, #12
 8001e4c:	f012 fab6 	bl	80143bc <memset>
  if(spiHandle->Instance==SPI2)
 8001e50:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001e54:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001e58:	6822      	ldr	r2, [r4, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d001      	beq.n	8001e62 <HAL_SPI_MspInit+0x2c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001e5e:	b016      	add	sp, #88	; 0x58
 8001e60:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S2;
 8001e62:	2310      	movs	r3, #16
 8001e64:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2s2ClockSelection = RCC_I2S2CLKSOURCE_HSI;
 8001e66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e6a:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e6c:	a803      	add	r0, sp, #12
 8001e6e:	f004 f8e7 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8001e72:	2800      	cmp	r0, #0
 8001e74:	d13a      	bne.n	8001eec <HAL_SPI_MspInit+0xb6>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e80:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001e82:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e84:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001e88:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001e8a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e8e:	f042 0202 	orr.w	r2, r2, #2
 8001e92:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e96:	f002 0202 	and.w	r2, r2, #2
 8001e9a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001e9c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ea0:	f042 0201 	orr.w	r2, r2, #1
 8001ea4:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001eae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13;
 8001eb0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001eb4:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb6:	2602      	movs	r6, #2
 8001eb8:	9612      	str	r6, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2400      	movs	r4, #0
 8001ebc:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebe:	9414      	str	r4, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ec0:	2505      	movs	r5, #5
 8001ec2:	9515      	str	r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec4:	a911      	add	r1, sp, #68	; 0x44
 8001ec6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001eca:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001ece:	f002 f8f9 	bl	80040c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ed2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed6:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	9612      	str	r6, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	9414      	str	r4, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ede:	9515      	str	r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	a911      	add	r1, sp, #68	; 0x44
 8001ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee6:	f002 f8ed 	bl	80040c4 <HAL_GPIO_Init>
}
 8001eea:	e7b8      	b.n	8001e5e <HAL_SPI_MspInit+0x28>
      Error_Handler();
 8001eec:	f7ff fe34 	bl	8001b58 <Error_Handler>
 8001ef0:	e7c1      	b.n	8001e76 <HAL_SPI_MspInit+0x40>

08001ef2 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001ef2:	4770      	bx	lr

08001ef4 <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001ef4:	4770      	bx	lr

08001ef6 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001ef6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001ef8:	f000 ff06 	bl	8002d08 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001efc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f00:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8001f04:	2001      	movs	r0, #1
 8001f06:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001f0a:	f003 face 	bl	80054aa <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001f0e:	bd08      	pop	{r3, pc}

08001f10 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8001f10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001f12:	f000 ff00 	bl	8002d16 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001f16:	bd08      	pop	{r3, pc}

08001f18 <PWR_ExitStopMode>:
{
 8001f18:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8001f1a:	f000 fefc 	bl	8002d16 <HAL_ResumeTick>
  vcom_Resume();
 8001f1e:	f000 fdf0 	bl	8002b02 <vcom_Resume>
}
 8001f22:	bd08      	pop	{r3, pc}

08001f24 <PWR_EnterSleepMode>:
{
 8001f24:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 8001f26:	f000 feef 	bl	8002d08 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f003 fa49 	bl	80053c4 <HAL_PWR_EnterSLEEPMode>
}
 8001f32:	bd08      	pop	{r3, pc}

08001f34 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f34:	4770      	bx	lr

08001f36 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f36:	e7fe      	b.n	8001f36 <NMI_Handler>

08001f38 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <HardFault_Handler>

08001f3a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <MemManage_Handler>

08001f3c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f3c:	e7fe      	b.n	8001f3c <BusFault_Handler>

08001f3e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f3e:	e7fe      	b.n	8001f3e <UsageFault_Handler>

08001f40 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f40:	4770      	bx	lr

08001f42 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f42:	4770      	bx	lr

08001f44 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f44:	4770      	bx	lr

08001f46 <SysTick_Handler>:

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f46:	4770      	bx	lr

08001f48 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001f48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001f4a:	f240 20cc 	movw	r0, #716	; 0x2cc
 8001f4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f52:	f004 fc4c 	bl	80067ee <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001f56:	bd08      	pop	{r3, pc}

08001f58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001f5a:	f240 4080 	movw	r0, #1152	; 0x480
 8001f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f62:	f001 fea7 	bl	8003cb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f66:	bd08      	pop	{r3, pc}

08001f68 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001f68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f6a:	f240 4020 	movw	r0, #1056	; 0x420
 8001f6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f72:	f001 fe9f 	bl	8003cb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001f76:	bd08      	pop	{r3, pc}

08001f78 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 Global Interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001f78:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */
	static int counter = 0;
  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001f7a:	f240 3080 	movw	r0, #896	; 0x380
 8001f7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f82:	f005 f8c7 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */
  counter++;
 8001f86:	f240 336c 	movw	r3, #876	; 0x36c
 8001f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	3201      	adds	r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM16_IRQn 1 */
}
 8001f94:	bd08      	pop	{r3, pc}

08001f96 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 Global Interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001f96:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */
static int counter = 0;
  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001f98:	f240 30cc 	movw	r0, #972	; 0x3cc
 8001f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fa0:	f005 f8b8 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */
  counter++;
 8001fa4:	f240 3368 	movw	r3, #872	; 0x368
 8001fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	3201      	adds	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM17_IRQn 1 */
}
 8001fb2:	bd08      	pop	{r3, pc}

08001fb4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 Event Interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001fb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001fb6:	f240 10a8 	movw	r0, #424	; 0x1a8
 8001fba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fbe:	f002 fe93 	bl	8004ce8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001fc2:	bd08      	pop	{r3, pc}

08001fc4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 Error Interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001fc4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001fc6:	f240 10a8 	movw	r0, #424	; 0x1a8
 8001fca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fce:	f003 f946 	bl	800525e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001fd2:	bd08      	pop	{r3, pc}

08001fd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fd4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fd6:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8001fda:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fde:	f005 faf5 	bl	80075cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fe2:	bd08      	pop	{r3, pc}

08001fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fe4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fe6:	f240 5074 	movw	r0, #1396	; 0x574
 8001fea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fee:	f005 faed 	bl	80075cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ff2:	bd08      	pop	{r3, pc}

08001ff4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ff4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ff6:	f240 20cc 	movw	r0, #716	; 0x2cc
 8001ffa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ffe:	f004 f9a5 	bl	800634c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002002:	bd08      	pop	{r3, pc}

08002004 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8002004:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8002006:	f240 3070 	movw	r0, #880	; 0x370
 800200a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800200e:	f004 ff55 	bl	8006ebc <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8002012:	bd08      	pop	{r3, pc}

08002014 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun Interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8002014:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Channel2
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_rx);
 8002016:	f240 4020 	movw	r0, #1056	; 0x420
 800201a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800201e:	f001 fee8 	bl	8003df2 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 8002022:	bd08      	pop	{r3, pc}

08002024 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8002024:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002026:	f240 3070 	movw	r0, #880	; 0x370
 800202a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800202e:	2308      	movs	r3, #8
 8002030:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002032:	f004 fca5 	bl	8006980 <HAL_SUBGHZ_Init>
 8002036:	b900      	cbnz	r0, 800203a <MX_SUBGHZ_Init+0x16>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002038:	bd08      	pop	{r3, pc}
    Error_Handler();
 800203a:	f7ff fd8d 	bl	8001b58 <Error_Handler>
}
 800203e:	e7fb      	b.n	8002038 <MX_SUBGHZ_Init+0x14>

08002040 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002040:	b500      	push	{lr}
 8002042:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8002044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002048:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002050:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002058:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	4611      	mov	r1, r2
 800205e:	2032      	movs	r0, #50	; 0x32
 8002060:	f001 fbbb 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002064:	2032      	movs	r0, #50	; 0x32
 8002066:	f001 fbf1 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800206a:	b003      	add	sp, #12
 800206c:	f85d fb04 	ldr.w	pc, [sp], #4

08002070 <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002070:	b40c      	push	{r2, r3}
 8002072:	b500      	push	{lr}
 8002074:	b083      	sub	sp, #12
 8002076:	ab04      	add	r3, sp, #16
 8002078:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 800207c:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800207e:	f011 fb62 	bl	8013746 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002082:	b003      	add	sp, #12
 8002084:	f85d eb04 	ldr.w	lr, [sp], #4
 8002088:	b002      	add	sp, #8
 800208a:	4770      	bx	lr

0800208c <TimestampNow>:
{
 800208c:	b530      	push	{r4, r5, lr}
 800208e:	b085      	sub	sp, #20
 8002090:	4604      	mov	r4, r0
 8002092:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8002094:	a802      	add	r0, sp, #8
 8002096:	f011 facb 	bl	8013630 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 800209a:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	9b02      	ldr	r3, [sp, #8]
 80020a2:	f244 6264 	movw	r2, #18020	; 0x4664
 80020a6:	f6c0 0201 	movt	r2, #2049	; 0x801
 80020aa:	2110      	movs	r1, #16
 80020ac:	4620      	mov	r0, r4
 80020ae:	f7ff ffdf 	bl	8002070 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80020b2:	4620      	mov	r0, r4
 80020b4:	f7fe f860 	bl	8000178 <strlen>
 80020b8:	8028      	strh	r0, [r5, #0]
}
 80020ba:	b005      	add	sp, #20
 80020bc:	bd30      	pop	{r4, r5, pc}

080020be <SystemApp_Init>:
{
 80020be:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80020c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020c4:	6893      	ldr	r3, [r2, #8]
 80020c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020ca:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 80020cc:	f011 fe02 	bl	8013cd4 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80020d0:	f240 337c 	movw	r3, #892	; 0x37c
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	2401      	movs	r4, #1
 80020da:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 80020dc:	f000 f8c3 	bl	8002266 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 80020e0:	f012 f801 	bl	80140e6 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80020e4:	f242 008d 	movw	r0, #8333	; 0x208d
 80020e8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80020ec:	f012 f818 	bl	8014120 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80020f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020f4:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80020f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80020fc:	611a      	str	r2, [r3, #16]
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80020fe:	2002      	movs	r0, #2
 8002100:	f012 f814 	bl	801412c <UTIL_ADV_TRACE_SetVerboseLevel>
  SYS_InitMeasurement();
 8002104:	f7ff f877 	bl	80011f6 <SYS_InitMeasurement>
  EnvSensors_Init();
 8002108:	f000 f8d7 	bl	80022ba <EnvSensors_Init>
  UTIL_LPM_Init();
 800210c:	f011 f9ac 	bl	8013468 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002110:	4621      	mov	r1, r4
 8002112:	4620      	mov	r0, r4
 8002114:	f011 f9cd 	bl	80134b2 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002118:	4621      	mov	r1, r4
 800211a:	4620      	mov	r0, r4
 800211c:	f011 f9b0 	bl	8013480 <UTIL_LPM_SetStopMode>
}
 8002120:	bd10      	pop	{r4, pc}

08002122 <UTIL_SEQ_Idle>:
{
 8002122:	b508      	push	{r3, lr}
  UTIL_LPM_EnterLowPower();
 8002124:	f011 f9de 	bl	80134e4 <UTIL_LPM_EnterLowPower>
}
 8002128:	bd08      	pop	{r3, pc}

0800212a <GetBatteryLevel>:
{
 800212a:	b508      	push	{r3, lr}
  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800212c:	f7ff f86d 	bl	800120a <SYS_GetBatteryLevel>
  if (batteryLevelmV > VDD_BAT)
 8002130:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002134:	4298      	cmp	r0, r3
 8002136:	d810      	bhi.n	800215a <GetBatteryLevel+0x30>
  else if (batteryLevelmV < VDD_MIN)
 8002138:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
 800213c:	d30f      	bcc.n	800215e <GetBatteryLevel+0x34>
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 800213e:	f5a0 60e1 	sub.w	r0, r0, #1800	; 0x708
 8002142:	ebc0 10c0 	rsb	r0, r0, r0, lsl #7
 8002146:	0040      	lsls	r0, r0, #1
 8002148:	f248 13b5 	movw	r3, #33205	; 0x81b5
 800214c:	f6c1 334e 	movt	r3, #6990	; 0x1b4e
 8002150:	fba3 3000 	umull	r3, r0, r3, r0
 8002154:	f3c0 10c7 	ubfx	r0, r0, #7, #8
 8002158:	e000      	b.n	800215c <GetBatteryLevel+0x32>
    batteryLevel = LORAWAN_MAX_BAT;
 800215a:	20fe      	movs	r0, #254	; 0xfe
}
 800215c:	bd08      	pop	{r3, pc}
    batteryLevel = 0;
 800215e:	2000      	movs	r0, #0
 8002160:	e7fc      	b.n	800215c <GetBatteryLevel+0x32>

08002162 <GetTemperatureLevel>:
{
 8002162:	b500      	push	{lr}
 8002164:	b087      	sub	sp, #28
  EnvSensors_Read(&sensor_data);
 8002166:	4668      	mov	r0, sp
 8002168:	f000 f88f 	bl	800228a <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 800216c:	9801      	ldr	r0, [sp, #4]
 800216e:	f7fe fde7 	bl	8000d40 <__aeabi_f2iz>
}
 8002172:	b200      	sxth	r0, r0
 8002174:	b007      	add	sp, #28
 8002176:	f85d fb04 	ldr.w	pc, [sp], #4

0800217a <GetUniqueId>:
{
 800217a:	b538      	push	{r3, r4, r5, lr}
 800217c:	4604      	mov	r4, r0
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 800217e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002182:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8002186:	f8d3 3580 	ldr.w	r3, [r3, #1408]	; 0x580
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218e:	d018      	beq.n	80021c2 <GetUniqueId+0x48>
    id[7] = val & 0xFF;
 8002190:	71c3      	strb	r3, [r0, #7]
    id[6] = (val >> 8) & 0xFF;
 8002192:	0a1a      	lsrs	r2, r3, #8
 8002194:	7182      	strb	r2, [r0, #6]
    id[5] = (val >> 16) & 0xFF;
 8002196:	0c1a      	lsrs	r2, r3, #16
 8002198:	7142      	strb	r2, [r0, #5]
    id[4] = (val >> 24) & 0xFF;
 800219a:	0e1b      	lsrs	r3, r3, #24
 800219c:	7103      	strb	r3, [r0, #4]
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800219e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80021a2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    id[3] = val & 0xFF;
 80021a6:	f8d3 2584 	ldr.w	r2, [r3, #1412]	; 0x584
 80021aa:	70c2      	strb	r2, [r0, #3]
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80021ac:	f8d3 0584 	ldr.w	r0, [r3, #1412]	; 0x584
    id[2] = val & 0xFF;
 80021b0:	f3c0 2207 	ubfx	r2, r0, #8, #8
    id[1] = (val >> 8) & 0xFF;
 80021b4:	f3c0 4307 	ubfx	r3, r0, #16, #8
    id[0] = (val >> 16) & 0xFF;
 80021b8:	0e00      	lsrs	r0, r0, #24
    id[2] = (ID_2_val) >> 16;
 80021ba:	70a2      	strb	r2, [r4, #2]
    id[1] = (ID_2_val) >> 8;
 80021bc:	7063      	strb	r3, [r4, #1]
    id[0] = (ID_2_val);
 80021be:	7020      	strb	r0, [r4, #0]
}
 80021c0:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 80021c2:	f000 fdaf 	bl	8002d24 <HAL_GetUIDw0>
 80021c6:	4605      	mov	r5, r0
 80021c8:	f000 fdba 	bl	8002d40 <HAL_GetUIDw2>
 80021cc:	4405      	add	r5, r0
    uint32_t ID_2_val = HAL_GetUIDw1();
 80021ce:	f000 fdb0 	bl	8002d32 <HAL_GetUIDw1>
    id[7] = (ID_1_3_val) >> 24;
 80021d2:	0e2b      	lsrs	r3, r5, #24
 80021d4:	71e3      	strb	r3, [r4, #7]
    id[6] = (ID_1_3_val) >> 16;
 80021d6:	0c2b      	lsrs	r3, r5, #16
 80021d8:	71a3      	strb	r3, [r4, #6]
    id[5] = (ID_1_3_val) >> 8;
 80021da:	0a2b      	lsrs	r3, r5, #8
 80021dc:	7163      	strb	r3, [r4, #5]
    id[4] = (ID_1_3_val);
 80021de:	7125      	strb	r5, [r4, #4]
    id[3] = (ID_2_val) >> 24;
 80021e0:	0e03      	lsrs	r3, r0, #24
 80021e2:	70e3      	strb	r3, [r4, #3]
    id[2] = (ID_2_val) >> 16;
 80021e4:	f3c0 4207 	ubfx	r2, r0, #16, #8
    id[1] = (ID_2_val) >> 8;
 80021e8:	f3c0 2307 	ubfx	r3, r0, #8, #8
    id[0] = (ID_2_val);
 80021ec:	b2c0      	uxtb	r0, r0
 80021ee:	e7e4      	b.n	80021ba <GetUniqueId+0x40>

080021f0 <GetDevAddr>:
{
 80021f0:	b538      	push	{r3, r4, r5, lr}
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80021f2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80021f6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 80021fa:	f8d3 3580 	ldr.w	r3, [r3, #1408]	; 0x580
  *devAddr = LL_FLASH_GetUDN();
 80021fe:	6003      	str	r3, [r0, #0]
  if (*devAddr == 0xFFFFFFFF)
 8002200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002204:	d000      	beq.n	8002208 <GetDevAddr+0x18>
}
 8002206:	bd38      	pop	{r3, r4, r5, pc}
 8002208:	4604      	mov	r4, r0
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800220a:	f000 fd8b 	bl	8002d24 <HAL_GetUIDw0>
 800220e:	4605      	mov	r5, r0
 8002210:	f000 fd8f 	bl	8002d32 <HAL_GetUIDw1>
 8002214:	4045      	eors	r5, r0
 8002216:	f000 fd93 	bl	8002d40 <HAL_GetUIDw2>
 800221a:	4045      	eors	r5, r0
 800221c:	6025      	str	r5, [r4, #0]
}
 800221e:	e7f2      	b.n	8002206 <GetDevAddr+0x16>

08002220 <UTIL_ADV_TRACE_PreSendHook>:
{
 8002220:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002222:	2101      	movs	r1, #1
 8002224:	2002      	movs	r0, #2
 8002226:	f011 f92b 	bl	8013480 <UTIL_LPM_SetStopMode>
}
 800222a:	bd08      	pop	{r3, pc}

0800222c <UTIL_ADV_TRACE_PostSendHook>:
{
 800222c:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800222e:	2100      	movs	r1, #0
 8002230:	2002      	movs	r0, #2
 8002232:	f011 f925 	bl	8013480 <UTIL_LPM_SetStopMode>
}
 8002236:	bd08      	pop	{r3, pc}

08002238 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002238:	2000      	movs	r0, #0
 800223a:	4770      	bx	lr

0800223c <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 800223c:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800223e:	f240 337c 	movw	r3, #892	; 0x37c
 8002242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	b90b      	cbnz	r3, 800224e <HAL_GetTick+0x12>
  uint32_t ret = 0;
 800224a:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 800224c:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 800224e:	f000 f909 	bl	8002464 <TIMER_IF_GetTimerValue>
 8002252:	e7fb      	b.n	800224c <HAL_GetTick+0x10>

08002254 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002254:	b500      	push	{lr}
 8002256:	b083      	sub	sp, #12
 8002258:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800225a:	9801      	ldr	r0, [sp, #4]
 800225c:	f000 f9f3 	bl	8002646 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002260:	b003      	add	sp, #12
 8002262:	f85d fb04 	ldr.w	pc, [sp], #4

08002266 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002266:	b508      	push	{r3, lr}
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002268:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800226c:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8002270:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002274:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002278:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 800227c:	f000 fd67 	bl	8002d4e <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8002280:	f000 fd6e 	bl	8002d60 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8002284:	f000 fd75 	bl	8002d72 <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002288:	bd08      	pop	{r3, pc}

0800228a <EnvSensors_Read>:
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 800228a:	2300      	movs	r3, #0
 800228c:	f2c4 2348 	movt	r3, #16968	; 0x4248
 8002290:	6083      	str	r3, [r0, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002292:	2300      	movs	r3, #0
 8002294:	f2c4 1390 	movt	r3, #16784	; 0x4190
 8002298:	6043      	str	r3, [r0, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800229a:	2300      	movs	r3, #0
 800229c:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80022a0:	6003      	str	r3, [r0, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80022a2:	f640 130d 	movw	r3, #2317	; 0x90d
 80022a6:	f2c0 033e 	movt	r3, #62	; 0x3e
 80022aa:	60c3      	str	r3, [r0, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80022ac:	f240 33ab 	movw	r3, #939	; 0x3ab
 80022b0:	f2c0 0305 	movt	r3, #5
 80022b4:	6103      	str	r3, [r0, #16]

  return 0;
  /* USER CODE END EnvSensors_Read */
}
 80022b6:	2000      	movs	r0, #0
 80022b8:	4770      	bx	lr

080022ba <EnvSensors_Init>:
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 80022ba:	2000      	movs	r0, #0
 80022bc:	4770      	bx	lr

080022be <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80022be:	4770      	bx	lr

080022c0 <MX_TIM16_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80022c0:	b500      	push	{lr}
 80022c2:	b083      	sub	sp, #12
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80022c4:	f240 3080 	movw	r0, #896	; 0x380
 80022c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022cc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80022d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80022d4:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 999;
 80022d6:	f240 33e7 	movw	r3, #999	; 0x3e7
 80022da:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022dc:	2300      	movs	r3, #0
 80022de:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 32000;
 80022e0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80022e4:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e6:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 80022e8:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80022ee:	f005 f842 	bl	8007376 <HAL_TIM_Base_Init>
 80022f2:	b9a8      	cbnz	r0, 8002320 <MX_TIM16_Init+0x60>
  SET_BIT(RCC->APB2ENR, Periphs);
 80022f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80022fe:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002306:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002308:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM16_Init 2 */
  /* TIM16 clock enable */
  __HAL_RCC_TIM16_CLK_ENABLE();

  /* TIM16 interrupt Init */
  HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800230a:	2200      	movs	r2, #0
 800230c:	4611      	mov	r1, r2
 800230e:	201c      	movs	r0, #28
 8002310:	f001 fa63 	bl	80037da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002314:	201c      	movs	r0, #28
 8002316:	f001 fa99 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM16_Init 2 */

}
 800231a:	b003      	add	sp, #12
 800231c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002320:	f7ff fc1a 	bl	8001b58 <Error_Handler>
 8002324:	e7e6      	b.n	80022f4 <MX_TIM16_Init+0x34>

08002326 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002326:	b500      	push	{lr}
 8002328:	b083      	sub	sp, #12
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800232a:	f240 30cc 	movw	r0, #972	; 0x3cc
 800232e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002332:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8002336:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800233a:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002340:	6083      	str	r3, [r0, #8]
  htim17.Init.Period = 65535;
 8002342:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002346:	60c2      	str	r2, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002348:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 800234a:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800234c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800234e:	f005 f812 	bl	8007376 <HAL_TIM_Base_Init>
 8002352:	b9a8      	cbnz	r0, 8002380 <MX_TIM17_Init+0x5a>
  SET_BIT(RCC->APB2ENR, Periphs);
 8002354:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002358:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800235a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800235e:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002366:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002368:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM17_Init 2 */
  /* TIM16 clock enable */
  __HAL_RCC_TIM17_CLK_ENABLE();

  /* TIM16 interrupt Init */
  HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800236a:	2200      	movs	r2, #0
 800236c:	4611      	mov	r1, r2
 800236e:	201d      	movs	r0, #29
 8002370:	f001 fa33 	bl	80037da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002374:	201d      	movs	r0, #29
 8002376:	f001 fa69 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM17_Init 2 */

}
 800237a:	b003      	add	sp, #12
 800237c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002380:	f7ff fbea 	bl	8001b58 <Error_Handler>
 8002384:	e7e6      	b.n	8002354 <MX_TIM17_Init+0x2e>

08002386 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002386:	b500      	push	{lr}
 8002388:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM16)
 800238a:	6802      	ldr	r2, [r0, #0]
 800238c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002390:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002394:	429a      	cmp	r2, r3
 8002396:	d008      	beq.n	80023aa <HAL_TIM_Base_MspInit+0x24>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM17)
 8002398:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800239c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d016      	beq.n	80023d2 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80023a4:	b003      	add	sp, #12
 80023a6:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 80023aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80023b4:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023bc:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80023be:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	4611      	mov	r1, r2
 80023c4:	201c      	movs	r0, #28
 80023c6:	f001 fa08 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80023ca:	201c      	movs	r0, #28
 80023cc:	f001 fa3e 	bl	800384c <HAL_NVIC_EnableIRQ>
 80023d0:	e7e8      	b.n	80023a4 <HAL_TIM_Base_MspInit+0x1e>
  SET_BIT(RCC->APB2ENR, Periphs);
 80023d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80023dc:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023e4:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80023e6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80023e8:	2200      	movs	r2, #0
 80023ea:	4611      	mov	r1, r2
 80023ec:	201d      	movs	r0, #29
 80023ee:	f001 f9f4 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80023f2:	201d      	movs	r0, #29
 80023f4:	f001 fa2a 	bl	800384c <HAL_NVIC_EnableIRQ>
}
 80023f8:	e7d4      	b.n	80023a4 <HAL_TIM_Base_MspInit+0x1e>

080023fa <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80023fa:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80023fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002406:	4282      	cmp	r2, r0
 8002408:	d007      	beq.n	800241a <TIMER_IF_SetTimerContext+0x20>
 800240a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800240e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	6898      	ldr	r0, [r3, #8]
 8002416:	4282      	cmp	r2, r0
 8002418:	d1fb      	bne.n	8002412 <TIMER_IF_SetTimerContext+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 800241a:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 800241c:	f240 431c 	movw	r3, #1052	; 0x41c
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	6018      	str	r0, [r3, #0]
}
 8002426:	4770      	bx	lr

08002428 <TIMER_IF_GetTimerContext>:
  return RtcTimerContext;
 8002428:	f240 431c 	movw	r3, #1052	; 0x41c
 800242c:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8002430:	6818      	ldr	r0, [r3, #0]
 8002432:	4770      	bx	lr

08002434 <TIMER_IF_GetTimerElapsedTime>:
 8002434:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002438:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002440:	4282      	cmp	r2, r0
 8002442:	d007      	beq.n	8002454 <TIMER_IF_GetTimerElapsedTime+0x20>
 8002444:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002448:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	6898      	ldr	r0, [r3, #8]
 8002450:	4282      	cmp	r2, r0
 8002452:	d1fb      	bne.n	800244c <TIMER_IF_GetTimerElapsedTime+0x18>
  return UINT32_MAX - ssr;
 8002454:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002456:	f240 431c 	movw	r3, #1052	; 0x41c
 800245a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	1ac0      	subs	r0, r0, r3
 8002462:	4770      	bx	lr

08002464 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8002464:	f240 4318 	movw	r3, #1048	; 0x418
 8002468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	b18b      	cbz	r3, 8002494 <TIMER_IF_GetTimerValue+0x30>
 8002470:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002474:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800247c:	4282      	cmp	r2, r0
 800247e:	d007      	beq.n	8002490 <TIMER_IF_GetTimerValue+0x2c>
 8002480:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002484:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	6898      	ldr	r0, [r3, #8]
 800248c:	4282      	cmp	r2, r0
 800248e:	d1fb      	bne.n	8002488 <TIMER_IF_GetTimerValue+0x24>
  return UINT32_MAX - ssr;
 8002490:	43c0      	mvns	r0, r0
 8002492:	4770      	bx	lr
  uint32_t ret = 0;
 8002494:	2000      	movs	r0, #0
}
 8002496:	4770      	bx	lr

08002498 <TIMER_IF_GetMinimumTimeout>:
}
 8002498:	2003      	movs	r0, #3
 800249a:	4770      	bx	lr

0800249c <TIMER_IF_Convert_ms2Tick>:
{
 800249c:	b508      	push	{r3, lr}
 800249e:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80024a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024a4:	2300      	movs	r3, #0
 80024a6:	0280      	lsls	r0, r0, #10
 80024a8:	0d89      	lsrs	r1, r1, #22
 80024aa:	f7fe fc6f 	bl	8000d8c <__aeabi_uldivmod>
}
 80024ae:	bd08      	pop	{r3, pc}

080024b0 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80024b0:	0ec2      	lsrs	r2, r0, #27
 80024b2:	0143      	lsls	r3, r0, #5
 80024b4:	1a1b      	subs	r3, r3, r0
 80024b6:	f162 0200 	sbc.w	r2, r2, #0
 80024ba:	0092      	lsls	r2, r2, #2
 80024bc:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	181b      	adds	r3, r3, r0
 80024c4:	f142 0000 	adc.w	r0, r2, #0
 80024c8:	00c0      	lsls	r0, r0, #3
 80024ca:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80024ce:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 80024d2:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 80024d6:	4770      	bx	lr

080024d8 <TIMER_IF_StopTimer>:
{
 80024d8:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80024da:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80024de:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80024e2:	2201      	movs	r2, #1
 80024e4:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80024e6:	f240 24cc 	movw	r4, #716	; 0x2cc
 80024ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80024ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024f2:	4620      	mov	r0, r4
 80024f4:	f003 fee0 	bl	80062b8 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	6323      	str	r3, [r4, #48]	; 0x30
}
 80024fe:	2000      	movs	r0, #0
 8002500:	bd10      	pop	{r4, pc}

08002502 <TIMER_IF_Init>:
{
 8002502:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8002504:	f240 4318 	movw	r3, #1048	; 0x418
 8002508:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b10b      	cbz	r3, 8002514 <TIMER_IF_Init+0x12>
}
 8002510:	2000      	movs	r0, #0
 8002512:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002514:	f240 24cc 	movw	r4, #716	; 0x2cc
 8002518:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800251c:	f04f 35ff 	mov.w	r5, #4294967295
 8002520:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8002522:	f7ff fbdb 	bl	8001cdc <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8002526:	f7ff ffd7 	bl	80024d8 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800252a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800252e:	4620      	mov	r0, r4
 8002530:	f003 fec2 	bl	80062b8 <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002534:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002536:	4620      	mov	r0, r4
 8002538:	f004 f90c 	bl	8006754 <HAL_RTCEx_EnableBypassShadow>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 800253c:	2200      	movs	r2, #0
 800253e:	2102      	movs	r1, #2
 8002540:	4620      	mov	r0, r4
 8002542:	f004 f96c 	bl	800681e <HAL_RTCEx_BKUPWrite>
    TIMER_IF_SetTimerContext();
 8002546:	f7ff ff58 	bl	80023fa <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 800254a:	f240 4318 	movw	r3, #1048	; 0x418
 800254e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
 8002556:	e7db      	b.n	8002510 <TIMER_IF_Init+0xe>

08002558 <TIMER_IF_BkUp_Write_Seconds>:
{
 8002558:	b508      	push	{r3, lr}
 800255a:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800255c:	2100      	movs	r1, #0
 800255e:	f240 20cc 	movw	r0, #716	; 0x2cc
 8002562:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002566:	f004 f95a 	bl	800681e <HAL_RTCEx_BKUPWrite>
}
 800256a:	bd08      	pop	{r3, pc}

0800256c <TIMER_IF_BkUp_Write_SubSeconds>:
{
 800256c:	b508      	push	{r3, lr}
 800256e:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002570:	2101      	movs	r1, #1
 8002572:	f240 20cc 	movw	r0, #716	; 0x2cc
 8002576:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800257a:	f004 f950 	bl	800681e <HAL_RTCEx_BKUPWrite>
}
 800257e:	bd08      	pop	{r3, pc}

08002580 <TIMER_IF_StartTimer>:
{
 8002580:	b510      	push	{r4, lr}
 8002582:	b08c      	sub	sp, #48	; 0x30
 8002584:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8002586:	222c      	movs	r2, #44	; 0x2c
 8002588:	2100      	movs	r1, #0
 800258a:	a801      	add	r0, sp, #4
 800258c:	f011 ff16 	bl	80143bc <memset>
  TIMER_IF_StopTimer();
 8002590:	f7ff ffa2 	bl	80024d8 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002594:	f240 431c 	movw	r3, #1052	; 0x41c
 8002598:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80025a0:	2300      	movs	r3, #0
 80025a2:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80025a4:	43e4      	mvns	r4, r4
 80025a6:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80025a8:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80025aa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80025ae:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80025b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80025b6:	2201      	movs	r2, #1
 80025b8:	a901      	add	r1, sp, #4
 80025ba:	f240 20cc 	movw	r0, #716	; 0x2cc
 80025be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80025c2:	f003 ffd9 	bl	8006578 <HAL_RTC_SetAlarm_IT>
 80025c6:	b910      	cbnz	r0, 80025ce <TIMER_IF_StartTimer+0x4e>
}
 80025c8:	2000      	movs	r0, #0
 80025ca:	b00c      	add	sp, #48	; 0x30
 80025cc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80025ce:	f7ff fac3 	bl	8001b58 <Error_Handler>
 80025d2:	e7f9      	b.n	80025c8 <TIMER_IF_StartTimer+0x48>

080025d4 <TIMER_IF_BkUp_Read_Seconds>:
{
 80025d4:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80025d6:	2100      	movs	r1, #0
 80025d8:	f240 20cc 	movw	r0, #716	; 0x2cc
 80025dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80025e0:	f004 f924 	bl	800682c <HAL_RTCEx_BKUPRead>
}
 80025e4:	bd08      	pop	{r3, pc}

080025e6 <TIMER_IF_BkUp_Read_SubSeconds>:
{
 80025e6:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80025e8:	2101      	movs	r1, #1
 80025ea:	f240 20cc 	movw	r0, #716	; 0x2cc
 80025ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80025f2:	f004 f91b 	bl	800682c <HAL_RTCEx_BKUPRead>
}
 80025f6:	bd08      	pop	{r3, pc}

080025f8 <TIMER_IF_GetTime>:
{
 80025f8:	b538      	push	{r3, r4, r5, lr}
 80025fa:	4605      	mov	r5, r0
 80025fc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002600:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002608:	42a2      	cmp	r2, r4
 800260a:	d007      	beq.n	800261c <TIMER_IF_GetTime+0x24>
 800260c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002610:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	689c      	ldr	r4, [r3, #8]
 8002618:	42a2      	cmp	r2, r4
 800261a:	d1fb      	bne.n	8002614 <TIMER_IF_GetTime+0x1c>
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800261c:	2102      	movs	r1, #2
 800261e:	f240 20cc 	movw	r0, #716	; 0x2cc
 8002622:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002626:	f004 f901 	bl	800682c <HAL_RTCEx_BKUPRead>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800262a:	43e4      	mvns	r4, r4
  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800262c:	f3c4 0209 	ubfx	r2, r4, #0, #10
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002630:	0153      	lsls	r3, r2, #5
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	189b      	adds	r3, r3, r2
 8002638:	f3c3 13d5 	ubfx	r3, r3, #7, #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800263c:	802b      	strh	r3, [r5, #0]
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800263e:	0aa4      	lsrs	r4, r4, #10
}
 8002640:	ea44 5080 	orr.w	r0, r4, r0, lsl #22
 8002644:	bd38      	pop	{r3, r4, r5, pc}

08002646 <TIMER_IF_DelayMs>:
{
 8002646:	b508      	push	{r3, lr}
 8002648:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800264a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800264e:	2300      	movs	r3, #0
 8002650:	0280      	lsls	r0, r0, #10
 8002652:	0d89      	lsrs	r1, r1, #22
 8002654:	f7fe fb9a 	bl	8000d8c <__aeabi_uldivmod>
 8002658:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800265c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002664:	429a      	cmp	r2, r3
 8002666:	d007      	beq.n	8002678 <TIMER_IF_DelayMs+0x32>
 8002668:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800266c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002670:	6891      	ldr	r1, [r2, #8]
 8002672:	6893      	ldr	r3, [r2, #8]
 8002674:	4299      	cmp	r1, r3
 8002676:	d1fb      	bne.n	8002670 <TIMER_IF_DelayMs+0x2a>
  return UINT32_MAX - ssr;
 8002678:	ea6f 0c03 	mvn.w	ip, r3
 800267c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8002680:	f2c4 0200 	movt	r2, #16384	; 0x4000
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002684:	e000      	b.n	8002688 <TIMER_IF_DelayMs+0x42>
    __NOP();
 8002686:	bf00      	nop
 8002688:	6893      	ldr	r3, [r2, #8]
 800268a:	6891      	ldr	r1, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800268c:	4299      	cmp	r1, r3
 800268e:	d003      	beq.n	8002698 <TIMER_IF_DelayMs+0x52>
 8002690:	6891      	ldr	r1, [r2, #8]
 8002692:	6893      	ldr	r3, [r2, #8]
 8002694:	4299      	cmp	r1, r3
 8002696:	d1fb      	bne.n	8002690 <TIMER_IF_DelayMs+0x4a>
  return UINT32_MAX - ssr;
 8002698:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800269a:	eba3 030c 	sub.w	r3, r3, ip
 800269e:	4283      	cmp	r3, r0
 80026a0:	d3f1      	bcc.n	8002686 <TIMER_IF_DelayMs+0x40>
}
 80026a2:	bd08      	pop	{r3, pc}

080026a4 <HAL_RTC_AlarmAEventCallback>:
{
 80026a4:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80026a6:	f011 fc60 	bl	8013f6a <UTIL_TIMER_IRQ_Handler>
}
 80026aa:	bd08      	pop	{r3, pc}

080026ac <HAL_RTCEx_SSRUEventCallback>:
{
 80026ac:	b510      	push	{r4, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80026ae:	f240 24cc 	movw	r4, #716	; 0x2cc
 80026b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80026b6:	2102      	movs	r1, #2
 80026b8:	4620      	mov	r0, r4
 80026ba:	f004 f8b7 	bl	800682c <HAL_RTCEx_BKUPRead>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80026be:	1c42      	adds	r2, r0, #1
 80026c0:	2102      	movs	r1, #2
 80026c2:	4620      	mov	r0, r4
 80026c4:	f004 f8ab 	bl	800681e <HAL_RTCEx_BKUPWrite>
}
 80026c8:	bd10      	pop	{r4, pc}

080026ca <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026ca:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026cc:	f240 40e0 	movw	r0, #1248	; 0x4e0
 80026d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80026d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80026d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80026dc:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80026de:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80026e2:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026e4:	2300      	movs	r3, #0
 80026e6:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026e8:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026ea:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026ec:	220c      	movs	r2, #12
 80026ee:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f0:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f2:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026f4:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026f6:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_AUTOBAUDRATE_INIT;
 80026f8:	2240      	movs	r2, #64	; 0x40
 80026fa:	6282      	str	r2, [r0, #40]	; 0x28
  huart1.AdvancedInit.AutoBaudRateEnable = UART_ADVFEATURE_AUTOBAUDRATE_ENABLE;
 80026fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002700:	6442      	str	r2, [r0, #68]	; 0x44
  huart1.AdvancedInit.AutoBaudRateMode = UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT;
 8002702:	6483      	str	r3, [r0, #72]	; 0x48
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002704:	f005 fe77 	bl	80083f6 <HAL_UART_Init>
 8002708:	b9b8      	cbnz	r0, 800273a <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800270a:	2100      	movs	r1, #0
 800270c:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8002710:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002714:	f006 f83c 	bl	8008790 <HAL_UARTEx_SetTxFifoThreshold>
 8002718:	b990      	cbnz	r0, 8002740 <MX_USART1_UART_Init+0x76>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800271a:	2100      	movs	r1, #0
 800271c:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8002720:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002724:	f006 f859 	bl	80087da <HAL_UARTEx_SetRxFifoThreshold>
 8002728:	b968      	cbnz	r0, 8002746 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 800272a:	f240 40e0 	movw	r0, #1248	; 0x4e0
 800272e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002732:	f005 ffea 	bl	800870a <HAL_UARTEx_EnableFifoMode>
 8002736:	b948      	cbnz	r0, 800274c <MX_USART1_UART_Init+0x82>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002738:	bd08      	pop	{r3, pc}
    Error_Handler();
 800273a:	f7ff fa0d 	bl	8001b58 <Error_Handler>
 800273e:	e7e4      	b.n	800270a <MX_USART1_UART_Init+0x40>
    Error_Handler();
 8002740:	f7ff fa0a 	bl	8001b58 <Error_Handler>
 8002744:	e7e9      	b.n	800271a <MX_USART1_UART_Init+0x50>
    Error_Handler();
 8002746:	f7ff fa07 	bl	8001b58 <Error_Handler>
 800274a:	e7ee      	b.n	800272a <MX_USART1_UART_Init+0x60>
    Error_Handler();
 800274c:	f7ff fa04 	bl	8001b58 <Error_Handler>
}
 8002750:	e7f2      	b.n	8002738 <MX_USART1_UART_Init+0x6e>

08002752 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002752:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002754:	f240 5074 	movw	r0, #1396	; 0x574
 8002758:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800275c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002760:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002764:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 8002766:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800276a:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800276c:	2300      	movs	r3, #0
 800276e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002770:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002772:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002774:	220c      	movs	r2, #12
 8002776:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002778:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 800277a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800277e:	61c2      	str	r2, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002780:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002782:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002784:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002786:	f005 fe36 	bl	80083f6 <HAL_UART_Init>
 800278a:	b9b8      	cbnz	r0, 80027bc <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800278c:	2100      	movs	r1, #0
 800278e:	f240 5074 	movw	r0, #1396	; 0x574
 8002792:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002796:	f005 fffb 	bl	8008790 <HAL_UARTEx_SetTxFifoThreshold>
 800279a:	b990      	cbnz	r0, 80027c2 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800279c:	2100      	movs	r1, #0
 800279e:	f240 5074 	movw	r0, #1396	; 0x574
 80027a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80027a6:	f006 f818 	bl	80087da <HAL_UARTEx_SetRxFifoThreshold>
 80027aa:	b968      	cbnz	r0, 80027c8 <MX_USART2_UART_Init+0x76>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80027ac:	f240 5074 	movw	r0, #1396	; 0x574
 80027b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80027b4:	f005 ffcd 	bl	8008752 <HAL_UARTEx_DisableFifoMode>
 80027b8:	b948      	cbnz	r0, 80027ce <MX_USART2_UART_Init+0x7c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027ba:	bd08      	pop	{r3, pc}
    Error_Handler();
 80027bc:	f7ff f9cc 	bl	8001b58 <Error_Handler>
 80027c0:	e7e4      	b.n	800278c <MX_USART2_UART_Init+0x3a>
    Error_Handler();
 80027c2:	f7ff f9c9 	bl	8001b58 <Error_Handler>
 80027c6:	e7e9      	b.n	800279c <MX_USART2_UART_Init+0x4a>
    Error_Handler();
 80027c8:	f7ff f9c6 	bl	8001b58 <Error_Handler>
 80027cc:	e7ee      	b.n	80027ac <MX_USART2_UART_Init+0x5a>
    Error_Handler();
 80027ce:	f7ff f9c3 	bl	8001b58 <Error_Handler>
}
 80027d2:	e7f2      	b.n	80027ba <MX_USART2_UART_Init+0x68>

080027d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027d4:	b510      	push	{r4, lr}
 80027d6:	b09c      	sub	sp, #112	; 0x70
 80027d8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027da:	2100      	movs	r1, #0
 80027dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80027de:	9118      	str	r1, [sp, #96]	; 0x60
 80027e0:	9119      	str	r1, [sp, #100]	; 0x64
 80027e2:	911a      	str	r1, [sp, #104]	; 0x68
 80027e4:	911b      	str	r1, [sp, #108]	; 0x6c
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 80027e6:	9113      	str	r1, [sp, #76]	; 0x4c
 80027e8:	9114      	str	r1, [sp, #80]	; 0x50
 80027ea:	9115      	str	r1, [sp, #84]	; 0x54
 80027ec:	9116      	str	r1, [sp, #88]	; 0x58
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027ee:	2238      	movs	r2, #56	; 0x38
 80027f0:	a805      	add	r0, sp, #20
 80027f2:	f011 fde3 	bl	80143bc <memset>
  if(uartHandle->Instance==USART1)
 80027f6:	6822      	ldr	r2, [r4, #0]
 80027f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80027fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002800:	429a      	cmp	r2, r3
 8002802:	d008      	beq.n	8002816 <HAL_UART_MspInit+0x42>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8002804:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002808:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800280c:	429a      	cmp	r2, r3
 800280e:	f000 80a0 	beq.w	8002952 <HAL_UART_MspInit+0x17e>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002812:	b01c      	add	sp, #112	; 0x70
 8002814:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002816:	2301      	movs	r3, #1
 8002818:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800281a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800281e:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002820:	a805      	add	r0, sp, #20
 8002822:	f003 fc0d 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8002826:	2800      	cmp	r0, #0
 8002828:	f040 8087 	bne.w	800293a <HAL_UART_MspInit+0x166>
  SET_BIT(RCC->APB2ENR, Periphs);
 800282c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002830:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002836:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002838:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800283a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800283e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002840:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002844:	f042 0202 	orr.w	r2, r2, #2
 8002848:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800284a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002852:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002854:	23c0      	movs	r3, #192	; 0xc0
 8002856:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002858:	2302      	movs	r3, #2
 800285a:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800285c:	2301      	movs	r3, #1
 800285e:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002860:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002862:	2307      	movs	r3, #7
 8002864:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	a917      	add	r1, sp, #92	; 0x5c
 8002868:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800286c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002870:	f001 fc28 	bl	80040c4 <HAL_GPIO_Init>
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8002874:	2300      	movs	r3, #0
 8002876:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002888:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Instance = DMA1_Channel1;
 800288a:	f240 4080 	movw	r0, #1152	; 0x480
 800288e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002892:	2308      	movs	r3, #8
 8002894:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002898:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800289a:	2312      	movs	r3, #18
 800289c:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800289e:	2310      	movs	r3, #16
 80028a0:	6083      	str	r3, [r0, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028a6:	2280      	movs	r2, #128	; 0x80
 80028a8:	6102      	str	r2, [r0, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028aa:	6143      	str	r3, [r0, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028ac:	6183      	str	r3, [r0, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80028ae:	61c3      	str	r3, [r0, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028b0:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80028b2:	f001 f84a 	bl	800394a <HAL_DMA_Init>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	d142      	bne.n	8002940 <HAL_UART_MspInit+0x16c>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80028ba:	f240 4380 	movw	r3, #1152	; 0x480
 80028be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028c2:	67e3      	str	r3, [r4, #124]	; 0x7c
 80028c4:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart1_rx.Instance = DMA1_Channel2;
 80028c6:	f240 4020 	movw	r0, #1056	; 0x420
 80028ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80028ce:	231c      	movs	r3, #28
 80028d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028d4:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80028d6:	2311      	movs	r3, #17
 80028d8:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028da:	2300      	movs	r3, #0
 80028dc:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028de:	60c3      	str	r3, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028e0:	2280      	movs	r2, #128	; 0x80
 80028e2:	6102      	str	r2, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028e4:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028e6:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80028e8:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028ea:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80028ec:	f001 f82d 	bl	800394a <HAL_DMA_Init>
 80028f0:	bb48      	cbnz	r0, 8002946 <HAL_UART_MspInit+0x172>
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80028f2:	2300      	movs	r3, #0
 80028f4:	9313      	str	r3, [sp, #76]	; 0x4c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 80028f6:	9314      	str	r3, [sp, #80]	; 0x50
    pSyncConfig.SyncEnable = DISABLE;
 80028f8:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
    pSyncConfig.EventEnable = ENABLE;
 80028fc:	2301      	movs	r3, #1
 80028fe:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
    pSyncConfig.RequestNumber = 1;
 8002902:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_rx, &pSyncConfig) != HAL_OK)
 8002904:	a913      	add	r1, sp, #76	; 0x4c
 8002906:	f240 4020 	movw	r0, #1056	; 0x420
 800290a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800290e:	f001 fa42 	bl	8003d96 <HAL_DMAEx_ConfigMuxSync>
 8002912:	b9d8      	cbnz	r0, 800294c <HAL_UART_MspInit+0x178>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002914:	f240 4320 	movw	r3, #1056	; 0x420
 8002918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800291c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8002920:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	2102      	movs	r1, #2
 8002926:	2024      	movs	r0, #36	; 0x24
 8002928:	f000 ff57 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800292c:	2024      	movs	r0, #36	; 0x24
 800292e:	f000 ff8d 	bl	800384c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002932:	200c      	movs	r0, #12
 8002934:	f000 ff8a 	bl	800384c <HAL_NVIC_EnableIRQ>
 8002938:	e76b      	b.n	8002812 <HAL_UART_MspInit+0x3e>
      Error_Handler();
 800293a:	f7ff f90d 	bl	8001b58 <Error_Handler>
 800293e:	e775      	b.n	800282c <HAL_UART_MspInit+0x58>
      Error_Handler();
 8002940:	f7ff f90a 	bl	8001b58 <Error_Handler>
 8002944:	e7b9      	b.n	80028ba <HAL_UART_MspInit+0xe6>
      Error_Handler();
 8002946:	f7ff f907 	bl	8001b58 <Error_Handler>
 800294a:	e7d2      	b.n	80028f2 <HAL_UART_MspInit+0x11e>
      Error_Handler();
 800294c:	f7ff f904 	bl	8001b58 <Error_Handler>
 8002950:	e7e0      	b.n	8002914 <HAL_UART_MspInit+0x140>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002952:	2302      	movs	r3, #2
 8002954:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002956:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 800295a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800295c:	a805      	add	r0, sp, #20
 800295e:	f003 fb6f 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8002962:	bb50      	cbnz	r0, 80029ba <HAL_UART_MspInit+0x1e6>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002964:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002968:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800296a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800296e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002970:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002972:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002976:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8002978:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800297a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 800298a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 800298c:	230c      	movs	r3, #12
 800298e:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002990:	2302      	movs	r3, #2
 8002992:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002994:	2301      	movs	r3, #1
 8002996:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002998:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800299a:	2307      	movs	r3, #7
 800299c:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299e:	a917      	add	r1, sp, #92	; 0x5c
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a4:	f001 fb8e 	bl	80040c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029a8:	2200      	movs	r2, #0
 80029aa:	4611      	mov	r1, r2
 80029ac:	2025      	movs	r0, #37	; 0x25
 80029ae:	f000 ff14 	bl	80037da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029b2:	2025      	movs	r0, #37	; 0x25
 80029b4:	f000 ff4a 	bl	800384c <HAL_NVIC_EnableIRQ>
}
 80029b8:	e72b      	b.n	8002812 <HAL_UART_MspInit+0x3e>
      Error_Handler();
 80029ba:	f7ff f8cd 	bl	8001b58 <Error_Handler>
 80029be:	e7d1      	b.n	8002964 <HAL_UART_MspInit+0x190>

080029c0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80029c0:	b510      	push	{r4, lr}

  if(uartHandle->Instance==USART1)
 80029c2:	6802      	ldr	r2, [r0, #0]
 80029c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80029c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d006      	beq.n	80029de <HAL_UART_MspDeInit+0x1e>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80029d0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80029d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029d8:	429a      	cmp	r2, r3
 80029da:	d019      	beq.n	8002a10 <HAL_UART_MspDeInit+0x50>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80029dc:	bd10      	pop	{r4, pc}
 80029de:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80029e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029e4:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80029e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029ea:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 80029ec:	21c0      	movs	r1, #192	; 0xc0
 80029ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80029f2:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80029f6:	f001 fc42 	bl	800427e <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80029fa:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80029fc:	f001 f82b 	bl	8003a56 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002a00:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8002a04:	f001 f827 	bl	8003a56 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002a08:	2024      	movs	r0, #36	; 0x24
 8002a0a:	f000 ff2d 	bl	8003868 <HAL_NVIC_DisableIRQ>
 8002a0e:	e7e5      	b.n	80029dc <HAL_UART_MspDeInit+0x1c>
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002a10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a14:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002a16:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002a1a:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_2);
 8002a1c:	210c      	movs	r1, #12
 8002a1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a22:	f001 fc2c 	bl	800427e <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002a26:	2025      	movs	r0, #37	; 0x25
 8002a28:	f000 ff1e 	bl	8003868 <HAL_NVIC_DisableIRQ>
}
 8002a2c:	e7d6      	b.n	80029dc <HAL_UART_MspDeInit+0x1c>

08002a2e <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002a2e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002a30:	f240 630c 	movw	r3, #1548	; 0x60c
 8002a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a38:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8002a3a:	f7fe fc06 	bl	800124a <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002a3e:	f7ff fe44 	bl	80026ca <MX_USART1_UART_Init>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a46:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8002a4a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a4e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002a52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002a56:	2000      	movs	r0, #0
 8002a58:	bd08      	pop	{r3, pc}

08002a5a <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002a5a:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a66:	641a      	str	r2, [r3, #64]	; 0x40
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a6a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a6e:	641a      	str	r2, [r3, #64]	; 0x40
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
  __HAL_RCC_USART1_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002a70:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8002a74:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002a78:	f7ff ffa2 	bl	80029c0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002a7c:	200f      	movs	r0, #15
 8002a7e:	f000 fef3 	bl	8003868 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002a82:	2000      	movs	r0, #0
 8002a84:	bd08      	pop	{r3, pc}

08002a86 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002a86:	b508      	push	{r3, lr}
 8002a88:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002a8a:	4601      	mov	r1, r0
 8002a8c:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8002a90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002a94:	f004 fce6 	bl	8007464 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002a98:	2000      	movs	r0, #0
 8002a9a:	bd08      	pop	{r3, pc}

08002a9c <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002a9c:	b510      	push	{r4, lr}
 8002a9e:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002aa0:	f240 6308 	movw	r3, #1544	; 0x608
 8002aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa8:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002aaa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002aae:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002ab0:	f240 44e0 	movw	r4, #1248	; 0x4e0
 8002ab4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002ab8:	ab02      	add	r3, sp, #8
 8002aba:	e913 0006 	ldmdb	r3, {r1, r2}
 8002abe:	4620      	mov	r0, r4
 8002ac0:	f005 fdbf 	bl	8008642 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002ac4:	6823      	ldr	r3, [r4, #0]
 8002ac6:	69da      	ldr	r2, [r3, #28]
 8002ac8:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8002acc:	d1fb      	bne.n	8002ac6 <vcom_ReceiveInit+0x2a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002ace:	69da      	ldr	r2, [r3, #28]
 8002ad0:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8002ad4:	d0fb      	beq.n	8002ace <vcom_ReceiveInit+0x32>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002adc:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002ade:	f240 44e0 	movw	r4, #1248	; 0x4e0
 8002ae2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f005 fdf8 	bl	80086dc <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002aec:	2201      	movs	r2, #1
 8002aee:	f240 6110 	movw	r1, #1552	; 0x610
 8002af2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002af6:	4620      	mov	r0, r4
 8002af8:	f005 fd4f 	bl	800859a <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002afc:	2000      	movs	r0, #0
 8002afe:	b002      	add	sp, #8
 8002b00:	bd10      	pop	{r4, pc}

08002b02 <vcom_Resume>:

void vcom_Resume(void)
{
 8002b02:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b04:	f240 40e0 	movw	r0, #1248	; 0x4e0
 8002b08:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002b0c:	f005 fc73 	bl	80083f6 <HAL_UART_Init>
 8002b10:	b938      	cbnz	r0, 8002b22 <vcom_Resume+0x20>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002b12:	f240 4080 	movw	r0, #1152	; 0x480
 8002b16:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002b1a:	f000 ff16 	bl	800394a <HAL_DMA_Init>
 8002b1e:	b918      	cbnz	r0, 8002b28 <vcom_Resume+0x26>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002b20:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002b22:	f7ff f819 	bl	8001b58 <Error_Handler>
 8002b26:	e7f4      	b.n	8002b12 <vcom_Resume+0x10>
    Error_Handler();
 8002b28:	f7ff f816 	bl	8001b58 <Error_Handler>
}
 8002b2c:	e7f8      	b.n	8002b20 <vcom_Resume+0x1e>

08002b2e <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b2e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 8002b30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002b34:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002b38:	6802      	ldr	r2, [r0, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d000      	beq.n	8002b40 <HAL_UART_TxCpltCallback+0x12>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002b3e:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8002b40:	f240 630c 	movw	r3, #1548	; 0x60c
 8002b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	4798      	blx	r3
}
 8002b4e:	e7f6      	b.n	8002b3e <HAL_UART_TxCpltCallback+0x10>

08002b50 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b50:	b510      	push	{r4, lr}
 8002b52:	4604      	mov	r4, r0
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 8002b54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002b58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002b5c:	6802      	ldr	r2, [r0, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d007      	beq.n	8002b72 <HAL_UART_RxCpltCallback+0x22>
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

      if (huart->Instance == USART2) {
 8002b62:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002b66:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002b6a:	6822      	ldr	r2, [r4, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d018      	beq.n	8002ba2 <HAL_UART_RxCpltCallback+0x52>




  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002b70:	bd10      	pop	{r4, pc}
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002b72:	f240 6308 	movw	r3, #1544	; 0x608
 8002b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	b143      	cbz	r3, 8002b90 <HAL_UART_RxCpltCallback+0x40>
 8002b7e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002b82:	b92a      	cbnz	r2, 8002b90 <HAL_UART_RxCpltCallback+0x40>
      RxCpltCallback(&charRx, 1, 0);
 8002b84:	2101      	movs	r1, #1
 8002b86:	f240 6010 	movw	r0, #1552	; 0x610
 8002b8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002b8e:	4798      	blx	r3
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002b90:	2201      	movs	r2, #1
 8002b92:	f240 6110 	movw	r1, #1552	; 0x610
 8002b96:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	f005 fcfd 	bl	800859a <HAL_UART_Receive_IT>
 8002ba0:	e7df      	b.n	8002b62 <HAL_UART_RxCpltCallback+0x12>
    	  UART2_SET = 1;
 8002ba2:	f240 0308 	movw	r3, #8
 8002ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
}
 8002bae:	e7df      	b.n	8002b70 <HAL_UART_RxCpltCallback+0x20>

08002bb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bb0:	480d      	ldr	r0, [pc, #52]	; (8002be8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bb2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002bb4:	f7ff fb83 	bl	80022be <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bb8:	480c      	ldr	r0, [pc, #48]	; (8002bec <LoopForever+0x6>)
  ldr r1, =_edata
 8002bba:	490d      	ldr	r1, [pc, #52]	; (8002bf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bbc:	4a0d      	ldr	r2, [pc, #52]	; (8002bf4 <LoopForever+0xe>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc0:	e002      	b.n	8002bc8 <LoopCopyDataInit>

08002bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc6:	3304      	adds	r3, #4

08002bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bcc:	d3f9      	bcc.n	8002bc2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bce:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bd0:	4c0a      	ldr	r4, [pc, #40]	; (8002bfc <LoopForever+0x16>)
  movs r3, #0
 8002bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd4:	e001      	b.n	8002bda <LoopFillZerobss>

08002bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd8:	3204      	adds	r2, #4

08002bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bdc:	d3fb      	bcc.n	8002bd6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002bde:	f011 fbf5 	bl	80143cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002be2:	f7fe ff3d 	bl	8001a60 <main>

08002be6 <LoopForever>:

LoopForever:
    b LoopForever
 8002be6:	e7fe      	b.n	8002be6 <LoopForever>
  ldr   r0, =_estack
 8002be8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf0:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8002bf4:	08015530 	.word	0x08015530
  ldr r2, =_sbss
 8002bf8:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 8002bfc:	20002078 	.word	0x20002078

08002c00 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c00:	e7fe      	b.n	8002c00 <ADC_IRQHandler>

08002c02 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002c02:	b570      	push	{r4, r5, r6, lr}
 8002c04:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002c06:	2400      	movs	r4, #0
 8002c08:	9403      	str	r4, [sp, #12]
 8002c0a:	9405      	str	r4, [sp, #20]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002c0c:	2510      	movs	r5, #16
 8002c0e:	9501      	str	r5, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002c10:	2301      	movs	r3, #1
 8002c12:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c14:	2303      	movs	r3, #3
 8002c16:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002c18:	a901      	add	r1, sp, #4
 8002c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c1e:	f001 fa51 	bl	80040c4 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002c22:	2620      	movs	r6, #32
 8002c24:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002c26:	a901      	add	r1, sp, #4
 8002c28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c2c:	f001 fa4a 	bl	80040c4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002c30:	4622      	mov	r2, r4
 8002c32:	4631      	mov	r1, r6
 8002c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c38:	f001 fba1 	bl	800437e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002c3c:	4622      	mov	r2, r4
 8002c3e:	4629      	mov	r1, r5
 8002c40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c44:	f001 fb9b 	bl	800437e <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8002c48:	4620      	mov	r0, r4
 8002c4a:	b006      	add	sp, #24
 8002c4c:	bd70      	pop	{r4, r5, r6, pc}

08002c4e <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002c4e:	b508      	push	{r3, lr}
  switch (Config)
 8002c50:	2803      	cmp	r0, #3
 8002c52:	d80f      	bhi.n	8002c74 <BSP_RADIO_ConfigRFSwitch+0x26>
 8002c54:	e8df f000 	tbb	[pc, r0]
 8002c58:	2a1d1002 	.word	0x2a1d1002
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2110      	movs	r1, #16
 8002c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c64:	f001 fb8b 	bl	800437e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2120      	movs	r1, #32
 8002c6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c70:	f001 fb85 	bl	800437e <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 8002c74:	2000      	movs	r0, #0
 8002c76:	bd08      	pop	{r3, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2110      	movs	r1, #16
 8002c7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c80:	f001 fb7d 	bl	800437e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002c84:	2200      	movs	r2, #0
 8002c86:	2120      	movs	r1, #32
 8002c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c8c:	f001 fb77 	bl	800437e <HAL_GPIO_WritePin>
      break;
 8002c90:	e7f0      	b.n	8002c74 <BSP_RADIO_ConfigRFSwitch+0x26>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002c92:	2201      	movs	r2, #1
 8002c94:	2110      	movs	r1, #16
 8002c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c9a:	f001 fb70 	bl	800437e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	2120      	movs	r1, #32
 8002ca2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ca6:	f001 fb6a 	bl	800437e <HAL_GPIO_WritePin>
      break;
 8002caa:	e7e3      	b.n	8002c74 <BSP_RADIO_ConfigRFSwitch+0x26>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002cac:	2200      	movs	r2, #0
 8002cae:	2110      	movs	r1, #16
 8002cb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cb4:	f001 fb63 	bl	800437e <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002cb8:	2201      	movs	r2, #1
 8002cba:	2120      	movs	r1, #32
 8002cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cc0:	f001 fb5d 	bl	800437e <HAL_GPIO_WritePin>
      break;
 8002cc4:	e7d6      	b.n	8002c74 <BSP_RADIO_ConfigRFSwitch+0x26>

08002cc6 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_HP;
}
 8002cc6:	2002      	movs	r0, #2
 8002cc8:	4770      	bx	lr

08002cca <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 8002cca:	2001      	movs	r0, #1
 8002ccc:	4770      	bx	lr

08002cce <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8002cce:	2001      	movs	r0, #1
 8002cd0:	4770      	bx	lr

08002cd2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002cd2:	2800      	cmp	r0, #0
  }

  return ret;
}
 8002cd4:	bf0c      	ite	eq
 8002cd6:	200f      	moveq	r0, #15
 8002cd8:	2016      	movne	r0, #22
 8002cda:	4770      	bx	lr

08002cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cdc:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cde:	2003      	movs	r0, #3
 8002ce0:	f000 fd68 	bl	80037b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002ce4:	f002 fd23 	bl	800572e <HAL_RCC_GetHCLKFreq>
 8002ce8:	f240 0304 	movw	r3, #4
 8002cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf0:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cf2:	200f      	movs	r0, #15
 8002cf4:	f7ff faa0 	bl	8002238 <HAL_InitTick>
 8002cf8:	b110      	cbz	r0, 8002d00 <HAL_Init+0x24>
  {
    status = HAL_ERROR;
 8002cfa:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	bd10      	pop	{r4, pc}
 8002d00:	4604      	mov	r4, r0
    HAL_MspInit();
 8002d02:	f7ff f917 	bl	8001f34 <HAL_MspInit>
 8002d06:	e7f9      	b.n	8002cfc <HAL_Init+0x20>

08002d08 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002d08:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d0c:	6913      	ldr	r3, [r2, #16]
 8002d0e:	f023 0302 	bic.w	r3, r3, #2
 8002d12:	6113      	str	r3, [r2, #16]
}
 8002d14:	4770      	bx	lr

08002d16 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002d16:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d1a:	6913      	ldr	r3, [r2, #16]
 8002d1c:	f043 0302 	orr.w	r3, r3, #2
 8002d20:	6113      	str	r3, [r2, #16]
}
 8002d22:	4770      	bx	lr

08002d24 <HAL_GetUIDw0>:
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002d24:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002d28:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
}
 8002d2c:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
 8002d30:	4770      	bx	lr

08002d32 <HAL_GetUIDw1>:
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002d32:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002d36:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
}
 8002d3a:	f8d3 0594 	ldr.w	r0, [r3, #1428]	; 0x594
 8002d3e:	4770      	bx	lr

08002d40 <HAL_GetUIDw2>:
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002d40:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002d44:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
}
 8002d48:	f8d3 0598 	ldr.w	r0, [r3, #1432]	; 0x598
 8002d4c:	4770      	bx	lr

08002d4e <HAL_DBGMCU_EnableDBGSleepMode>:
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d52:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	605a      	str	r2, [r3, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  LL_DBGMCU_EnableDBGSleepMode();
}
 8002d5e:	4770      	bx	lr

08002d60 <HAL_DBGMCU_EnableDBGStopMode>:
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002d60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d64:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	f042 0202 	orr.w	r2, r2, #2
 8002d6e:	605a      	str	r2, [r3, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  LL_DBGMCU_EnableDBGStopMode();
}
 8002d70:	4770      	bx	lr

08002d72 <HAL_DBGMCU_EnableDBGStandbyMode>:
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d76:	f2ce 0304 	movt	r3, #57348	; 0xe004
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	f042 0204 	orr.w	r2, r2, #4
 8002d80:	605a      	str	r2, [r3, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  LL_DBGMCU_EnableDBGStandbyMode();
}
 8002d82:	4770      	bx	lr

08002d84 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d84:	b570      	push	{r4, r5, r6, lr}
 8002d86:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	f000 8112 	beq.w	8002fb6 <HAL_ADC_Init+0x232>
 8002d92:	4604      	mov	r4, r0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d94:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80cb 	beq.w	8002f32 <HAL_ADC_Init+0x1ae>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d9c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d9e:	6893      	ldr	r3, [r2, #8]
 8002da0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002da4:	d11f      	bne.n	8002de6 <HAL_ADC_Init+0x62>
  MODIFY_REG(ADCx->CR,
 8002da6:	6893      	ldr	r3, [r2, #8]
 8002da8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002dac:	f023 0317 	bic.w	r3, r3, #23
 8002db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db4:	6093      	str	r3, [r2, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002db6:	f240 0304 	movw	r3, #4
 8002dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	099b      	lsrs	r3, r3, #6
 8002dc2:	f642 5263 	movw	r2, #11619	; 0x2d63
 8002dc6:	f2c0 523e 	movt	r2, #1342	; 0x53e
 8002dca:	fba2 2303 	umull	r2, r3, r2, r3
 8002dce:	099b      	lsrs	r3, r3, #6
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002dd6:	9b01      	ldr	r3, [sp, #4]
 8002dd8:	b12b      	cbz	r3, 8002de6 <HAL_ADC_Init+0x62>
    {
      wait_loop_index--;
 8002dda:	9b01      	ldr	r3, [sp, #4]
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002de0:	9b01      	ldr	r3, [sp, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f9      	bne.n	8002dda <HAL_ADC_Init+0x56>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002de6:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002de8:	688b      	ldr	r3, [r1, #8]
 8002dea:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002dee:	f040 80a7 	bne.w	8002f40 <HAL_ADC_Init+0x1bc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002df4:	f043 0310 	orr.w	r3, r3, #16
 8002df8:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e02:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e04:	688a      	ldr	r2, [r1, #8]
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	f002 0204 	and.w	r2, r2, #4
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f040 80c9 	bne.w	8002fa8 <HAL_ADC_Init+0x224>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e18:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e1c:	f043 0302 	orr.w	r3, r3, #2
 8002e20:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e22:	688b      	ldr	r3, [r1, #8]
 8002e24:	f013 0f01 	tst.w	r3, #1
 8002e28:	d159      	bne.n	8002ede <HAL_ADC_Init+0x15a>
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002e2a:	7ea6      	ldrb	r6, [r4, #26]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002e2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e2e:	3b00      	subs	r3, #0
 8002e30:	bf18      	it	ne
 8002e32:	2301      	movne	r3, #1
 8002e34:	ea4f 3e03 	mov.w	lr, r3, lsl #12
 8002e38:	68a3      	ldr	r3, [r4, #8]
 8002e3a:	68e2      	ldr	r2, [r4, #12]
 8002e3c:	4313      	orrs	r3, r2
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002e3e:	7e22      	ldrb	r2, [r4, #24]
 8002e40:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002e44:	7e62      	ldrb	r2, [r4, #25]
 8002e46:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
 8002e4a:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e4e:	6922      	ldr	r2, [r4, #16]
 8002e50:	2a00      	cmp	r2, #0
 8002e52:	bfb4      	ite	lt
 8002e54:	f022 4200 	biclt.w	r2, r2, #2147483648	; 0x80000000
 8002e58:	f44f 1200 	movge.w	r2, #2097152	; 0x200000
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e5c:	f894 502c 	ldrb.w	r5, [r4, #44]	; 0x2c
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e60:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8002e64:	ea43 030e 	orr.w	r3, r3, lr
 8002e68:	4313      	orrs	r3, r2

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e6a:	f894 2020 	ldrb.w	r2, [r4, #32]
 8002e6e:	2a01      	cmp	r2, #1
 8002e70:	d068      	beq.n	8002f44 <HAL_ADC_Init+0x1c0>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e72:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e74:	b122      	cbz	r2, 8002e80 <HAL_ADC_Init+0xfc>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002e76:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0
 8002e7a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002e7c:	432a      	orrs	r2, r5
 8002e7e:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002e80:	68ca      	ldr	r2, [r1, #12]
 8002e82:	f422 32fe 	bic.w	r2, r2, #130048	; 0x1fc00
 8002e86:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	60ca      	str	r2, [r1, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002e8e:	6863      	ldr	r3, [r4, #4]
 8002e90:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8002e94:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002e96:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e98:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8002e9c:	2901      	cmp	r1, #1
 8002e9e:	d05e      	beq.n	8002f5e <HAL_ADC_Init+0x1da>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002ea0:	6821      	ldr	r1, [r4, #0]
 8002ea2:	690d      	ldr	r5, [r1, #16]
 8002ea4:	f64f 4302 	movw	r3, #64514	; 0xfc02
 8002ea8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 8002eac:	402b      	ands	r3, r5
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002eb2:	6863      	ldr	r3, [r4, #4]
 8002eb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002eb8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002ebc:	d00f      	beq.n	8002ede <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002ebe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ec2:	d00c      	beq.n	8002ede <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ec8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8002ecc:	f8d1 2708 	ldr.w	r2, [r1, #1800]	; 0x708
 8002ed0:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
 8002ed4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	f8c1 3708 	str.w	r3, [r1, #1800]	; 0x708
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002ede:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR,
 8002ee0:	6953      	ldr	r3, [r2, #20]
 8002ee2:	f023 0307 	bic.w	r3, r3, #7
 8002ee6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	6153      	str	r3, [r2, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002eec:	6822      	ldr	r2, [r4, #0]
 8002eee:	6953      	ldr	r3, [r2, #20]
 8002ef0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ef6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002efa:	6153      	str	r3, [r2, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002efc:	6923      	ldr	r3, [r4, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d137      	bne.n	8002f72 <HAL_ADC_Init+0x1ee>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002f06:	f063 030f 	orn	r3, r3, #15
 8002f0a:	6293      	str	r3, [r2, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002f0c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d03d      	beq.n	8002f96 <HAL_ADC_Init+0x212>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f1c:	f023 0312 	bic.w	r3, r3, #18
 8002f20:	f043 0310 	orr.w	r3, r3, #16
 8002f24:	65a3      	str	r3, [r4, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f26:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f28:	f043 0301 	orr.w	r3, r3, #1
 8002f2c:	65e3      	str	r3, [r4, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002f2e:	2001      	movs	r0, #1
 8002f30:	e03f      	b.n	8002fb2 <HAL_ADC_Init+0x22e>
    HAL_ADC_MspInit(hadc);
 8002f32:	f7fe f8f9 	bl	8001128 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002f36:	2300      	movs	r3, #0
 8002f38:	65e3      	str	r3, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8002f3a:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8002f3e:	e72d      	b.n	8002d9c <HAL_ADC_Init+0x18>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f40:	2000      	movs	r0, #0
 8002f42:	e75f      	b.n	8002e04 <HAL_ADC_Init+0x80>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f44:	b916      	cbnz	r6, 8002f4c <HAL_ADC_Init+0x1c8>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f4a:	e792      	b.n	8002e72 <HAL_ADC_Init+0xee>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f4c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002f4e:	f042 0220 	orr.w	r2, r2, #32
 8002f52:	65a2      	str	r2, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f54:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	65e2      	str	r2, [r4, #92]	; 0x5c
 8002f5c:	e789      	b.n	8002e72 <HAL_ADC_Init+0xee>
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002f5e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002f60:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8002f62:	4329      	orrs	r1, r5
 8002f64:	430a      	orrs	r2, r1
 8002f66:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	f043 0201 	orr.w	r2, r3, #1
 8002f70:	e796      	b.n	8002ea0 <HAL_ADC_Init+0x11c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f76:	d1c9      	bne.n	8002f0c <HAL_ADC_Init+0x188>
      MODIFY_REG(hadc->Instance->CHSELR,
 8002f78:	6821      	ldr	r1, [r4, #0]
 8002f7a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8002f7c:	69e3      	ldr	r3, [r4, #28]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	f003 031c 	and.w	r3, r3, #28
 8002f86:	f06f 020f 	mvn.w	r2, #15
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002f90:	4313      	orrs	r3, r2
 8002f92:	628b      	str	r3, [r1, #40]	; 0x28
 8002f94:	e7ba      	b.n	8002f0c <HAL_ADC_Init+0x188>
      ADC_CLEAR_ERRORCODE(hadc);
 8002f96:	2300      	movs	r3, #0
 8002f98:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8002f9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f9c:	f023 0303 	bic.w	r3, r3, #3
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	65a3      	str	r3, [r4, #88]	; 0x58
 8002fa6:	e004      	b.n	8002fb2 <HAL_ADC_Init+0x22e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002faa:	f043 0310 	orr.w	r3, r3, #16
 8002fae:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002fb0:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 8002fb2:	b002      	add	sp, #8
 8002fb4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	e7fb      	b.n	8002fb2 <HAL_ADC_Init+0x22e>

08002fba <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fbc:	4606      	mov	r6, r0
 8002fbe:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002fc0:	6945      	ldr	r5, [r0, #20]
 8002fc2:	2d08      	cmp	r5, #8
 8002fc4:	d005      	beq.n	8002fd2 <HAL_ADC_PollForConversion+0x18>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002fc6:	6803      	ldr	r3, [r0, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f013 0f01 	tst.w	r3, #1
 8002fce:	d11e      	bne.n	800300e <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002fd0:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002fd2:	f7ff f933 	bl	800223c <HAL_GetTick>
 8002fd6:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002fd8:	6832      	ldr	r2, [r6, #0]
 8002fda:	6813      	ldr	r3, [r2, #0]
 8002fdc:	422b      	tst	r3, r5
 8002fde:	d11c      	bne.n	800301a <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002fe0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002fe4:	d0f9      	beq.n	8002fda <HAL_ADC_PollForConversion+0x20>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002fe6:	f7ff f929 	bl	800223c <HAL_GetTick>
 8002fea:	1bc3      	subs	r3, r0, r7
 8002fec:	42a3      	cmp	r3, r4
 8002fee:	d801      	bhi.n	8002ff4 <HAL_ADC_PollForConversion+0x3a>
 8002ff0:	2c00      	cmp	r4, #0
 8002ff2:	d1f1      	bne.n	8002fd8 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002ff4:	6833      	ldr	r3, [r6, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	422b      	tst	r3, r5
 8002ffa:	d1ed      	bne.n	8002fd8 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ffc:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	65b3      	str	r3, [r6, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003004:	2300      	movs	r3, #0
 8003006:	f886 3054 	strb.w	r3, [r6, #84]	; 0x54

          return HAL_TIMEOUT;
 800300a:	2003      	movs	r0, #3
 800300c:	e028      	b.n	8003060 <HAL_ADC_PollForConversion+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800300e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003010:	f043 0320 	orr.w	r3, r3, #32
 8003014:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8003016:	2001      	movs	r0, #1
 8003018:	e022      	b.n	8003060 <HAL_ADC_PollForConversion+0xa6>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800301a:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800301c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003020:	65b3      	str	r3, [r6, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003022:	68d3      	ldr	r3, [r2, #12]
 8003024:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8003028:	d115      	bne.n	8003056 <HAL_ADC_PollForConversion+0x9c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800302a:	7eb3      	ldrb	r3, [r6, #26]
 800302c:	b99b      	cbnz	r3, 8003056 <HAL_ADC_PollForConversion+0x9c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800302e:	6813      	ldr	r3, [r2, #0]
 8003030:	f013 0f08 	tst.w	r3, #8
 8003034:	d00f      	beq.n	8003056 <HAL_ADC_PollForConversion+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003036:	6893      	ldr	r3, [r2, #8]
 8003038:	f013 0f04 	tst.w	r3, #4
 800303c:	d111      	bne.n	8003062 <HAL_ADC_PollForConversion+0xa8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800303e:	6853      	ldr	r3, [r2, #4]
 8003040:	f023 030c 	bic.w	r3, r3, #12
 8003044:	6053      	str	r3, [r2, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003046:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8003048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800304c:	f023 0301 	bic.w	r3, r3, #1
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	65b3      	str	r3, [r6, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003056:	7e30      	ldrb	r0, [r6, #24]
 8003058:	b960      	cbnz	r0, 8003074 <HAL_ADC_PollForConversion+0xba>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800305a:	6833      	ldr	r3, [r6, #0]
 800305c:	220c      	movs	r2, #12
 800305e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8003060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003062:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8003064:	f043 0320 	orr.w	r3, r3, #32
 8003068:	65b3      	str	r3, [r6, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800306a:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	65f3      	str	r3, [r6, #92]	; 0x5c
 8003072:	e7f0      	b.n	8003056 <HAL_ADC_PollForConversion+0x9c>
  return HAL_OK;
 8003074:	2000      	movs	r0, #0
 8003076:	e7f3      	b.n	8003060 <HAL_ADC_PollForConversion+0xa6>

08003078 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003078:	6803      	ldr	r3, [r0, #0]
 800307a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800307c:	4770      	bx	lr

0800307e <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800307e:	b470      	push	{r4, r5, r6}
 8003080:	b083      	sub	sp, #12
 8003082:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003084:	2200      	movs	r2, #0
 8003086:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003088:	6900      	ldr	r0, [r0, #16]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800308a:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 800308e:	2a01      	cmp	r2, #1
 8003090:	f000 8131 	beq.w	80032f6 <HAL_ADC_ConfigChannel+0x278>
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	6894      	ldr	r4, [r2, #8]
 800309e:	f014 0f04 	tst.w	r4, #4
 80030a2:	d00a      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x3c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80030a6:	f042 0220 	orr.w	r2, r2, #32
 80030aa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80030ac:	2001      	movs	r0, #1
  }

  __HAL_UNLOCK(hadc);
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
}
 80030b4:	b003      	add	sp, #12
 80030b6:	bc70      	pop	{r4, r5, r6}
 80030b8:	4770      	bx	lr
    if (pConfig->Rank != ADC_RANK_NONE)
 80030ba:	684c      	ldr	r4, [r1, #4]
 80030bc:	2c02      	cmp	r4, #2
 80030be:	f000 80b7 	beq.w	8003230 <HAL_ADC_ConfigChannel+0x1b2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80030c2:	f020 0004 	bic.w	r0, r0, #4
 80030c6:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80030ca:	d025      	beq.n	8003118 <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80030cc:	f004 041f 	and.w	r4, r4, #31
 80030d0:	250f      	movs	r5, #15
 80030d2:	40a5      	lsls	r5, r4
 80030d4:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80030d6:	ea20 0505 	bic.w	r5, r0, r5
 80030da:	6808      	ldr	r0, [r1, #0]
 80030dc:	f3c0 0611 	ubfx	r6, r0, #0, #18
 80030e0:	2e00      	cmp	r6, #0
 80030e2:	d132      	bne.n	800314a <HAL_ADC_ConfigChannel+0xcc>
 80030e4:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80030e8:	40a0      	lsls	r0, r4
 80030ea:	4328      	orrs	r0, r5
 80030ec:	6618      	str	r0, [r3, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80030ee:	684c      	ldr	r4, [r1, #4]
 80030f0:	08a0      	lsrs	r0, r4, #2
 80030f2:	3001      	adds	r0, #1
 80030f4:	69dd      	ldr	r5, [r3, #28]
 80030f6:	42a8      	cmp	r0, r5
 80030f8:	d814      	bhi.n	8003124 <HAL_ADC_ConfigChannel+0xa6>
  MODIFY_REG(ADCx->CHSELR,
 80030fa:	6a95      	ldr	r5, [r2, #40]	; 0x28
 80030fc:	f004 041f 	and.w	r4, r4, #31
 8003100:	6808      	ldr	r0, [r1, #0]
 8003102:	f3c0 6083 	ubfx	r0, r0, #26, #4
 8003106:	40a0      	lsls	r0, r4
 8003108:	260f      	movs	r6, #15
 800310a:	fa06 f404 	lsl.w	r4, r6, r4
 800310e:	ea25 0404 	bic.w	r4, r5, r4
 8003112:	4320      	orrs	r0, r4
 8003114:	6290      	str	r0, [r2, #40]	; 0x28
}
 8003116:	e005      	b.n	8003124 <HAL_ADC_ConfigChannel+0xa6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003118:	6a94      	ldr	r4, [r2, #40]	; 0x28
 800311a:	6808      	ldr	r0, [r1, #0]
 800311c:	f3c0 0011 	ubfx	r0, r0, #0, #18
 8003120:	4320      	orrs	r0, r4
 8003122:	6290      	str	r0, [r2, #40]	; 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003124:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR,
 8003126:	6960      	ldr	r0, [r4, #20]
 8003128:	680d      	ldr	r5, [r1, #0]
 800312a:	688a      	ldr	r2, [r1, #8]
 800312c:	ea02 2205 	and.w	r2, r2, r5, lsl #8
 8003130:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8003134:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003138:	ea20 2005 	bic.w	r0, r0, r5, lsl #8
 800313c:	4302      	orrs	r2, r0
 800313e:	6162      	str	r2, [r4, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003140:	680a      	ldr	r2, [r1, #0]
 8003142:	2a00      	cmp	r2, #0
 8003144:	db06      	blt.n	8003154 <HAL_ADC_ConfigChannel+0xd6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003146:	2000      	movs	r0, #0
 8003148:	e7b1      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	fa90 f0a0 	rbit	r0, r0
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 800314e:	fab0 f080 	clz	r0, r0
 8003152:	e7c9      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x6a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003154:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003158:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800315c:	f8d1 0708 	ldr.w	r0, [r1, #1800]	; 0x708
 8003160:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003168:	f2cb 0100 	movt	r1, #45056	; 0xb000
 800316c:	428a      	cmp	r2, r1
 800316e:	d01f      	beq.n	80031b0 <HAL_ADC_ConfigChannel+0x132>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003170:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003174:	f6cb 0100 	movt	r1, #47104	; 0xb800
 8003178:	428a      	cmp	r2, r1
 800317a:	d047      	beq.n	800320c <HAL_ADC_ConfigChannel+0x18e>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800317c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003180:	f2cb 4100 	movt	r1, #46080	; 0xb400
 8003184:	428a      	cmp	r2, r1
 8003186:	f040 80b2 	bne.w	80032ee <HAL_ADC_ConfigChannel+0x270>
 800318a:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 800318e:	f040 80b0 	bne.w	80032f2 <HAL_ADC_ConfigChannel+0x274>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003196:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800319a:	f8d1 2708 	ldr.w	r2, [r1, #1800]	; 0x708
 800319e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80031a2:	4322      	orrs	r2, r4
 80031a4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80031a8:	f8c1 2708 	str.w	r2, [r1, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ac:	2000      	movs	r0, #0
}
 80031ae:	e77e      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031b0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80031b4:	f040 8095 	bne.w	80032e2 <HAL_ADC_ConfigChannel+0x264>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80031b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031bc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80031c0:	f8d1 2708 	ldr.w	r2, [r1, #1800]	; 0x708
 80031c4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80031c8:	4322      	orrs	r2, r4
 80031ca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80031ce:	f8c1 2708 	str.w	r2, [r1, #1800]	; 0x708
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031d2:	f240 0204 	movw	r2, #4
 80031d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	0992      	lsrs	r2, r2, #6
 80031de:	f642 5163 	movw	r1, #11619	; 0x2d63
 80031e2:	f2c0 513e 	movt	r1, #1342	; 0x53e
 80031e6:	fba1 1202 	umull	r1, r2, r1, r2
 80031ea:	0992      	lsrs	r2, r2, #6
 80031ec:	3201      	adds	r2, #1
 80031ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80031f2:	0092      	lsls	r2, r2, #2
 80031f4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80031f6:	9a01      	ldr	r2, [sp, #4]
 80031f8:	2a00      	cmp	r2, #0
 80031fa:	d074      	beq.n	80032e6 <HAL_ADC_ConfigChannel+0x268>
            wait_loop_index--;
 80031fc:	9a01      	ldr	r2, [sp, #4]
 80031fe:	3a01      	subs	r2, #1
 8003200:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003202:	9a01      	ldr	r2, [sp, #4]
 8003204:	2a00      	cmp	r2, #0
 8003206:	d1f9      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003208:	2000      	movs	r0, #0
 800320a:	e750      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800320c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003210:	d16b      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x26c>
 8003212:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003216:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800321a:	f8d1 2708 	ldr.w	r2, [r1, #1800]	; 0x708
 800321e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003222:	4322      	orrs	r2, r4
 8003224:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003228:	f8c1 2708 	str.w	r2, [r1, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800322c:	2000      	movs	r0, #0
}
 800322e:	e73e      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003230:	f020 0004 	bic.w	r0, r0, #4
 8003234:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8003238:	d004      	beq.n	8003244 <HAL_ADC_ConfigChannel+0x1c6>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800323a:	680a      	ldr	r2, [r1, #0]
 800323c:	2a00      	cmp	r2, #0
 800323e:	db09      	blt.n	8003254 <HAL_ADC_ConfigChannel+0x1d6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003240:	2000      	movs	r0, #0
 8003242:	e734      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003244:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003246:	680c      	ldr	r4, [r1, #0]
 8003248:	f3c4 0411 	ubfx	r4, r4, #0, #18
 800324c:	ea20 0004 	bic.w	r0, r0, r4
 8003250:	6290      	str	r0, [r2, #40]	; 0x28
}
 8003252:	e7f2      	b.n	800323a <HAL_ADC_ConfigChannel+0x1bc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003254:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003258:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800325c:	f8d1 1708 	ldr.w	r1, [r1, #1800]	; 0x708
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003260:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003264:	f2cb 0000 	movt	r0, #45056	; 0xb000
 8003268:	4282      	cmp	r2, r0
 800326a:	d00d      	beq.n	8003288 <HAL_ADC_ConfigChannel+0x20a>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800326c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003270:	f6cb 0000 	movt	r0, #47104	; 0xb800
 8003274:	4282      	cmp	r2, r0
 8003276:	d016      	beq.n	80032a6 <HAL_ADC_ConfigChannel+0x228>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003278:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800327c:	f2cb 4000 	movt	r0, #46080	; 0xb400
 8003280:	4282      	cmp	r2, r0
 8003282:	d01f      	beq.n	80032c4 <HAL_ADC_ConfigChannel+0x246>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003284:	2000      	movs	r0, #0
 8003286:	e712      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003288:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800328c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003290:	f8d2 0708 	ldr.w	r0, [r2, #1800]	; 0x708
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003294:	f001 71a0 	and.w	r1, r1, #20971520	; 0x1400000
 8003298:	f020 70e0 	bic.w	r0, r0, #29360128	; 0x1c00000
 800329c:	4301      	orrs	r1, r0
 800329e:	f8c2 1708 	str.w	r1, [r2, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a2:	2000      	movs	r0, #0
}
 80032a4:	e703      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80032a6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032aa:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80032ae:	f8d0 4708 	ldr.w	r4, [r0, #1800]	; 0x708
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032b2:	f401 0240 	and.w	r2, r1, #12582912	; 0xc00000
 80032b6:	f024 71e0 	bic.w	r1, r4, #29360128	; 0x1c00000
 80032ba:	430a      	orrs	r2, r1
 80032bc:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032c0:	2000      	movs	r0, #0
}
 80032c2:	e6f4      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80032c4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032c8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80032cc:	f8d0 4708 	ldr.w	r4, [r0, #1800]	; 0x708
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032d0:	f001 72c0 	and.w	r2, r1, #25165824	; 0x1800000
 80032d4:	f024 71e0 	bic.w	r1, r4, #29360128	; 0x1c00000
 80032d8:	430a      	orrs	r2, r1
 80032da:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032de:	2000      	movs	r0, #0
}
 80032e0:	e6e5      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
 80032e2:	2000      	movs	r0, #0
 80032e4:	e6e3      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
 80032e6:	2000      	movs	r0, #0
 80032e8:	e6e1      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
 80032ea:	2000      	movs	r0, #0
 80032ec:	e6df      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
 80032ee:	2000      	movs	r0, #0
 80032f0:	e6dd      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
 80032f2:	2000      	movs	r0, #0
 80032f4:	e6db      	b.n	80030ae <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 80032f6:	2002      	movs	r0, #2
 80032f8:	e6dc      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x36>

080032fa <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80032fa:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80032fc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	f012 0f04 	tst.w	r2, #4
 8003304:	d031      	beq.n	800336a <ADC_ConversionStop+0x70>
 8003306:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	f012 0f02 	tst.w	r2, #2
 800330e:	d107      	bne.n	8003320 <ADC_ConversionStop+0x26>
  MODIFY_REG(ADCx->CR,
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003316:	f022 0217 	bic.w	r2, r2, #23
 800331a:	f042 0210 	orr.w	r2, r2, #16
 800331e:	609a      	str	r2, [r3, #8]
      LL_ADC_REG_StopConversion(hadc->Instance);
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003320:	f7fe ff8c 	bl	800223c <HAL_GetTick>
 8003324:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f013 0f04 	tst.w	r3, #4
 800332e:	d106      	bne.n	800333e <ADC_ConversionStop+0x44>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003330:	2000      	movs	r0, #0
 8003332:	e01b      	b.n	800336c <ADC_ConversionStop+0x72>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003334:	6823      	ldr	r3, [r4, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f013 0f04 	tst.w	r3, #4
 800333c:	d013      	beq.n	8003366 <ADC_ConversionStop+0x6c>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800333e:	f7fe ff7d 	bl	800223c <HAL_GetTick>
 8003342:	1b43      	subs	r3, r0, r5
 8003344:	2b02      	cmp	r3, #2
 8003346:	d9f5      	bls.n	8003334 <ADC_ConversionStop+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003348:	6823      	ldr	r3, [r4, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f013 0f04 	tst.w	r3, #4
 8003350:	d0f0      	beq.n	8003334 <ADC_ConversionStop+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003352:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003354:	f043 0310 	orr.w	r3, r3, #16
 8003358:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800335c:	f043 0301 	orr.w	r3, r3, #1
 8003360:	65e3      	str	r3, [r4, #92]	; 0x5c
          return HAL_ERROR;
 8003362:	2001      	movs	r0, #1
 8003364:	e002      	b.n	800336c <ADC_ConversionStop+0x72>
  return HAL_OK;
 8003366:	2000      	movs	r0, #0
 8003368:	e000      	b.n	800336c <ADC_ConversionStop+0x72>
 800336a:	2000      	movs	r0, #0
}
 800336c:	bd38      	pop	{r3, r4, r5, pc}

0800336e <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800336e:	b530      	push	{r4, r5, lr}
 8003370:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003372:	2300      	movs	r3, #0
 8003374:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003376:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	f012 0f01 	tst.w	r2, #1
 800337e:	d16e      	bne.n	800345e <ADC_Enable+0xf0>
 8003380:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003382:	6899      	ldr	r1, [r3, #8]
 8003384:	2217      	movs	r2, #23
 8003386:	f2c8 0200 	movt	r2, #32768	; 0x8000
 800338a:	4211      	tst	r1, r2
 800338c:	d12c      	bne.n	80033e8 <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003394:	f022 0217 	bic.w	r2, r2, #23
 8003398:	f042 0201 	orr.w	r2, r2, #1
 800339c:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800339e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80033a6:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80033aa:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80033ae:	d016      	beq.n	80033de <ADC_Enable+0x70>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033b0:	f240 0304 	movw	r3, #4
 80033b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	099b      	lsrs	r3, r3, #6
 80033bc:	f642 5263 	movw	r2, #11619	; 0x2d63
 80033c0:	f2c0 523e 	movt	r2, #1342	; 0x53e
 80033c4:	fba2 2303 	umull	r2, r3, r2, r3
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80033cc:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80033ce:	9b01      	ldr	r3, [sp, #4]
 80033d0:	b12b      	cbz	r3, 80033de <ADC_Enable+0x70>
      {
        wait_loop_index--;
 80033d2:	9b01      	ldr	r3, [sp, #4]
 80033d4:	3b01      	subs	r3, #1
 80033d6:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80033d8:	9b01      	ldr	r3, [sp, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1f9      	bne.n	80033d2 <ADC_Enable+0x64>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80033de:	7e63      	ldrb	r3, [r4, #25]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d10b      	bne.n	80033fc <ADC_Enable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033e4:	2000      	movs	r0, #0
 80033e6:	e03b      	b.n	8003460 <ADC_Enable+0xf2>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033e8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80033ea:	f043 0310 	orr.w	r3, r3, #16
 80033ee:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 80033f8:	2001      	movs	r0, #1
 80033fa:	e031      	b.n	8003460 <ADC_Enable+0xf2>
      tickstart = HAL_GetTick();
 80033fc:	f7fe ff1e 	bl	800223c <HAL_GetTick>
 8003400:	4605      	mov	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	f012 0f01 	tst.w	r2, #1
 800340a:	d006      	beq.n	800341a <ADC_Enable+0xac>
  return HAL_OK;
 800340c:	2000      	movs	r0, #0
 800340e:	e027      	b.n	8003460 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	f012 0f01 	tst.w	r2, #1
 8003418:	d11f      	bne.n	800345a <ADC_Enable+0xec>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	f012 0f01 	tst.w	r2, #1
 8003420:	d107      	bne.n	8003432 <ADC_Enable+0xc4>
  MODIFY_REG(ADCx->CR,
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003428:	f022 0217 	bic.w	r2, r2, #23
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003432:	f7fe ff03 	bl	800223c <HAL_GetTick>
 8003436:	1b40      	subs	r0, r0, r5
 8003438:	2802      	cmp	r0, #2
 800343a:	d9e9      	bls.n	8003410 <ADC_Enable+0xa2>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f013 0f01 	tst.w	r3, #1
 8003444:	d1e4      	bne.n	8003410 <ADC_Enable+0xa2>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003446:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003448:	f043 0310 	orr.w	r3, r3, #16
 800344c:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800344e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	65e3      	str	r3, [r4, #92]	; 0x5c
            return HAL_ERROR;
 8003456:	2001      	movs	r0, #1
 8003458:	e002      	b.n	8003460 <ADC_Enable+0xf2>
  return HAL_OK;
 800345a:	2000      	movs	r0, #0
 800345c:	e000      	b.n	8003460 <ADC_Enable+0xf2>
 800345e:	2000      	movs	r0, #0
}
 8003460:	b003      	add	sp, #12
 8003462:	bd30      	pop	{r4, r5, pc}

08003464 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003464:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f013 0f04 	tst.w	r3, #4
 800346c:	d128      	bne.n	80034c0 <HAL_ADC_Start+0x5c>
{
 800346e:	b510      	push	{r4, lr}
 8003470:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8003472:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003476:	2b01      	cmp	r3, #1
 8003478:	d024      	beq.n	80034c4 <HAL_ADC_Start+0x60>
 800347a:	2301      	movs	r3, #1
 800347c:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8003480:	f7ff ff75 	bl	800336e <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003484:	b9c0      	cbnz	r0, 80034b8 <HAL_ADC_Start+0x54>
      ADC_STATE_CLR_SET(hadc->State,
 8003486:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003488:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800348c:	f023 0301 	bic.w	r3, r3, #1
 8003490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003494:	65a3      	str	r3, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8003496:	2300      	movs	r3, #0
 8003498:	65e3      	str	r3, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	211c      	movs	r1, #28
 800349e:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 80034a0:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      LL_ADC_REG_StartConversion(hadc->Instance);
 80034a4:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80034a6:	6893      	ldr	r3, [r2, #8]
 80034a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034ac:	f023 0317 	bic.w	r3, r3, #23
 80034b0:	f043 0304 	orr.w	r3, r3, #4
 80034b4:	6093      	str	r3, [r2, #8]
}
 80034b6:	bd10      	pop	{r4, pc}
      __HAL_UNLOCK(hadc);
 80034b8:	2300      	movs	r3, #0
 80034ba:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 80034be:	e7fa      	b.n	80034b6 <HAL_ADC_Start+0x52>
    tmp_hal_status = HAL_BUSY;
 80034c0:	2002      	movs	r0, #2
}
 80034c2:	4770      	bx	lr
    __HAL_LOCK(hadc);
 80034c4:	2002      	movs	r0, #2
 80034c6:	e7f6      	b.n	80034b6 <HAL_ADC_Start+0x52>

080034c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80034c8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80034ca:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80034cc:	6899      	ldr	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	f012 0f01 	tst.w	r2, #1
 80034d4:	d043      	beq.n	800355e <ADC_Disable+0x96>
 80034d6:	4604      	mov	r4, r0

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 80034d8:	f011 0f02 	tst.w	r1, #2
 80034dc:	d141      	bne.n	8003562 <ADC_Disable+0x9a>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	f002 0205 	and.w	r2, r2, #5
 80034e4:	2a01      	cmp	r2, #1
 80034e6:	d009      	beq.n	80034fc <ADC_Disable+0x34>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80034ea:	f043 0310 	orr.w	r3, r3, #16
 80034ee:	6583      	str	r3, [r0, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80034f2:	f043 0301 	orr.w	r3, r3, #1
 80034f6:	65c3      	str	r3, [r0, #92]	; 0x5c

      return HAL_ERROR;
 80034f8:	2001      	movs	r0, #1
 80034fa:	e031      	b.n	8003560 <ADC_Disable+0x98>
  MODIFY_REG(ADCx->CR,
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003502:	f022 0217 	bic.w	r2, r2, #23
 8003506:	f042 0202 	orr.w	r2, r2, #2
 800350a:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800350c:	6803      	ldr	r3, [r0, #0]
 800350e:	2203      	movs	r2, #3
 8003510:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003512:	f7fe fe93 	bl	800223c <HAL_GetTick>
 8003516:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f013 0f01 	tst.w	r3, #1
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003520:	bf08      	it	eq
 8003522:	2000      	moveq	r0, #0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003524:	d105      	bne.n	8003532 <ADC_Disable+0x6a>
 8003526:	e01b      	b.n	8003560 <ADC_Disable+0x98>
 8003528:	6823      	ldr	r3, [r4, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f013 0f01 	tst.w	r3, #1
 8003530:	d013      	beq.n	800355a <ADC_Disable+0x92>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003532:	f7fe fe83 	bl	800223c <HAL_GetTick>
 8003536:	1b40      	subs	r0, r0, r5
 8003538:	2802      	cmp	r0, #2
 800353a:	d9f5      	bls.n	8003528 <ADC_Disable+0x60>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f013 0f01 	tst.w	r3, #1
 8003544:	d0f0      	beq.n	8003528 <ADC_Disable+0x60>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003548:	f043 0310 	orr.w	r3, r3, #16
 800354c:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800354e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	65e3      	str	r3, [r4, #92]	; 0x5c
          return HAL_ERROR;
 8003556:	2001      	movs	r0, #1
 8003558:	e002      	b.n	8003560 <ADC_Disable+0x98>
  return HAL_OK;
 800355a:	2000      	movs	r0, #0
 800355c:	e000      	b.n	8003560 <ADC_Disable+0x98>
 800355e:	2000      	movs	r0, #0
}
 8003560:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003562:	2000      	movs	r0, #0
 8003564:	e7fc      	b.n	8003560 <ADC_Disable+0x98>

08003566 <HAL_ADC_DeInit>:
{
 8003566:	b570      	push	{r4, r5, r6, lr}
  if (hadc == NULL)
 8003568:	2800      	cmp	r0, #0
 800356a:	d05c      	beq.n	8003626 <HAL_ADC_DeInit+0xc0>
 800356c:	4604      	mov	r4, r0
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800356e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003570:	f043 0302 	orr.w	r3, r3, #2
 8003574:	6583      	str	r3, [r0, #88]	; 0x58
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003576:	f7ff fec0 	bl	80032fa <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800357a:	4606      	mov	r6, r0
 800357c:	2800      	cmp	r0, #0
 800357e:	d043      	beq.n	8003608 <HAL_ADC_DeInit+0xa2>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003580:	6822      	ldr	r2, [r4, #0]
 8003582:	6853      	ldr	r3, [r2, #4]
 8003584:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003588:	f023 0303 	bic.w	r3, r3, #3
 800358c:	6053      	str	r3, [r2, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	f240 329f 	movw	r2, #927	; 0x39f
 8003594:	601a      	str	r2, [r3, #0]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003596:	6822      	ldr	r2, [r4, #0]
 8003598:	68d1      	ldr	r1, [r2, #12]
 800359a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800359e:	f2c8 333e 	movt	r3, #33598	; 0x833e
 80035a2:	400b      	ands	r3, r1
 80035a4:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80035a6:	6822      	ldr	r2, [r4, #0]
 80035a8:	6913      	ldr	r3, [r2, #16]
 80035aa:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80035ae:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80035b0:	6822      	ldr	r2, [r4, #0]
 80035b2:	6953      	ldr	r3, [r2, #20]
 80035b4:	f023 0307 	bic.w	r3, r3, #7
 80035b8:	6153      	str	r3, [r2, #20]
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80035ba:	6822      	ldr	r2, [r4, #0]
 80035bc:	6a13      	ldr	r3, [r2, #32]
 80035be:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80035c2:	6213      	str	r3, [r2, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 80035c4:	6822      	ldr	r2, [r4, #0]
 80035c6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80035c8:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80035cc:	6253      	str	r3, [r2, #36]	; 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 80035ce:	6822      	ldr	r2, [r4, #0]
 80035d0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80035d2:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 80035d6:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035dc:	2500      	movs	r5, #0
 80035de:	629d      	str	r5, [r3, #40]	; 0x28
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80035e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035e8:	f8d3 2708 	ldr.w	r2, [r3, #1800]	; 0x708
 80035ec:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 80035f0:	f8c3 2708 	str.w	r2, [r3, #1800]	; 0x708
  HAL_ADC_MspDeInit(hadc);
 80035f4:	4620      	mov	r0, r4
 80035f6:	f7fd fdad 	bl	8001154 <HAL_ADC_MspDeInit>
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80035fa:	6625      	str	r5, [r4, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(hadc);
 80035fc:	65e5      	str	r5, [r4, #92]	; 0x5c
  hadc->State = HAL_ADC_STATE_RESET;
 80035fe:	65a5      	str	r5, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 8003600:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
}
 8003604:	4630      	mov	r0, r6
 8003606:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8003608:	4620      	mov	r0, r4
 800360a:	f7ff ff5d 	bl	80034c8 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800360e:	4606      	mov	r6, r0
 8003610:	b908      	cbnz	r0, 8003616 <HAL_ADC_DeInit+0xb0>
      hadc->State = HAL_ADC_STATE_READY;
 8003612:	2301      	movs	r3, #1
 8003614:	65a3      	str	r3, [r4, #88]	; 0x58
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003616:	6822      	ldr	r2, [r4, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003618:	6893      	ldr	r3, [r2, #8]
 800361a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800361e:	f023 0317 	bic.w	r3, r3, #23
 8003622:	6093      	str	r3, [r2, #8]
}
 8003624:	e7ac      	b.n	8003580 <HAL_ADC_DeInit+0x1a>
    return HAL_ERROR;
 8003626:	2601      	movs	r6, #1
 8003628:	e7ec      	b.n	8003604 <HAL_ADC_DeInit+0x9e>

0800362a <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800362a:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 800362e:	2b01      	cmp	r3, #1
 8003630:	d019      	beq.n	8003666 <HAL_ADC_Stop+0x3c>
{
 8003632:	b510      	push	{r4, lr}
 8003634:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8003636:	2301      	movs	r3, #1
 8003638:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 800363c:	f7ff fe5d 	bl	80032fa <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003640:	b118      	cbz	r0, 800364a <HAL_ADC_Stop+0x20>
  __HAL_UNLOCK(hadc);
 8003642:	2300      	movs	r3, #0
 8003644:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
}
 8003648:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800364a:	4620      	mov	r0, r4
 800364c:	f7ff ff3c 	bl	80034c8 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003650:	2800      	cmp	r0, #0
 8003652:	d1f6      	bne.n	8003642 <HAL_ADC_Stop+0x18>
      ADC_STATE_CLR_SET(hadc->State,
 8003654:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003656:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800365a:	f023 0301 	bic.w	r3, r3, #1
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	65a3      	str	r3, [r4, #88]	; 0x58
 8003664:	e7ed      	b.n	8003642 <HAL_ADC_Stop+0x18>
  __HAL_LOCK(hadc);
 8003666:	2002      	movs	r0, #2
}
 8003668:	4770      	bx	lr

0800366a <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800366a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800366c:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800366e:	2300      	movs	r3, #0
 8003670:	9301      	str	r3, [sp, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003672:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003676:	2b01      	cmp	r3, #1
 8003678:	f000 809a 	beq.w	80037b0 <HAL_ADCEx_Calibration_Start+0x146>
 800367c:	4604      	mov	r4, r0
 800367e:	2301      	movs	r3, #1
 8003680:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003684:	f7ff ff20 	bl	80034c8 <ADC_Disable>
 8003688:	4605      	mov	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800368a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	f012 0201 	ands.w	r2, r2, #1
 8003692:	d009      	beq.n	80036a8 <HAL_ADCEx_Calibration_Start+0x3e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003694:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003696:	f043 0310 	orr.w	r3, r3, #16
 800369a:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800369c:	2300      	movs	r3, #0
 800369e:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54

  return tmp_hal_status;
}
 80036a2:	4628      	mov	r0, r5
 80036a4:	b003      	add	sp, #12
 80036a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 80036a8:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80036aa:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 80036ae:	f041 0102 	orr.w	r1, r1, #2
 80036b2:	65a1      	str	r1, [r4, #88]	; 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80036b4:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80036b6:	68d9      	ldr	r1, [r3, #12]
 80036b8:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80036bc:	f021 0103 	bic.w	r1, r1, #3
 80036c0:	60d9      	str	r1, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 80036c2:	4610      	mov	r0, r2
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80036c4:	f24b 7cff 	movw	ip, #47103	; 0xb7ff
 80036c8:	f2c0 0c02 	movt	ip, #2
      LL_ADC_StartCalibration(hadc->Instance);
 80036cc:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80036ce:	688b      	ldr	r3, [r1, #8]
 80036d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036d4:	f023 0317 	bic.w	r3, r3, #23
 80036d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036dc:	608b      	str	r3, [r1, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80036de:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036e0:	688b      	ldr	r3, [r1, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	db39      	blt.n	800375a <HAL_ADCEx_Calibration_Start+0xf0>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80036e6:	f8d1 30b4 	ldr.w	r3, [r1, #180]	; 0xb4
 80036ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80036ee:	4418      	add	r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80036f0:	3201      	adds	r2, #1
 80036f2:	2a08      	cmp	r2, #8
 80036f4:	d1ea      	bne.n	80036cc <HAL_ADCEx_Calibration_Start+0x62>
  MODIFY_REG(ADCx->CR,
 80036f6:	688b      	ldr	r3, [r1, #8]
 80036f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036fc:	f023 0317 	bic.w	r3, r3, #23
 8003700:	f043 0301 	orr.w	r3, r3, #1
 8003704:	608b      	str	r3, [r1, #8]
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003706:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003708:	f8d2 30b4 	ldr.w	r3, [r2, #180]	; 0xb4
 800370c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003710:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8003714:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
    LL_ADC_Disable(hadc->Instance);
 8003718:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800371a:	6893      	ldr	r3, [r2, #8]
 800371c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003720:	f023 0317 	bic.w	r3, r3, #23
 8003724:	f043 0302 	orr.w	r3, r3, #2
 8003728:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800372a:	f7fe fd87 	bl	800223c <HAL_GetTick>
 800372e:	4607      	mov	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003730:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	f012 0f01 	tst.w	r2, #1
 8003738:	d12f      	bne.n	800379a <HAL_ADCEx_Calibration_Start+0x130>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800373a:	68da      	ldr	r2, [r3, #12]
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800373c:	f426 46ff 	bic.w	r6, r6, #32640	; 0x7f80
 8003740:	f026 067c 	bic.w	r6, r6, #124	; 0x7c
 8003744:	0436      	lsls	r6, r6, #16
 8003746:	0c36      	lsrs	r6, r6, #16
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003748:	4316      	orrs	r6, r2
 800374a:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 800374c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800374e:	f023 0303 	bic.w	r3, r3, #3
 8003752:	f043 0301 	orr.w	r3, r3, #1
 8003756:	65a3      	str	r3, [r4, #88]	; 0x58
 8003758:	e7a0      	b.n	800369c <HAL_ADCEx_Calibration_Start+0x32>
        wait_loop_index++;
 800375a:	9b01      	ldr	r3, [sp, #4]
 800375c:	3301      	adds	r3, #1
 800375e:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003760:	9b01      	ldr	r3, [sp, #4]
 8003762:	4563      	cmp	r3, ip
 8003764:	d9bc      	bls.n	80036e0 <HAL_ADCEx_Calibration_Start+0x76>
          ADC_STATE_CLR_SET(hadc->State,
 8003766:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003768:	f023 0312 	bic.w	r3, r3, #18
 800376c:	f043 0310 	orr.w	r3, r3, #16
 8003770:	65a3      	str	r3, [r4, #88]	; 0x58
          __HAL_UNLOCK(hadc);
 8003772:	2300      	movs	r3, #0
 8003774:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8003778:	2501      	movs	r5, #1
 800377a:	e792      	b.n	80036a2 <HAL_ADCEx_Calibration_Start+0x38>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f013 0f01 	tst.w	r3, #1
 8003784:	d00e      	beq.n	80037a4 <HAL_ADCEx_Calibration_Start+0x13a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003786:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003788:	f043 0310 	orr.w	r3, r3, #16
 800378c:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	65e3      	str	r3, [r4, #92]	; 0x5c
          return HAL_ERROR;
 8003796:	2501      	movs	r5, #1
 8003798:	e783      	b.n	80036a2 <HAL_ADCEx_Calibration_Start+0x38>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800379a:	f7fe fd4f 	bl	800223c <HAL_GetTick>
 800379e:	1bc3      	subs	r3, r0, r7
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d8eb      	bhi.n	800377c <HAL_ADCEx_Calibration_Start+0x112>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	f012 0f01 	tst.w	r2, #1
 80037ac:	d1f5      	bne.n	800379a <HAL_ADCEx_Calibration_Start+0x130>
 80037ae:	e7c4      	b.n	800373a <HAL_ADCEx_Calibration_Start+0xd0>
  __HAL_LOCK(hadc);
 80037b0:	2502      	movs	r5, #2
 80037b2:	e776      	b.n	80036a2 <HAL_ADCEx_Calibration_Start+0x38>

080037b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b4:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80037b8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80037bc:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037be:	0203      	lsls	r3, r0, #8
 80037c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037c4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80037c8:	0409      	lsls	r1, r1, #16
 80037ca:	0c09      	lsrs	r1, r1, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037cc:	430b      	orrs	r3, r1
  reg_value  =  (reg_value                                   |
 80037ce:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80037d6:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80037d8:	4770      	bx	lr

080037da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037da:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037dc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80037e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037ea:	f1c3 0c07 	rsb	ip, r3, #7
 80037ee:	f1bc 0f04 	cmp.w	ip, #4
 80037f2:	bf28      	it	cs
 80037f4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037f8:	f103 0e04 	add.w	lr, r3, #4
 80037fc:	f1be 0f06 	cmp.w	lr, #6
 8003800:	bf8c      	ite	hi
 8003802:	3b03      	subhi	r3, #3
 8003804:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003806:	f04f 3eff 	mov.w	lr, #4294967295
 800380a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800380e:	ea21 010c 	bic.w	r1, r1, ip
 8003812:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003814:	fa0e fe03 	lsl.w	lr, lr, r3
 8003818:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800381c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 800381e:	2800      	cmp	r0, #0
 8003820:	db09      	blt.n	8003836 <HAL_NVIC_SetPriority+0x5c>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003822:	0109      	lsls	r1, r1, #4
 8003824:	b2c9      	uxtb	r1, r1
 8003826:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800382a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800382e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003832:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003836:	f000 000f 	and.w	r0, r0, #15
 800383a:	0109      	lsls	r1, r1, #4
 800383c:	b2c9      	uxtb	r1, r1
 800383e:	f64e 43fc 	movw	r3, #60668	; 0xecfc
 8003842:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003846:	4403      	add	r3, r0
 8003848:	7619      	strb	r1, [r3, #24]
 800384a:	e7f2      	b.n	8003832 <HAL_NVIC_SetPriority+0x58>

0800384c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800384c:	2800      	cmp	r0, #0
 800384e:	db0a      	blt.n	8003866 <HAL_NVIC_EnableIRQ+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003850:	0941      	lsrs	r1, r0, #5
 8003852:	f000 001f 	and.w	r0, r0, #31
 8003856:	2301      	movs	r3, #1
 8003858:	4083      	lsls	r3, r0
 800385a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800385e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003862:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003866:	4770      	bx	lr

08003868 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003868:	2800      	cmp	r0, #0
 800386a:	db0f      	blt.n	800388c <HAL_NVIC_DisableIRQ+0x24>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386c:	0943      	lsrs	r3, r0, #5
 800386e:	f000 001f 	and.w	r0, r0, #31
 8003872:	2201      	movs	r2, #1
 8003874:	4082      	lsls	r2, r0
 8003876:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800387a:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800387e:	3320      	adds	r3, #32
 8003880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003884:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003888:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800388c:	4770      	bx	lr

0800388e <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800388e:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003890:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003892:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 8003896:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 800389a:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800389c:	b124      	cbz	r4, 80038a8 <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800389e:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80038a0:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 80038a4:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038a8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80038aa:	f004 0c1c 	and.w	ip, r4, #28
 80038ae:	2401      	movs	r4, #1
 80038b0:	fa04 f40c 	lsl.w	r4, r4, ip
 80038b4:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 80038b8:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038bc:	6804      	ldr	r4, [r0, #0]
 80038be:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038c0:	6883      	ldr	r3, [r0, #8]
 80038c2:	2b10      	cmp	r3, #16
 80038c4:	d005      	beq.n	80038d2 <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80038c6:	6803      	ldr	r3, [r0, #0]
 80038c8:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80038ca:	6803      	ldr	r3, [r0, #0]
 80038cc:	60da      	str	r2, [r3, #12]
  }
}
 80038ce:	bc10      	pop	{r4}
 80038d0:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80038d2:	6803      	ldr	r3, [r0, #0]
 80038d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80038d6:	6803      	ldr	r3, [r0, #0]
 80038d8:	60d9      	str	r1, [r3, #12]
 80038da:	e7f8      	b.n	80038ce <DMA_SetConfig+0x40>

080038dc <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80038dc:	6803      	ldr	r3, [r0, #0]
 80038de:	f240 4207 	movw	r2, #1031	; 0x407
 80038e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d81c      	bhi.n	8003924 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80038ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80038ec:	f022 0203 	bic.w	r2, r2, #3
 80038f0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80038f4:	f502 3202 	add.w	r2, r2, #133120	; 0x20800

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	3b08      	subs	r3, #8
 80038fc:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003900:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003904:	fba1 1303 	umull	r1, r3, r1, r3
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	6482      	str	r2, [r0, #72]	; 0x48
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800390c:	f44f 6208 	mov.w	r2, #2176	; 0x880
 8003910:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003914:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003916:	f003 031f 	and.w	r3, r3, #31
 800391a:	2201      	movs	r2, #1
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003922:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003924:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003926:	f022 0103 	bic.w	r1, r2, #3
 800392a:	f640 021c 	movw	r2, #2076	; 0x81c
 800392e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003932:	440a      	add	r2, r1
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003934:	b2db      	uxtb	r3, r3
 8003936:	3b08      	subs	r3, #8
 8003938:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 800393c:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003940:	fba1 1303 	umull	r1, r3, r1, r3
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	3307      	adds	r3, #7
 8003948:	e7df      	b.n	800390a <DMA_CalcDMAMUXChannelBaseAndMask+0x2e>

0800394a <HAL_DMA_Init>:
  if (hdma == NULL)
 800394a:	2800      	cmp	r0, #0
 800394c:	f000 8081 	beq.w	8003a52 <HAL_DMA_Init+0x108>
{
 8003950:	b510      	push	{r4, lr}
 8003952:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003954:	6802      	ldr	r2, [r0, #0]
 8003956:	f240 4307 	movw	r3, #1031	; 0x407
 800395a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800395e:	429a      	cmp	r2, r3
 8003960:	d84c      	bhi.n	80039fc <HAL_DMA_Init+0xb2>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003962:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003966:	f6cb 73fd 	movt	r3, #49149	; 0xbffd
 800396a:	4413      	add	r3, r2
 800396c:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003970:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003974:	fba1 1303 	umull	r1, r3, r1, r3
 8003978:	091b      	lsrs	r3, r3, #4
 800397a:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 800397c:	2100      	movs	r1, #0
 800397e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003982:	6463      	str	r3, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003984:	6421      	str	r1, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003986:	2302      	movs	r3, #2
 8003988:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800398c:	6813      	ldr	r3, [r2, #0]
 800398e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003996:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003998:	6822      	ldr	r2, [r4, #0]
 800399a:	6811      	ldr	r1, [r2, #0]
 800399c:	68a3      	ldr	r3, [r4, #8]
 800399e:	68e0      	ldr	r0, [r4, #12]
 80039a0:	4303      	orrs	r3, r0
 80039a2:	6920      	ldr	r0, [r4, #16]
 80039a4:	4303      	orrs	r3, r0
 80039a6:	6960      	ldr	r0, [r4, #20]
 80039a8:	4303      	orrs	r3, r0
 80039aa:	69a0      	ldr	r0, [r4, #24]
 80039ac:	4303      	orrs	r3, r0
 80039ae:	69e0      	ldr	r0, [r4, #28]
 80039b0:	4303      	orrs	r3, r0
 80039b2:	6a20      	ldr	r0, [r4, #32]
 80039b4:	4303      	orrs	r3, r0
 80039b6:	430b      	orrs	r3, r1
 80039b8:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80039ba:	4620      	mov	r0, r4
 80039bc:	f7ff ff8e 	bl	80038dc <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80039c0:	68a3      	ldr	r3, [r4, #8]
 80039c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80039c6:	bf04      	itt	eq
 80039c8:	2300      	moveq	r3, #0
 80039ca:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80039cc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80039ce:	6863      	ldr	r3, [r4, #4]
 80039d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d4:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80039d8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80039da:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80039dc:	6863      	ldr	r3, [r4, #4]
 80039de:	1e5a      	subs	r2, r3, #1
 80039e0:	2a03      	cmp	r2, #3
 80039e2:	d91d      	bls.n	8003a20 <HAL_DMA_Init+0xd6>
    hdma->DMAmuxRequestGen = NULL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 80039e8:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80039ea:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ec:	2000      	movs	r0, #0
 80039ee:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 80039f0:	2301      	movs	r3, #1
 80039f2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80039f6:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80039fa:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80039fc:	f64f 33f8 	movw	r3, #64504	; 0xfbf8
 8003a00:	f6cb 73fd 	movt	r3, #49149	; 0xbffd
 8003a04:	4413      	add	r3, r2
 8003a06:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003a0a:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003a0e:	fba1 1303 	umull	r1, r3, r1, r3
 8003a12:	091b      	lsrs	r3, r3, #4
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a1a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8003a1e:	e7b0      	b.n	8003982 <HAL_DMA_Init+0x38>
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a24:	f248 223f 	movw	r2, #33343	; 0x823f
 8003a28:	f2c1 0200 	movt	r2, #4096	; 0x1000
 8003a2c:	441a      	add	r2, r3
 8003a2e:	0092      	lsls	r2, r2, #2
 8003a30:	6562      	str	r2, [r4, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a32:	f44f 6114 	mov.w	r1, #2368	; 0x940
 8003a36:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8003a3a:	65a1      	str	r1, [r4, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	2101      	movs	r1, #1
 8003a40:	fa01 f303 	lsl.w	r3, r1, r3
 8003a44:	65e3      	str	r3, [r4, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a4c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003a4e:	605a      	str	r2, [r3, #4]
 8003a50:	e7cc      	b.n	80039ec <HAL_DMA_Init+0xa2>
    return HAL_ERROR;
 8003a52:	2001      	movs	r0, #1
}
 8003a54:	4770      	bx	lr

08003a56 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8003a56:	2800      	cmp	r0, #0
 8003a58:	d06b      	beq.n	8003b32 <HAL_DMA_DeInit+0xdc>
{
 8003a5a:	b538      	push	{r3, r4, r5, lr}
 8003a5c:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8003a5e:	6802      	ldr	r2, [r0, #0]
 8003a60:	6813      	ldr	r3, [r2, #0]
 8003a62:	f023 0301 	bic.w	r3, r3, #1
 8003a66:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a68:	6802      	ldr	r2, [r0, #0]
 8003a6a:	f240 4307 	movw	r3, #1031	; 0x407
 8003a6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d834      	bhi.n	8003ae0 <HAL_DMA_DeInit+0x8a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a76:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003a7a:	f6cb 73fd 	movt	r3, #49149	; 0xbffd
 8003a7e:	4413      	add	r3, r2
 8003a80:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003a84:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003a88:	fba1 1303 	umull	r1, r3, r1, r3
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8003a90:	2100      	movs	r1, #0
 8003a92:	f2c4 0102 	movt	r1, #16386	; 0x4002
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a96:	6463      	str	r3, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a98:	6421      	str	r1, [r4, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 8003a9a:	2500      	movs	r5, #0
 8003a9c:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a9e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003aa0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003aa2:	f003 021c 	and.w	r2, r3, #28
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	4093      	lsls	r3, r2
 8003aaa:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003aac:	4620      	mov	r0, r4
 8003aae:	f7ff ff15 	bl	80038dc <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8003ab2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003ab4:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ab6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003ab8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003aba:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003abc:	6863      	ldr	r3, [r4, #4]
 8003abe:	1e5a      	subs	r2, r3, #1
 8003ac0:	2a03      	cmp	r2, #3
 8003ac2:	d91f      	bls.n	8003b04 <HAL_DMA_DeInit+0xae>
  hdma->DMAmuxRequestGen = NULL;
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8003ac8:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003aca:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 8003acc:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003ace:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003ad0:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003ad2:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ad4:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8003ad6:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8003ada:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003ade:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ae0:	f64f 33f8 	movw	r3, #64504	; 0xfbf8
 8003ae4:	f6cb 73fd 	movt	r3, #49149	; 0xbffd
 8003ae8:	4413      	add	r3, r2
 8003aea:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003aee:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003af2:	fba1 1303 	umull	r1, r3, r1, r3
 8003af6:	091b      	lsrs	r3, r3, #4
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003afe:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8003b02:	e7c8      	b.n	8003a96 <HAL_DMA_DeInit+0x40>
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b08:	f248 223f 	movw	r2, #33343	; 0x823f
 8003b0c:	f2c1 0200 	movt	r2, #4096	; 0x1000
 8003b10:	441a      	add	r2, r3
 8003b12:	0092      	lsls	r2, r2, #2
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b14:	f44f 6114 	mov.w	r1, #2368	; 0x940
 8003b18:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8003b1c:	65a1      	str	r1, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	2101      	movs	r1, #1
 8003b22:	fa01 f303 	lsl.w	r3, r1, r3
 8003b26:	65e3      	str	r3, [r4, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b28:	6015      	str	r5, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b2c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	e7c8      	b.n	8003ac4 <HAL_DMA_DeInit+0x6e>
    return HAL_ERROR;
 8003b32:	2001      	movs	r0, #1
}
 8003b34:	4770      	bx	lr

08003b36 <HAL_DMA_Start_IT>:
{
 8003b36:	b538      	push	{r3, r4, r5, lr}
 8003b38:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003b3a:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8003b3e:	2801      	cmp	r0, #1
 8003b40:	d043      	beq.n	8003bca <HAL_DMA_Start_IT+0x94>
 8003b42:	2001      	movs	r0, #1
 8003b44:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 8003b48:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8003b4c:	b2c0      	uxtb	r0, r0
 8003b4e:	2801      	cmp	r0, #1
 8003b50:	d006      	beq.n	8003b60 <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003b52:	2380      	movs	r3, #128	; 0x80
 8003b54:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003b56:	2300      	movs	r3, #0
 8003b58:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 8003b5c:	2001      	movs	r0, #1
}
 8003b5e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b60:	2002      	movs	r0, #2
 8003b62:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b66:	2000      	movs	r0, #0
 8003b68:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003b6a:	6825      	ldr	r5, [r4, #0]
 8003b6c:	6828      	ldr	r0, [r5, #0]
 8003b6e:	f020 0001 	bic.w	r0, r0, #1
 8003b72:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b74:	4620      	mov	r0, r4
 8003b76:	f7ff fe8a 	bl	800388e <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003b7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003b7c:	b1d3      	cbz	r3, 8003bb4 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b7e:	6822      	ldr	r2, [r4, #0]
 8003b80:	6813      	ldr	r3, [r2, #0]
 8003b82:	f043 030e 	orr.w	r3, r3, #14
 8003b86:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003b90:	d003      	beq.n	8003b9a <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b98:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8003b9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003b9c:	b11b      	cbz	r3, 8003ba6 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ba4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003ba6:	6822      	ldr	r2, [r4, #0]
 8003ba8:	6813      	ldr	r3, [r2, #0]
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	e7d4      	b.n	8003b5e <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bb4:	6822      	ldr	r2, [r4, #0]
 8003bb6:	6813      	ldr	r3, [r2, #0]
 8003bb8:	f023 0304 	bic.w	r3, r3, #4
 8003bbc:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bbe:	6822      	ldr	r2, [r4, #0]
 8003bc0:	6813      	ldr	r3, [r2, #0]
 8003bc2:	f043 030a 	orr.w	r3, r3, #10
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e7de      	b.n	8003b88 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8003bca:	2002      	movs	r0, #2
 8003bcc:	e7c7      	b.n	8003b5e <HAL_DMA_Start_IT+0x28>

08003bce <HAL_DMA_Abort>:
  if (NULL == hdma)
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	d034      	beq.n	8003c3e <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003bd4:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	2a02      	cmp	r2, #2
 8003bdc:	d006      	beq.n	8003bec <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bde:	2204      	movs	r2, #4
 8003be0:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003be2:	2200      	movs	r2, #0
 8003be4:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 8003be8:	2001      	movs	r0, #1
 8003bea:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bec:	6801      	ldr	r1, [r0, #0]
 8003bee:	680a      	ldr	r2, [r1, #0]
 8003bf0:	f022 020e 	bic.w	r2, r2, #14
 8003bf4:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003bf6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003bf8:	680a      	ldr	r2, [r1, #0]
 8003bfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bfe:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c00:	6801      	ldr	r1, [r0, #0]
 8003c02:	680a      	ldr	r2, [r1, #0]
 8003c04:	f022 0201 	bic.w	r2, r2, #1
 8003c08:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c0a:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8003c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c0e:	f002 011c 	and.w	r1, r2, #28
 8003c12:	2201      	movs	r2, #1
 8003c14:	408a      	lsls	r2, r1
 8003c16:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c1a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003c1c:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8003c1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c20:	b132      	cbz	r2, 8003c30 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c22:	6811      	ldr	r1, [r2, #0]
 8003c24:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003c28:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c2c:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003c2e:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003c36:	2000      	movs	r0, #0
 8003c38:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 8003c3c:	4770      	bx	lr
    return HAL_ERROR;
 8003c3e:	2001      	movs	r0, #1
}
 8003c40:	4770      	bx	lr

08003c42 <HAL_DMA_Abort_IT>:
{
 8003c42:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c44:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d003      	beq.n	8003c56 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4e:	2304      	movs	r3, #4
 8003c50:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003c52:	2001      	movs	r0, #1
}
 8003c54:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c56:	6802      	ldr	r2, [r0, #0]
 8003c58:	6813      	ldr	r3, [r2, #0]
 8003c5a:	f023 030e 	bic.w	r3, r3, #14
 8003c5e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c60:	6802      	ldr	r2, [r0, #0]
 8003c62:	6813      	ldr	r3, [r2, #0]
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c6a:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003c6c:	6813      	ldr	r3, [r2, #0]
 8003c6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c72:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c74:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c76:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003c78:	f003 021c 	and.w	r2, r3, #28
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	4093      	lsls	r3, r2
 8003c80:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c82:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003c84:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003c86:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8003c88:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003c8a:	b133      	cbz	r3, 8003c9a <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c92:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c94:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003c96:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003c98:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8003ca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003ca8:	b113      	cbz	r3, 8003cb0 <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8003caa:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003cac:	2000      	movs	r0, #0
 8003cae:	e7d1      	b.n	8003c54 <HAL_DMA_Abort_IT+0x12>
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	e7cf      	b.n	8003c54 <HAL_DMA_Abort_IT+0x12>

08003cb4 <HAL_DMA_IRQHandler>:
{
 8003cb4:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cb6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003cb8:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003cba:	6804      	ldr	r4, [r0, #0]
 8003cbc:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003cbe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003cc0:	f003 031c 	and.w	r3, r3, #28
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	420a      	tst	r2, r1
 8003cca:	d015      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x44>
 8003ccc:	f015 0f04 	tst.w	r5, #4
 8003cd0:	d012      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	f013 0f20 	tst.w	r3, #32
 8003cd8:	d103      	bne.n	8003ce2 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	f023 0304 	bic.w	r3, r3, #4
 8003ce0:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ce2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003ce4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003ce6:	f003 021c 	and.w	r2, r3, #28
 8003cea:	2304      	movs	r3, #4
 8003cec:	4093      	lsls	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8003cf0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003cf2:	b103      	cbz	r3, 8003cf6 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8003cf4:	4798      	blx	r3
}
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	420a      	tst	r2, r1
 8003cfe:	d028      	beq.n	8003d52 <HAL_DMA_IRQHandler+0x9e>
 8003d00:	f015 0f02 	tst.w	r5, #2
 8003d04:	d025      	beq.n	8003d52 <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	f013 0f20 	tst.w	r3, #32
 8003d0c:	d106      	bne.n	8003d1c <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	f023 030a 	bic.w	r3, r3, #10
 8003d14:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8003d16:	2301      	movs	r3, #1
 8003d18:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003d1c:	2380      	movs	r3, #128	; 0x80
 8003d1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d22:	6802      	ldr	r2, [r0, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003d28:	f003 021c 	and.w	r2, r3, #28
 8003d2c:	f04f 0302 	mov.w	r3, #2
 8003d30:	fa03 f302 	lsl.w	r3, r3, r2
 8003d34:	bf8c      	ite	hi
 8003d36:	f44f 6280 	movhi.w	r2, #1024	; 0x400
 8003d3a:	2200      	movls	r2, #0
 8003d3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d40:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 8003d42:	2300      	movs	r3, #0
 8003d44:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 8003d48:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0d3      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 8003d4e:	4798      	blx	r3
 8003d50:	e7d1      	b.n	8003cf6 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003d52:	2208      	movs	r2, #8
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	420b      	tst	r3, r1
 8003d5a:	d0cc      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x42>
 8003d5c:	f015 0f08 	tst.w	r5, #8
 8003d60:	d0c9      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	f023 030e 	bic.w	r3, r3, #14
 8003d68:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d6a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003d6c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003d6e:	f003 031c 	and.w	r3, r3, #28
 8003d72:	2201      	movs	r2, #1
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d7a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003d7c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003d80:	2300      	movs	r3, #0
 8003d82:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003d86:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0b4      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8003d8c:	4798      	blx	r3
  return;
 8003d8e:	e7b2      	b.n	8003cf6 <HAL_DMA_IRQHandler+0x42>

08003d90 <HAL_DMA_GetState>:
  return hdma->State;
 8003d90:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8003d94:	4770      	bx	lr

08003d96 <HAL_DMAEx_ConfigMuxSync>:
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003d96:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d122      	bne.n	8003de6 <HAL_DMAEx_ConfigMuxSync+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003da0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d022      	beq.n	8003dee <HAL_DMAEx_ConfigMuxSync+0x58>
{
 8003da8:	b430      	push	{r4, r5}
    __HAL_LOCK(hdma);
 8003daa:	2301      	movs	r3, #1
 8003dac:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8003db0:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003db2:	6822      	ldr	r2, [r4, #0]
 8003db4:	68cb      	ldr	r3, [r1, #12]
 8003db6:	f103 3cff 	add.w	ip, r3, #4294967295
 8003dba:	680b      	ldr	r3, [r1, #0]
 8003dbc:	684d      	ldr	r5, [r1, #4]
 8003dbe:	432b      	orrs	r3, r5
 8003dc0:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
 8003dc4:	f891 c008 	ldrb.w	ip, [r1, #8]
 8003dc8:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8003dcc:	7a49      	ldrb	r1, [r1, #9]
 8003dce:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8003dd2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	6023      	str	r3, [r4, #0]
               (pSyncConfig->SyncSignalID | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
                pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    return HAL_OK;
 8003de0:	4618      	mov	r0, r3
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;

    /* Return error status */
    return HAL_ERROR;
  }
}
 8003de2:	bc30      	pop	{r4, r5}
 8003de4:	4770      	bx	lr
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003de6:	2380      	movs	r3, #128	; 0x80
 8003de8:	63c3      	str	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 8003dea:	2001      	movs	r0, #1
 8003dec:	4770      	bx	lr
    __HAL_LOCK(hdma);
 8003dee:	2002      	movs	r0, #2
}
 8003df0:	4770      	bx	lr

08003df2 <HAL_DMAEx_MUX_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003df2:	b510      	push	{r4, lr}
 8003df4:	4604      	mov	r4, r0
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003df6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003dfc:	421a      	tst	r2, r3
 8003dfe:	d00e      	beq.n	8003e1e <HAL_DMAEx_MUX_IRQHandler+0x2c>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e00:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003e02:	6813      	ldr	r3, [r2, #0]
 8003e04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e08:	6013      	str	r3, [r2, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e0a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e0c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003e0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8003e10:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e16:	63c3      	str	r3, [r0, #60]	; 0x3c

    if (hdma->XferErrorCallback != NULL)
 8003e18:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003e1a:	b103      	cbz	r3, 8003e1e <HAL_DMAEx_MUX_IRQHandler+0x2c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e1c:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8003e1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e20:	b19b      	cbz	r3, 8003e4a <HAL_DMAEx_MUX_IRQHandler+0x58>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8003e22:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003e24:	6811      	ldr	r1, [r2, #0]
 8003e26:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003e28:	4211      	tst	r1, r2
 8003e2a:	d00e      	beq.n	8003e4a <HAL_DMAEx_MUX_IRQHandler+0x58>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e32:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e36:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003e38:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8003e3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003e3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e40:	63e3      	str	r3, [r4, #60]	; 0x3c

      if (hdma->XferErrorCallback != NULL)
 8003e42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e44:	b10b      	cbz	r3, 8003e4a <HAL_DMAEx_MUX_IRQHandler+0x58>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003e46:	4620      	mov	r0, r4
 8003e48:	4798      	blx	r3
      }
    }
  }
}
 8003e4a:	bd10      	pop	{r4, pc}

08003e4c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8003e4c:	b510      	push	{r4, lr}
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8003e4e:	460b      	mov	r3, r1

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003e50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e54:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8003e58:	6954      	ldr	r4, [r2, #20]
 8003e5a:	f444 2480 	orr.w	r4, r4, #262144	; 0x40000
 8003e5e:	6154      	str	r4, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e60:	f3ef 8e10 	mrs	lr, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003e64:	b672      	cpsid	i
 8003e66:	f501 7c80 	add.w	ip, r1, #256	; 0x100
 8003e6a:	1a41      	subs	r1, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	505a      	str	r2, [r3, r1]
    dest_addr++;
    src_addr++;
 8003e70:	3304      	adds	r3, #4
    row_index--;
  }
  while (row_index != 0U);
 8003e72:	4563      	cmp	r3, ip
 8003e74:	d1fa      	bne.n	8003e6c <FLASH_Program_Fast+0x20>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8003e76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e7a:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8003e7e:	6913      	ldr	r3, [r2, #16]
 8003e80:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003e84:	d1fb      	bne.n	8003e7e <FLASH_Program_Fast+0x32>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e86:	f38e 8810 	msr	PRIMASK, lr
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8003e8a:	bd10      	pop	{r4, pc}

08003e8c <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003e8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e90:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	db01      	blt.n	8003e9e <HAL_FLASH_Unlock+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8003e9a:	2000      	movs	r0, #0
}
 8003e9c:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ea2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003ea6:	f240 1223 	movw	r2, #291	; 0x123
 8003eaa:	f2c4 5267 	movt	r2, #17767	; 0x4567
 8003eae:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003eb0:	f648 12ab 	movw	r2, #35243	; 0x89ab
 8003eb4:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
 8003eb8:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003eba:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebc:	0fc0      	lsrs	r0, r0, #31
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003ec0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ec4:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003ece:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8003ed0:	6958      	ldr	r0, [r3, #20]
}
 8003ed2:	43c0      	mvns	r0, r0
 8003ed4:	0fc0      	lsrs	r0, r0, #31
 8003ed6:	4770      	bx	lr

08003ed8 <FLASH_WaitForLastOperation>:
{
 8003ed8:	b570      	push	{r4, r5, r6, lr}
 8003eda:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8003edc:	f7fe f9ae 	bl	800223c <HAL_GetTick>
 8003ee0:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003ee2:	f44f 4680 	mov.w	r6, #16384	; 0x4000
 8003ee6:	f6c5 0600 	movt	r6, #22528	; 0x5800
 8003eea:	6933      	ldr	r3, [r6, #16]
 8003eec:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003ef0:	d006      	beq.n	8003f00 <FLASH_WaitForLastOperation+0x28>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8003ef2:	f7fe f9a3 	bl	800223c <HAL_GetTick>
 8003ef6:	1b00      	subs	r0, r0, r4
 8003ef8:	42a8      	cmp	r0, r5
 8003efa:	d3f6      	bcc.n	8003eea <FLASH_WaitForLastOperation+0x12>
      return HAL_TIMEOUT;
 8003efc:	2003      	movs	r0, #3
}
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
  error = FLASH->SR;
 8003f00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f04:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003f08:	691b      	ldr	r3, [r3, #16]
  if ((error & FLASH_FLAG_EOP) != 0U)
 8003f0a:	f013 0f01 	tst.w	r3, #1
 8003f0e:	d005      	beq.n	8003f1c <FLASH_WaitForLastOperation+0x44>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003f10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f14:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8003f18:	2101      	movs	r1, #1
 8003f1a:	6111      	str	r1, [r2, #16]
  error &= FLASH_FLAG_SR_ERRORS;
 8003f1c:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  __HAL_FLASH_CLEAR_FLAG(error);
 8003f20:	4013      	ands	r3, r2
 8003f22:	d10e      	bne.n	8003f42 <FLASH_WaitForLastOperation+0x6a>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8003f24:	f44f 4680 	mov.w	r6, #16384	; 0x4000
 8003f28:	f6c5 0600 	movt	r6, #22528	; 0x5800
 8003f2c:	6933      	ldr	r3, [r6, #16]
 8003f2e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003f32:	d012      	beq.n	8003f5a <FLASH_WaitForLastOperation+0x82>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8003f34:	f7fe f982 	bl	800223c <HAL_GetTick>
 8003f38:	1b00      	subs	r0, r0, r4
 8003f3a:	42a8      	cmp	r0, r5
 8003f3c:	d3f6      	bcc.n	8003f2c <FLASH_WaitForLastOperation+0x54>
      return HAL_TIMEOUT;
 8003f3e:	2003      	movs	r0, #3
 8003f40:	e7dd      	b.n	8003efe <FLASH_WaitForLastOperation+0x26>
  __HAL_FLASH_CLEAR_FLAG(error);
 8003f42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f46:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8003f4a:	6113      	str	r3, [r2, #16]
    pFlash.ErrorCode = error;
 8003f4c:	f240 6214 	movw	r2, #1556	; 0x614
 8003f50:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003f54:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8003f56:	2001      	movs	r0, #1
 8003f58:	e7d1      	b.n	8003efe <FLASH_WaitForLastOperation+0x26>
  return HAL_OK;
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	e7cf      	b.n	8003efe <FLASH_WaitForLastOperation+0x26>

08003f5e <HAL_FLASH_Program>:
{
 8003f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f60:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8003f62:	f240 6c14 	movw	ip, #1556	; 0x614
 8003f66:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8003f6a:	f89c 3000 	ldrb.w	r3, [ip]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d037      	beq.n	8003fe2 <HAL_FLASH_Program+0x84>
 8003f72:	4604      	mov	r4, r0
 8003f74:	460d      	mov	r5, r1
 8003f76:	4616      	mov	r6, r2
 8003f78:	f240 6c14 	movw	ip, #1556	; 0x614
 8003f7c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8003f80:	2301      	movs	r3, #1
 8003f82:	f88c 3000 	strb.w	r3, [ip]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f86:	2300      	movs	r3, #0
 8003f88:	f8cc 3004 	str.w	r3, [ip, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f90:	f7ff ffa2 	bl	8003ed8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003f94:	b988      	cbnz	r0, 8003fba <HAL_FLASH_Program+0x5c>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003f96:	2c01      	cmp	r4, #1
 8003f98:	d016      	beq.n	8003fc8 <HAL_FLASH_Program+0x6a>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003f9a:	4631      	mov	r1, r6
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	f7ff ff55 	bl	8003e4c <FLASH_Program_Fast>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003fa2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fa6:	f7ff ff97 	bl	8003ed8 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8003faa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003fae:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	ea22 0204 	bic.w	r2, r2, r4
 8003fb8:	615a      	str	r2, [r3, #20]
  __HAL_UNLOCK(&pFlash);
 8003fba:	f240 6314 	movw	r3, #1556	; 0x614
 8003fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	701a      	strb	r2, [r3, #0]
}
 8003fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003fc8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003fcc:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	615a      	str	r2, [r3, #20]
  *(uint32_t *)Address = (uint32_t)Data;
 8003fd8:	602e      	str	r6, [r5, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003fda:	f3bf 8f6f 	isb	sy
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8003fde:	606f      	str	r7, [r5, #4]
}
 8003fe0:	e7df      	b.n	8003fa2 <HAL_FLASH_Program+0x44>
  __HAL_LOCK(&pFlash);
 8003fe2:	2002      	movs	r0, #2
 8003fe4:	e7ef      	b.n	8003fc6 <HAL_FLASH_Program+0x68>

08003fe6 <FLASH_PageErase>:

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8003fe6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003fea:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8003fee:	6953      	ldr	r3, [r2, #20]
 8003ff0:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8003ff4:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 8003ff8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8003ffc:	f040 0002 	orr.w	r0, r0, #2
 8004000:	6150      	str	r0, [r2, #20]
#endif
}
 8004002:	4770      	bx	lr

08004004 <HAL_FLASHEx_Erase>:
{
 8004004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8004006:	f240 6314 	movw	r3, #1556	; 0x614
 800400a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d055      	beq.n	80040c0 <HAL_FLASHEx_Erase+0xbc>
 8004014:	4605      	mov	r5, r0
 8004016:	460e      	mov	r6, r1
 8004018:	f240 6314 	movw	r3, #1556	; 0x614
 800401c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004020:	2201      	movs	r2, #1
 8004022:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004024:	2200      	movs	r2, #0
 8004026:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004028:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800402c:	f7ff ff54 	bl	8003ed8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8004030:	4601      	mov	r1, r0
 8004032:	2800      	cmp	r0, #0
 8004034:	d13c      	bne.n	80040b0 <HAL_FLASHEx_Erase+0xac>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004036:	682b      	ldr	r3, [r5, #0]
 8004038:	2b04      	cmp	r3, #4
 800403a:	d018      	beq.n	800406e <HAL_FLASHEx_Erase+0x6a>
      *PageError = 0xFFFFFFFFU;
 800403c:	f04f 33ff 	mov.w	r3, #4294967295
 8004040:	6033      	str	r3, [r6, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004042:	686c      	ldr	r4, [r5, #4]
 8004044:	68ab      	ldr	r3, [r5, #8]
 8004046:	4423      	add	r3, r4
 8004048:	429c      	cmp	r4, r3
 800404a:	d221      	bcs.n	8004090 <HAL_FLASHEx_Erase+0x8c>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800404c:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
        FLASH_PageErase(index);
 8004050:	4620      	mov	r0, r4
 8004052:	f7ff ffc8 	bl	8003fe6 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004056:	4638      	mov	r0, r7
 8004058:	f7ff ff3e 	bl	8003ed8 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 800405c:	4601      	mov	r1, r0
 800405e:	b9b0      	cbnz	r0, 800408e <HAL_FLASHEx_Erase+0x8a>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004060:	3401      	adds	r4, #1
 8004062:	686b      	ldr	r3, [r5, #4]
 8004064:	68aa      	ldr	r2, [r5, #8]
 8004066:	4413      	add	r3, r2
 8004068:	42a3      	cmp	r3, r4
 800406a:	d8f1      	bhi.n	8004050 <HAL_FLASHEx_Erase+0x4c>
 800406c:	e010      	b.n	8004090 <HAL_FLASHEx_Erase+0x8c>
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 800406e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004072:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8004076:	6953      	ldr	r3, [r2, #20]
 8004078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	6153      	str	r3, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004082:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004086:	f7ff ff27 	bl	8003ed8 <FLASH_WaitForLastOperation>
 800408a:	4601      	mov	r1, r0
 800408c:	e00a      	b.n	80040a4 <HAL_FLASHEx_Erase+0xa0>
          *PageError = index;
 800408e:	6034      	str	r4, [r6, #0]
static void FLASH_AcknowledgePageErase(void)
{
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004090:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004094:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8004098:	6953      	ldr	r3, [r2, #20]
 800409a:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800409e:	f023 0302 	bic.w	r3, r3, #2
 80040a2:	6153      	str	r3, [r2, #20]
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 80040a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040a8:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80040ac:	681a      	ldr	r2, [r3, #0]
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 80040ae:	681b      	ldr	r3, [r3, #0]
  __HAL_UNLOCK(&pFlash);
 80040b0:	f240 6314 	movw	r3, #1556	; 0x614
 80040b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
}
 80040bc:	4608      	mov	r0, r1
 80040be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 80040c0:	2102      	movs	r1, #2
 80040c2:	e7fb      	b.n	80040bc <HAL_FLASHEx_Erase+0xb8>

080040c4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040c4:	680b      	ldr	r3, [r1, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 80d8 	beq.w	800427c <HAL_GPIO_Init+0x1b8>
{
 80040cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040d0:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00u;
 80040d4:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040d6:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3u] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040d8:	2403      	movs	r4, #3
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040da:	f44f 6e00 	mov.w	lr, #2048	; 0x800
 80040de:	f6c5 0e00 	movt	lr, #22528	; 0x5800
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040e2:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80040e6:	f6c4 0600 	movt	r6, #18432	; 0x4800
 80040ea:	f44f 6800 	mov.w	r8, #2048	; 0x800
 80040ee:	f6c4 0800 	movt	r8, #18432	; 0x4800
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040f2:	4637      	mov	r7, r6
 80040f4:	46c1      	mov	r9, r8
 80040f6:	e056      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
        temp = GPIOx->OSPEEDR;
 80040f8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040fa:	fa04 fa0c 	lsl.w	sl, r4, ip
 80040fe:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004102:	68ce      	ldr	r6, [r1, #12]
 8004104:	fa06 f60c 	lsl.w	r6, r6, ip
 8004108:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 800410c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800410e:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004110:	ea26 0808 	bic.w	r8, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004114:	684e      	ldr	r6, [r1, #4]
 8004116:	f3c6 1600 	ubfx	r6, r6, #4, #1
 800411a:	4096      	lsls	r6, r2
 800411c:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->OTYPER = temp;
 8004120:	6046      	str	r6, [r0, #4]
 8004122:	e04b      	b.n	80041bc <HAL_GPIO_Init+0xf8>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004124:	f04f 0800 	mov.w	r8, #0
 8004128:	fa08 f80b 	lsl.w	r8, r8, fp
 800412c:	ea48 080a 	orr.w	r8, r8, sl
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004130:	f8c6 8008 	str.w	r8, [r6, #8]
        temp = EXTI->RTSR1;
 8004134:	f8de 6000 	ldr.w	r6, [lr]
        temp &= ~(iocurrent);
 8004138:	ea6f 0803 	mvn.w	r8, r3
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800413c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8004140:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8004144:	bf0c      	ite	eq
 8004146:	ea08 0606 	andeq.w	r6, r8, r6
        {
          temp |= iocurrent;
 800414a:	431e      	orrne	r6, r3
        }
        EXTI->RTSR1 = temp;
 800414c:	f8ce 6000 	str.w	r6, [lr]

        temp = EXTI->FTSR1;
 8004150:	f8de 6004 	ldr.w	r6, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004154:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8004158:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
        temp &= ~(iocurrent);
 800415c:	bf0c      	ite	eq
 800415e:	ea08 0606 	andeq.w	r6, r8, r6
        {
          temp |= iocurrent;
 8004162:	431e      	orrne	r6, r3
        }
        EXTI->FTSR1 = temp;
 8004164:	f8ce 6004 	str.w	r6, [lr, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004168:	f8de 6080 	ldr.w	r6, [lr, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800416c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8004170:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
        temp &= ~(iocurrent);
 8004174:	bf0c      	ite	eq
 8004176:	ea08 0606 	andeq.w	r6, r8, r6
        {
          temp |= iocurrent;
 800417a:	431e      	orrne	r6, r3
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800417c:	f8ce 6080 	str.w	r6, [lr, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004180:	f8de 6084 	ldr.w	r6, [lr, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004184:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8004188:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
        temp &= ~(iocurrent);
 800418c:	bf0c      	ite	eq
 800418e:	ea08 0306 	andeq.w	r3, r8, r6
        {
          temp |= iocurrent;
 8004192:	4333      	orrne	r3, r6
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004194:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004198:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800419a:	680b      	ldr	r3, [r1, #0]
 800419c:	f10c 0c02 	add.w	ip, ip, #2
 80041a0:	fa33 f602 	lsrs.w	r6, r3, r2
 80041a4:	d068      	beq.n	8004278 <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041a6:	fa05 f802 	lsl.w	r8, r5, r2
    if (iocurrent != 0x00u)
 80041aa:	ea18 0303 	ands.w	r3, r8, r3
 80041ae:	d0f3      	beq.n	8004198 <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041b0:	684e      	ldr	r6, [r1, #4]
 80041b2:	f006 0603 	and.w	r6, r6, #3
 80041b6:	3e01      	subs	r6, #1
 80041b8:	2e01      	cmp	r6, #1
 80041ba:	d99d      	bls.n	80040f8 <HAL_GPIO_Init+0x34>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041bc:	684e      	ldr	r6, [r1, #4]
 80041be:	f006 0603 	and.w	r6, r6, #3
 80041c2:	2e03      	cmp	r6, #3
 80041c4:	d026      	beq.n	8004214 <HAL_GPIO_Init+0x150>
        temp = GPIOx->PUPDR;
 80041c6:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041c8:	fa04 f80c 	lsl.w	r8, r4, ip
 80041cc:	ea26 0808 	bic.w	r8, r6, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041d0:	688e      	ldr	r6, [r1, #8]
 80041d2:	fa06 f60c 	lsl.w	r6, r6, ip
 80041d6:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->PUPDR = temp;
 80041da:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041dc:	684e      	ldr	r6, [r1, #4]
 80041de:	f006 0603 	and.w	r6, r6, #3
 80041e2:	2e02      	cmp	r6, #2
 80041e4:	d116      	bne.n	8004214 <HAL_GPIO_Init+0x150>
        temp = GPIOx->AFR[position >> 3U];
 80041e6:	ea4f 08d2 	mov.w	r8, r2, lsr #3
 80041ea:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80041ee:	f8d8 6020 	ldr.w	r6, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041f2:	f002 0b07 	and.w	fp, r2, #7
 80041f6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80041fa:	f04f 0a0f 	mov.w	sl, #15
 80041fe:	fa0a fa0b 	lsl.w	sl, sl, fp
 8004202:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004206:	690e      	ldr	r6, [r1, #16]
 8004208:	fa06 f60b 	lsl.w	r6, r6, fp
 800420c:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3u] = temp;
 8004210:	f8c8 6020 	str.w	r6, [r8, #32]
      temp = GPIOx->MODER;
 8004214:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004216:	fa04 f80c 	lsl.w	r8, r4, ip
 800421a:	ea26 0808 	bic.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800421e:	684e      	ldr	r6, [r1, #4]
 8004220:	f006 0603 	and.w	r6, r6, #3
 8004224:	fa06 f60c 	lsl.w	r6, r6, ip
 8004228:	ea46 0608 	orr.w	r6, r6, r8
      GPIOx->MODER = temp;
 800422c:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800422e:	684e      	ldr	r6, [r1, #4]
 8004230:	f416 3f40 	tst.w	r6, #196608	; 0x30000
 8004234:	d0b0      	beq.n	8004198 <HAL_GPIO_Init+0xd4>
        temp = SYSCFG->EXTICR[position >> 2u];
 8004236:	f022 0603 	bic.w	r6, r2, #3
 800423a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800423e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8004242:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004246:	f002 0b03 	and.w	fp, r2, #3
 800424a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800424e:	f04f 0807 	mov.w	r8, #7
 8004252:	fa08 f80b 	lsl.w	r8, r8, fp
 8004256:	ea2a 0a08 	bic.w	sl, sl, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800425a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800425e:	f43f af61 	beq.w	8004124 <HAL_GPIO_Init+0x60>
 8004262:	42b8      	cmp	r0, r7
 8004264:	d006      	beq.n	8004274 <HAL_GPIO_Init+0x1b0>
 8004266:	4548      	cmp	r0, r9
 8004268:	bf0c      	ite	eq
 800426a:	f04f 0802 	moveq.w	r8, #2
 800426e:	f04f 0807 	movne.w	r8, #7
 8004272:	e759      	b.n	8004128 <HAL_GPIO_Init+0x64>
 8004274:	46a8      	mov	r8, r5
 8004276:	e757      	b.n	8004128 <HAL_GPIO_Init+0x64>
  }
}
 8004278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800427c:	4770      	bx	lr

0800427e <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800427e:	2900      	cmp	r1, #0
 8004280:	d07c      	beq.n	800437c <HAL_GPIO_DeInit+0xfe>
{
 8004282:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004286:	468c      	mov	ip, r1
  uint32_t position = 0x00u;
 8004288:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800428a:	f04f 0801 	mov.w	r8, #1
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800428e:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8004292:	f6c5 0700 	movt	r7, #22528	; 0x5800
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004296:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800429a:	f6c4 0a00 	movt	sl, #18432	; 0x4800
 800429e:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 80042a2:	f6c4 0b00 	movt	fp, #18432	; 0x4800
 80042a6:	e02b      	b.n	8004300 <HAL_GPIO_DeInit+0x82>
 80042a8:	f04f 0900 	mov.w	r9, #0
 80042ac:	fa09 f404 	lsl.w	r4, r9, r4
 80042b0:	42ac      	cmp	r4, r5
 80042b2:	d048      	beq.n	8004346 <HAL_GPIO_DeInit+0xc8>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80042b4:	6804      	ldr	r4, [r0, #0]
 80042b6:	0059      	lsls	r1, r3, #1
 80042b8:	2503      	movs	r5, #3
 80042ba:	fa05 f101 	lsl.w	r1, r5, r1
 80042be:	430c      	orrs	r4, r1
 80042c0:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80042c2:	fa23 f505 	lsr.w	r5, r3, r5
 80042c6:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80042ca:	6a2e      	ldr	r6, [r5, #32]
 80042cc:	f003 0407 	and.w	r4, r3, #7
 80042d0:	00a4      	lsls	r4, r4, #2
 80042d2:	f04f 0e0f 	mov.w	lr, #15
 80042d6:	fa0e f404 	lsl.w	r4, lr, r4
 80042da:	ea26 0404 	bic.w	r4, r6, r4
 80042de:	622c      	str	r4, [r5, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80042e0:	6884      	ldr	r4, [r0, #8]
 80042e2:	ea24 0401 	bic.w	r4, r4, r1
 80042e6:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80042e8:	6844      	ldr	r4, [r0, #4]
 80042ea:	ea24 0202 	bic.w	r2, r4, r2
 80042ee:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042f0:	68c2      	ldr	r2, [r0, #12]
 80042f2:	ea22 0201 	bic.w	r2, r2, r1
 80042f6:	60c2      	str	r2, [r0, #12]
    }

    position++;
 80042f8:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 80042fa:	fa3c f203 	lsrs.w	r2, ip, r3
 80042fe:	d03b      	beq.n	8004378 <HAL_GPIO_DeInit+0xfa>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004300:	fa08 f203 	lsl.w	r2, r8, r3
    if (iocurrent != 0x00u)
 8004304:	ea12 060c 	ands.w	r6, r2, ip
 8004308:	d0f6      	beq.n	80042f8 <HAL_GPIO_DeInit+0x7a>
      tmp = SYSCFG->EXTICR[position >> 2u];
 800430a:	f023 0103 	bic.w	r1, r3, #3
 800430e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8004312:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8004316:	688d      	ldr	r5, [r1, #8]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004318:	f003 0403 	and.w	r4, r3, #3
 800431c:	00a4      	lsls	r4, r4, #2
 800431e:	f04f 0e07 	mov.w	lr, #7
 8004322:	fa0e fe04 	lsl.w	lr, lr, r4
 8004326:	ea0e 0505 	and.w	r5, lr, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800432a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800432e:	d0bb      	beq.n	80042a8 <HAL_GPIO_DeInit+0x2a>
 8004330:	4550      	cmp	r0, sl
 8004332:	d006      	beq.n	8004342 <HAL_GPIO_DeInit+0xc4>
 8004334:	4558      	cmp	r0, fp
 8004336:	bf0c      	ite	eq
 8004338:	f04f 0902 	moveq.w	r9, #2
 800433c:	f04f 0907 	movne.w	r9, #7
 8004340:	e7b4      	b.n	80042ac <HAL_GPIO_DeInit+0x2e>
 8004342:	46c1      	mov	r9, r8
 8004344:	e7b2      	b.n	80042ac <HAL_GPIO_DeInit+0x2e>
        EXTI->IMR1 &= ~(iocurrent);
 8004346:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 800434a:	ea24 0406 	bic.w	r4, r4, r6
 800434e:	f8c7 4080 	str.w	r4, [r7, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004352:	f8d7 4084 	ldr.w	r4, [r7, #132]	; 0x84
 8004356:	ea24 0406 	bic.w	r4, r4, r6
 800435a:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 800435e:	683c      	ldr	r4, [r7, #0]
 8004360:	ea24 0406 	bic.w	r4, r4, r6
 8004364:	603c      	str	r4, [r7, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004366:	687c      	ldr	r4, [r7, #4]
 8004368:	ea24 0406 	bic.w	r4, r4, r6
 800436c:	607c      	str	r4, [r7, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800436e:	688c      	ldr	r4, [r1, #8]
 8004370:	ea24 040e 	bic.w	r4, r4, lr
 8004374:	608c      	str	r4, [r1, #8]
 8004376:	e79d      	b.n	80042b4 <HAL_GPIO_DeInit+0x36>
  }
}
 8004378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800437c:	4770      	bx	lr

0800437e <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800437e:	b10a      	cbz	r2, 8004384 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004380:	6181      	str	r1, [r0, #24]
 8004382:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004384:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004386:	4770      	bx	lr

08004388 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004388:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800438a:	ea01 0203 	and.w	r2, r1, r3
 800438e:	ea21 0103 	bic.w	r1, r1, r3
 8004392:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004396:	6181      	str	r1, [r0, #24]
}
 8004398:	4770      	bx	lr

0800439a <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800439a:	6803      	ldr	r3, [r0, #0]
 800439c:	699a      	ldr	r2, [r3, #24]
 800439e:	f012 0f02 	tst.w	r2, #2
  {
    hi2c->Instance->TXDR = 0x00U;
 80043a2:	bf1c      	itt	ne
 80043a4:	2200      	movne	r2, #0
 80043a6:	629a      	strne	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043a8:	6803      	ldr	r3, [r0, #0]
 80043aa:	699a      	ldr	r2, [r3, #24]
 80043ac:	f012 0f01 	tst.w	r2, #1
 80043b0:	d103      	bne.n	80043ba <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80043b2:	699a      	ldr	r2, [r3, #24]
 80043b4:	f042 0201 	orr.w	r2, r2, #1
 80043b8:	619a      	str	r2, [r3, #24]
  }
}
 80043ba:	4770      	bx	lr

080043bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80043bc:	b430      	push	{r4, r5}
 80043be:	9c02      	ldr	r4, [sp, #8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80043c0:	6805      	ldr	r5, [r0, #0]
 80043c2:	6868      	ldr	r0, [r5, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043c4:	4323      	orrs	r3, r4
 80043c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043ca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80043ce:	430b      	orrs	r3, r1
 80043d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 80043d4:	0d64      	lsrs	r4, r4, #21
 80043d6:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80043da:	f246 32ff 	movw	r2, #25599	; 0x63ff
 80043de:	f2c0 32ff 	movt	r2, #1023	; 0x3ff
 80043e2:	4314      	orrs	r4, r2
 80043e4:	ea20 0004 	bic.w	r0, r0, r4
 80043e8:	4303      	orrs	r3, r0
 80043ea:	606b      	str	r3, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043ec:	bc30      	pop	{r4, r5}
 80043ee:	4770      	bx	lr

080043f0 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80043f0:	f011 0f01 	tst.w	r1, #1
 80043f4:	d021      	beq.n	800443a <I2C_Disable_IRQ+0x4a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80043f6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80043fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80043fe:	2b28      	cmp	r3, #40	; 0x28
 8004400:	bf0c      	ite	eq
 8004402:	2342      	moveq	r3, #66	; 0x42
 8004404:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004406:	f011 0f02 	tst.w	r1, #2
 800440a:	d009      	beq.n	8004420 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800440c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004410:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004414:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004416:	bf0c      	ite	eq
 8004418:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800441c:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004420:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8004424:	d10b      	bne.n	800443e <I2C_Disable_IRQ+0x4e>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004426:	2910      	cmp	r1, #16
 8004428:	d110      	bne.n	800444c <I2C_Disable_IRQ+0x5c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800442a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800442e:	6801      	ldr	r1, [r0, #0]
 8004430:	680a      	ldr	r2, [r1, #0]
 8004432:	ea22 0303 	bic.w	r3, r2, r3
 8004436:	600b      	str	r3, [r1, #0]
}
 8004438:	4770      	bx	lr
  uint32_t tmpisr = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	e7e3      	b.n	8004406 <I2C_Disable_IRQ+0x16>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800443e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004442:	2940      	cmp	r1, #64	; 0x40
    tmpisr |= I2C_IT_TCI;
 8004444:	bf08      	it	eq
 8004446:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
 800444a:	e7f0      	b.n	800442e <I2C_Disable_IRQ+0x3e>
  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800444c:	2920      	cmp	r1, #32
 800444e:	d1f8      	bne.n	8004442 <I2C_Disable_IRQ+0x52>
    tmpisr |= I2C_IT_STOPI;
 8004450:	f043 0320 	orr.w	r3, r3, #32
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004454:	e7eb      	b.n	800442e <I2C_Disable_IRQ+0x3e>

08004456 <I2C_IsErrorOccurred>:
{
 8004456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800445a:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800445c:	6803      	ldr	r3, [r0, #0]
 800445e:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004460:	f016 0610 	ands.w	r6, r6, #16
 8004464:	d07a      	beq.n	800455c <I2C_IsErrorOccurred+0x106>
 8004466:	460d      	mov	r5, r1
 8004468:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800446a:	2210      	movs	r2, #16
 800446c:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800446e:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004470:	4637      	mov	r7, r6
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004472:	f04f 0a20 	mov.w	sl, #32
              status = HAL_ERROR;
 8004476:	f04f 0901 	mov.w	r9, #1
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800447a:	6822      	ldr	r2, [r4, #0]
 800447c:	6993      	ldr	r3, [r2, #24]
 800447e:	f013 0f20 	tst.w	r3, #32
 8004482:	d12f      	bne.n	80044e4 <I2C_IsErrorOccurred+0x8e>
 8004484:	bb8f      	cbnz	r7, 80044ea <I2C_IsErrorOccurred+0x94>
      if (Timeout != HAL_MAX_DELAY)
 8004486:	f1b5 3fff 	cmp.w	r5, #4294967295
 800448a:	d0f7      	beq.n	800447c <I2C_IsErrorOccurred+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800448c:	f7fd fed6 	bl	800223c <HAL_GetTick>
 8004490:	eba0 0008 	sub.w	r0, r0, r8
 8004494:	42a8      	cmp	r0, r5
 8004496:	d801      	bhi.n	800449c <I2C_IsErrorOccurred+0x46>
 8004498:	2d00      	cmp	r5, #0
 800449a:	d1ee      	bne.n	800447a <I2C_IsErrorOccurred+0x24>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800449c:	6822      	ldr	r2, [r4, #0]
 800449e:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 80044a0:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80044a4:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044a6:	6991      	ldr	r1, [r2, #24]
 80044a8:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 80044ac:	d004      	beq.n	80044b8 <I2C_IsErrorOccurred+0x62>
 80044ae:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80044b2:	d101      	bne.n	80044b8 <I2C_IsErrorOccurred+0x62>
              (tmp1 != I2C_CR2_STOP) && \
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d10d      	bne.n	80044d4 <I2C_IsErrorOccurred+0x7e>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	f013 0f20 	tst.w	r3, #32
 80044c0:	d1db      	bne.n	800447a <I2C_IsErrorOccurred+0x24>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044c2:	f7fd febb 	bl	800223c <HAL_GetTick>
 80044c6:	eba0 0008 	sub.w	r0, r0, r8
 80044ca:	2819      	cmp	r0, #25
 80044cc:	d9f4      	bls.n	80044b8 <I2C_IsErrorOccurred+0x62>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80044ce:	4656      	mov	r6, sl
              status = HAL_ERROR;
 80044d0:	464f      	mov	r7, r9
 80044d2:	e7d2      	b.n	800447a <I2C_IsErrorOccurred+0x24>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044d4:	6853      	ldr	r3, [r2, #4]
 80044d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044da:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 80044dc:	f7fd feae 	bl	800223c <HAL_GetTick>
 80044e0:	4680      	mov	r8, r0
 80044e2:	e7e9      	b.n	80044b8 <I2C_IsErrorOccurred+0x62>
    if (status == HAL_OK)
 80044e4:	b90f      	cbnz	r7, 80044ea <I2C_IsErrorOccurred+0x94>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044e6:	2320      	movs	r3, #32
 80044e8:	61d3      	str	r3, [r2, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80044ea:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 80044ee:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044f4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80044f8:	d005      	beq.n	8004506 <I2C_IsErrorOccurred+0xb0>
    error_code |= HAL_I2C_ERROR_BERR;
 80044fa:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004502:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8004504:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004506:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800450a:	d029      	beq.n	8004560 <I2C_IsErrorOccurred+0x10a>
    error_code |= HAL_I2C_ERROR_OVR;
 800450c:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004510:	6822      	ldr	r2, [r4, #0]
 8004512:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004516:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004518:	f413 7f00 	tst.w	r3, #512	; 0x200
 800451c:	d005      	beq.n	800452a <I2C_IsErrorOccurred+0xd4>
    error_code |= HAL_I2C_ERROR_ARLO;
 800451e:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004528:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800452a:	4620      	mov	r0, r4
 800452c:	f7ff ff35 	bl	800439a <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004530:	6822      	ldr	r2, [r4, #0]
 8004532:	6853      	ldr	r3, [r2, #4]
 8004534:	f44f 4168 	mov.w	r1, #59392	; 0xe800
 8004538:	f6cf 6100 	movt	r1, #65024	; 0xfe00
 800453c:	400b      	ands	r3, r1
 800453e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8004540:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004542:	4333      	orrs	r3, r6
 8004544:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004546:	2320      	movs	r3, #32
 8004548:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	2300      	movs	r3, #0
 800454e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004552:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004556:	2001      	movs	r0, #1
}
 8004558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800455c:	2000      	movs	r0, #0
 800455e:	e7c7      	b.n	80044f0 <I2C_IsErrorOccurred+0x9a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004560:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004564:	d1db      	bne.n	800451e <I2C_IsErrorOccurred+0xc8>
  if (status != HAL_OK)
 8004566:	2800      	cmp	r0, #0
 8004568:	d0f6      	beq.n	8004558 <I2C_IsErrorOccurred+0x102>
 800456a:	e7de      	b.n	800452a <I2C_IsErrorOccurred+0xd4>

0800456c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	4604      	mov	r4, r0
 8004570:	460d      	mov	r5, r1
 8004572:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004574:	6823      	ldr	r3, [r4, #0]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	f013 0f02 	tst.w	r3, #2
 800457c:	d11d      	bne.n	80045ba <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800457e:	4632      	mov	r2, r6
 8004580:	4629      	mov	r1, r5
 8004582:	4620      	mov	r0, r4
 8004584:	f7ff ff67 	bl	8004456 <I2C_IsErrorOccurred>
 8004588:	b9c8      	cbnz	r0, 80045be <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 800458a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800458e:	d0f1      	beq.n	8004574 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004590:	f7fd fe54 	bl	800223c <HAL_GetTick>
 8004594:	1b80      	subs	r0, r0, r6
 8004596:	42a8      	cmp	r0, r5
 8004598:	d801      	bhi.n	800459e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800459a:	2d00      	cmp	r5, #0
 800459c:	d1ea      	bne.n	8004574 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800459e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80045a0:	f043 0320 	orr.w	r3, r3, #32
 80045a4:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045a6:	2320      	movs	r3, #32
 80045a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ac:	2300      	movs	r3, #0
 80045ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80045b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80045b6:	2001      	movs	r0, #1
 80045b8:	e000      	b.n	80045bc <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 80045ba:	2000      	movs	r0, #0
}
 80045bc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80045be:	2001      	movs	r0, #1
 80045c0:	e7fc      	b.n	80045bc <I2C_WaitOnTXISFlagUntilTimeout+0x50>

080045c2 <I2C_WaitOnFlagUntilTimeout>:
{
 80045c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c6:	4680      	mov	r8, r0
 80045c8:	460f      	mov	r7, r1
 80045ca:	4616      	mov	r6, r2
 80045cc:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045ce:	f8d8 3000 	ldr.w	r3, [r8]
 80045d2:	699c      	ldr	r4, [r3, #24]
 80045d4:	ea37 0404 	bics.w	r4, r7, r4
 80045d8:	bf0c      	ite	eq
 80045da:	2401      	moveq	r4, #1
 80045dc:	2400      	movne	r4, #0
 80045de:	42b4      	cmp	r4, r6
 80045e0:	d11a      	bne.n	8004618 <I2C_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80045e2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80045e6:	d0f4      	beq.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045e8:	f7fd fe28 	bl	800223c <HAL_GetTick>
 80045ec:	9b06      	ldr	r3, [sp, #24]
 80045ee:	1ac0      	subs	r0, r0, r3
 80045f0:	42a8      	cmp	r0, r5
 80045f2:	d801      	bhi.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0x36>
 80045f4:	2d00      	cmp	r5, #0
 80045f6:	d1ea      	bne.n	80045ce <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045f8:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80045fc:	f043 0320 	orr.w	r3, r3, #32
 8004600:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004604:	2320      	movs	r3, #32
 8004606:	f888 3041 	strb.w	r3, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800460a:	2300      	movs	r3, #0
 800460c:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004610:	f888 3040 	strb.w	r3, [r8, #64]	; 0x40
        return HAL_ERROR;
 8004614:	2001      	movs	r0, #1
 8004616:	e000      	b.n	800461a <I2C_WaitOnFlagUntilTimeout+0x58>
  return HAL_OK;
 8004618:	2000      	movs	r0, #0
}
 800461a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800461e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800461e:	b570      	push	{r4, r5, r6, lr}
 8004620:	4605      	mov	r5, r0
 8004622:	460c      	mov	r4, r1
 8004624:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	f013 0f20 	tst.w	r3, #32
 800462e:	d11a      	bne.n	8004666 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004630:	4632      	mov	r2, r6
 8004632:	4621      	mov	r1, r4
 8004634:	4628      	mov	r0, r5
 8004636:	f7ff ff0e 	bl	8004456 <I2C_IsErrorOccurred>
 800463a:	b9b0      	cbnz	r0, 800466a <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800463c:	f7fd fdfe 	bl	800223c <HAL_GetTick>
 8004640:	1b80      	subs	r0, r0, r6
 8004642:	42a0      	cmp	r0, r4
 8004644:	d801      	bhi.n	800464a <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8004646:	2c00      	cmp	r4, #0
 8004648:	d1ed      	bne.n	8004626 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800464a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800464c:	f043 0320 	orr.w	r3, r3, #32
 8004650:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004652:	2320      	movs	r3, #32
 8004654:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004658:	2300      	movs	r3, #0
 800465a:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800465e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8004662:	2001      	movs	r0, #1
}
 8004664:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8004666:	2000      	movs	r0, #0
 8004668:	e7fc      	b.n	8004664 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 800466a:	2001      	movs	r0, #1
 800466c:	e7fa      	b.n	8004664 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

0800466e <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800466e:	b570      	push	{r4, r5, r6, lr}
 8004670:	4604      	mov	r4, r0
 8004672:	460d      	mov	r5, r1
 8004674:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	f013 0f04 	tst.w	r3, #4
 800467e:	d144      	bne.n	800470a <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004680:	4632      	mov	r2, r6
 8004682:	4629      	mov	r1, r5
 8004684:	4620      	mov	r0, r4
 8004686:	f7ff fee6 	bl	8004456 <I2C_IsErrorOccurred>
 800468a:	4601      	mov	r1, r0
 800468c:	2800      	cmp	r0, #0
 800468e:	d13e      	bne.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	699a      	ldr	r2, [r3, #24]
 8004694:	f012 0f20 	tst.w	r2, #32
 8004698:	d113      	bne.n	80046c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800469a:	f7fd fdcf 	bl	800223c <HAL_GetTick>
 800469e:	1b80      	subs	r0, r0, r6
 80046a0:	42a8      	cmp	r0, r5
 80046a2:	d801      	bhi.n	80046a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 80046a4:	2d00      	cmp	r5, #0
 80046a6:	d1e6      	bne.n	8004676 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80046aa:	f043 0320 	orr.w	r3, r3, #32
 80046ae:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80046b0:	2320      	movs	r3, #32
 80046b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 80046b6:	2300      	movs	r3, #0
 80046b8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80046bc:	2101      	movs	r1, #1
}
 80046be:	4608      	mov	r0, r1
 80046c0:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	f012 0f04 	tst.w	r2, #4
 80046c8:	d002      	beq.n	80046d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80046ca:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80046cc:	2a00      	cmp	r2, #0
 80046ce:	d1f6      	bne.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046d0:	699a      	ldr	r2, [r3, #24]
 80046d2:	f012 0f10 	tst.w	r2, #16
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d6:	bf1d      	ittte	ne
 80046d8:	2210      	movne	r2, #16
 80046da:	61da      	strne	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80046dc:	2304      	movne	r3, #4
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046de:	2300      	moveq	r3, #0
 80046e0:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	2220      	movs	r2, #32
 80046e6:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80046e8:	6821      	ldr	r1, [r4, #0]
 80046ea:	684b      	ldr	r3, [r1, #4]
 80046ec:	f44f 4068 	mov.w	r0, #59392	; 0xe800
 80046f0:	f6cf 6000 	movt	r0, #65024	; 0xfe00
 80046f4:	4003      	ands	r3, r0
 80046f6:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80046f8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046fc:	2300      	movs	r3, #0
 80046fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004702:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004706:	2101      	movs	r1, #1
 8004708:	e7d9      	b.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
  return HAL_OK;
 800470a:	2100      	movs	r1, #0
 800470c:	e7d7      	b.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 800470e:	2101      	movs	r1, #1
 8004710:	e7d5      	b.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0x50>

08004712 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004712:	2800      	cmp	r0, #0
 8004714:	d055      	beq.n	80047c2 <HAL_I2C_Init+0xb0>
{
 8004716:	b510      	push	{r4, lr}
 8004718:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800471a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800471e:	2b00      	cmp	r3, #0
 8004720:	d045      	beq.n	80047ae <HAL_I2C_Init+0x9c>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004722:	2324      	movs	r3, #36	; 0x24
 8004724:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004728:	6822      	ldr	r2, [r4, #0]
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004732:	6822      	ldr	r2, [r4, #0]
 8004734:	6863      	ldr	r3, [r4, #4]
 8004736:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800473a:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800473c:	6822      	ldr	r2, [r4, #0]
 800473e:	6893      	ldr	r3, [r2, #8]
 8004740:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004744:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004746:	68e3      	ldr	r3, [r4, #12]
 8004748:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800474a:	6822      	ldr	r2, [r4, #0]
 800474c:	68a3      	ldr	r3, [r4, #8]
 800474e:	bf0c      	ite	eq
 8004750:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004754:	f443 4304 	orrne.w	r3, r3, #33792	; 0x8400
 8004758:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800475a:	68e3      	ldr	r3, [r4, #12]
 800475c:	2b02      	cmp	r3, #2
 800475e:	d02b      	beq.n	80047b8 <HAL_I2C_Init+0xa6>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004760:	6822      	ldr	r2, [r4, #0]
 8004762:	6853      	ldr	r3, [r2, #4]
 8004764:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004768:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800476c:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800476e:	6822      	ldr	r2, [r4, #0]
 8004770:	68d3      	ldr	r3, [r2, #12]
 8004772:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004776:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004778:	6822      	ldr	r2, [r4, #0]
 800477a:	6923      	ldr	r3, [r4, #16]
 800477c:	6961      	ldr	r1, [r4, #20]
 800477e:	430b      	orrs	r3, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004780:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004782:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004786:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004788:	6822      	ldr	r2, [r4, #0]
 800478a:	69e3      	ldr	r3, [r4, #28]
 800478c:	6a21      	ldr	r1, [r4, #32]
 800478e:	430b      	orrs	r3, r1
 8004790:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004792:	6822      	ldr	r2, [r4, #0]
 8004794:	6813      	ldr	r3, [r2, #0]
 8004796:	f043 0301 	orr.w	r3, r3, #1
 800479a:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800479c:	2000      	movs	r0, #0
 800479e:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047a0:	2320      	movs	r3, #32
 80047a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047a6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80047ac:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80047ae:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80047b2:	f7fc ffbc 	bl	800172e <HAL_I2C_MspInit>
 80047b6:	e7b4      	b.n	8004722 <HAL_I2C_Init+0x10>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047be:	605a      	str	r2, [r3, #4]
 80047c0:	e7ce      	b.n	8004760 <HAL_I2C_Init+0x4e>
    return HAL_ERROR;
 80047c2:	2001      	movs	r0, #1
}
 80047c4:	4770      	bx	lr

080047c6 <HAL_I2C_Master_Transmit>:
{
 80047c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	460f      	mov	r7, r1
 80047ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80047d0:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80047d4:	b2c9      	uxtb	r1, r1
 80047d6:	2920      	cmp	r1, #32
 80047d8:	f040 80ae 	bne.w	8004938 <HAL_I2C_Master_Transmit+0x172>
 80047dc:	4604      	mov	r4, r0
 80047de:	4690      	mov	r8, r2
 80047e0:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 80047e2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	f000 80aa 	beq.w	8004940 <HAL_I2C_Master_Transmit+0x17a>
 80047ec:	f04f 0a01 	mov.w	sl, #1
 80047f0:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80047f4:	f7fd fd22 	bl	800223c <HAL_GetTick>
 80047f8:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047fa:	9000      	str	r0, [sp, #0]
 80047fc:	2319      	movs	r3, #25
 80047fe:	4652      	mov	r2, sl
 8004800:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004804:	4620      	mov	r0, r4
 8004806:	f7ff fedc 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 800480a:	2800      	cmp	r0, #0
 800480c:	f040 809a 	bne.w	8004944 <HAL_I2C_Master_Transmit+0x17e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004810:	2321      	movs	r3, #33	; 0x21
 8004812:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004816:	2310      	movs	r3, #16
 8004818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800481c:	2300      	movs	r3, #0
 800481e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004820:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004824:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004828:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800482a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800482c:	b29b      	uxth	r3, r3
 800482e:	2bff      	cmp	r3, #255	; 0xff
 8004830:	d917      	bls.n	8004862 <HAL_I2C_Master_Transmit+0x9c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004832:	22ff      	movs	r2, #255	; 0xff
 8004834:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004836:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800483a:	f2c8 0300 	movt	r3, #32768	; 0x8000
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004844:	4639      	mov	r1, r7
 8004846:	4620      	mov	r0, r4
 8004848:	f7ff fdb8 	bl	80043bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800484c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d058      	beq.n	8004906 <HAL_I2C_Master_Transmit+0x140>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004854:	f04f 0800 	mov.w	r8, #0
 8004858:	f04f 0980 	mov.w	r9, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800485c:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
 8004860:	e01e      	b.n	80048a0 <HAL_I2C_Master_Transmit+0xda>
      hi2c->XferSize = hi2c->XferCount;
 8004862:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004864:	b292      	uxth	r2, r2
 8004866:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004868:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800486c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8004870:	9300      	str	r3, [sp, #0]
 8004872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004876:	b2d2      	uxtb	r2, r2
 8004878:	4639      	mov	r1, r7
 800487a:	4620      	mov	r0, r4
 800487c:	f7ff fd9e 	bl	80043bc <I2C_TransferConfig>
 8004880:	e7e4      	b.n	800484c <HAL_I2C_Master_Transmit+0x86>
          hi2c->XferSize = hi2c->XferCount;
 8004882:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004884:	b292      	uxth	r2, r2
 8004886:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004888:	f8cd 8000 	str.w	r8, [sp]
 800488c:	4653      	mov	r3, sl
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	4639      	mov	r1, r7
 8004892:	4620      	mov	r0, r4
 8004894:	f7ff fd92 	bl	80043bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004898:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d032      	beq.n	8004906 <HAL_I2C_Master_Transmit+0x140>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048a0:	462a      	mov	r2, r5
 80048a2:	4631      	mov	r1, r6
 80048a4:	4620      	mov	r0, r4
 80048a6:	f7ff fe61 	bl	800456c <I2C_WaitOnTXISFlagUntilTimeout>
 80048aa:	2800      	cmp	r0, #0
 80048ac:	d14c      	bne.n	8004948 <HAL_I2C_Master_Transmit+0x182>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048ae:	6823      	ldr	r3, [r4, #0]
 80048b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048b2:	7812      	ldrb	r2, [r2, #0]
 80048b4:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80048b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048b8:	3301      	adds	r3, #1
 80048ba:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80048bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80048be:	3b01      	subs	r3, #1
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80048c4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80048c6:	3b01      	subs	r3, #1
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80048cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80048ce:	b292      	uxth	r2, r2
 80048d0:	2a00      	cmp	r2, #0
 80048d2:	d0e1      	beq.n	8004898 <HAL_I2C_Master_Transmit+0xd2>
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1df      	bne.n	8004898 <HAL_I2C_Master_Transmit+0xd2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048d8:	9500      	str	r5, [sp, #0]
 80048da:	4633      	mov	r3, r6
 80048dc:	4642      	mov	r2, r8
 80048de:	4649      	mov	r1, r9
 80048e0:	4620      	mov	r0, r4
 80048e2:	f7ff fe6e 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 80048e6:	bb88      	cbnz	r0, 800494c <HAL_I2C_Master_Transmit+0x186>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2bff      	cmp	r3, #255	; 0xff
 80048ee:	d9c8      	bls.n	8004882 <HAL_I2C_Master_Transmit+0xbc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048f0:	22ff      	movs	r2, #255	; 0xff
 80048f2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048f4:	f8cd 8000 	str.w	r8, [sp]
 80048f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048fc:	4639      	mov	r1, r7
 80048fe:	4620      	mov	r0, r4
 8004900:	f7ff fd5c 	bl	80043bc <I2C_TransferConfig>
 8004904:	e7c8      	b.n	8004898 <HAL_I2C_Master_Transmit+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004906:	462a      	mov	r2, r5
 8004908:	4631      	mov	r1, r6
 800490a:	4620      	mov	r0, r4
 800490c:	f7ff fe87 	bl	800461e <I2C_WaitOnSTOPFlagUntilTimeout>
 8004910:	b9f0      	cbnz	r0, 8004950 <HAL_I2C_Master_Transmit+0x18a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	2220      	movs	r2, #32
 8004916:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004918:	6821      	ldr	r1, [r4, #0]
 800491a:	684b      	ldr	r3, [r1, #4]
 800491c:	f44f 4568 	mov.w	r5, #59392	; 0xe800
 8004920:	f6cf 6500 	movt	r5, #65024	; 0xfe00
 8004924:	402b      	ands	r3, r5
 8004926:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004928:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800492c:	2300      	movs	r3, #0
 800492e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004932:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8004936:	e000      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>
    return HAL_BUSY;
 8004938:	2002      	movs	r0, #2
}
 800493a:	b002      	add	sp, #8
 800493c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8004940:	2002      	movs	r0, #2
 8004942:	e7fa      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>
      return HAL_ERROR;
 8004944:	2001      	movs	r0, #1
 8004946:	e7f8      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>
        return HAL_ERROR;
 8004948:	2001      	movs	r0, #1
 800494a:	e7f6      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>
          return HAL_ERROR;
 800494c:	2001      	movs	r0, #1
 800494e:	e7f4      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>
      return HAL_ERROR;
 8004950:	2001      	movs	r0, #1
 8004952:	e7f2      	b.n	800493a <HAL_I2C_Master_Transmit+0x174>

08004954 <HAL_I2C_Master_Receive>:
{
 8004954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004958:	b082      	sub	sp, #8
 800495a:	460f      	mov	r7, r1
 800495c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800495e:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8004962:	b2c9      	uxtb	r1, r1
 8004964:	2920      	cmp	r1, #32
 8004966:	f040 80ae 	bne.w	8004ac6 <HAL_I2C_Master_Receive+0x172>
 800496a:	4604      	mov	r4, r0
 800496c:	4690      	mov	r8, r2
 800496e:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8004970:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004974:	2b01      	cmp	r3, #1
 8004976:	f000 80aa 	beq.w	8004ace <HAL_I2C_Master_Receive+0x17a>
 800497a:	f04f 0a01 	mov.w	sl, #1
 800497e:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004982:	f7fd fc5b 	bl	800223c <HAL_GetTick>
 8004986:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004988:	9000      	str	r0, [sp, #0]
 800498a:	2319      	movs	r3, #25
 800498c:	4652      	mov	r2, sl
 800498e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004992:	4620      	mov	r0, r4
 8004994:	f7ff fe15 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 8004998:	2800      	cmp	r0, #0
 800499a:	f040 809a 	bne.w	8004ad2 <HAL_I2C_Master_Receive+0x17e>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800499e:	2322      	movs	r3, #34	; 0x22
 80049a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80049a4:	2310      	movs	r3, #16
 80049a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049aa:	2300      	movs	r3, #0
 80049ac:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80049ae:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80049b2:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80049b6:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	2bff      	cmp	r3, #255	; 0xff
 80049be:	d917      	bls.n	80049f0 <HAL_I2C_Master_Receive+0x9c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049c0:	22ff      	movs	r2, #255	; 0xff
 80049c2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049c4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80049c8:	f2c8 0300 	movt	r3, #32768	; 0x8000
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049d2:	4639      	mov	r1, r7
 80049d4:	4620      	mov	r0, r4
 80049d6:	f7ff fcf1 	bl	80043bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049dc:	b29b      	uxth	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d058      	beq.n	8004a94 <HAL_I2C_Master_Receive+0x140>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049e2:	f04f 0800 	mov.w	r8, #0
 80049e6:	f04f 0980 	mov.w	r9, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049ea:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
 80049ee:	e01e      	b.n	8004a2e <HAL_I2C_Master_Receive+0xda>
      hi2c->XferSize = hi2c->XferCount;
 80049f0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80049f2:	b292      	uxth	r2, r2
 80049f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049f6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80049fa:	f2c8 0300 	movt	r3, #32768	; 0x8000
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a04:	b2d2      	uxtb	r2, r2
 8004a06:	4639      	mov	r1, r7
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f7ff fcd7 	bl	80043bc <I2C_TransferConfig>
 8004a0e:	e7e4      	b.n	80049da <HAL_I2C_Master_Receive+0x86>
          hi2c->XferSize = hi2c->XferCount;
 8004a10:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a12:	b292      	uxth	r2, r2
 8004a14:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a16:	f8cd 8000 	str.w	r8, [sp]
 8004a1a:	4653      	mov	r3, sl
 8004a1c:	b2d2      	uxtb	r2, r2
 8004a1e:	4639      	mov	r1, r7
 8004a20:	4620      	mov	r0, r4
 8004a22:	f7ff fccb 	bl	80043bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004a26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d032      	beq.n	8004a94 <HAL_I2C_Master_Receive+0x140>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a2e:	462a      	mov	r2, r5
 8004a30:	4631      	mov	r1, r6
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff fe1b 	bl	800466e <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a38:	2800      	cmp	r0, #0
 8004a3a:	d14c      	bne.n	8004ad6 <HAL_I2C_Master_Receive+0x182>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a42:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004a44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a46:	3301      	adds	r3, #1
 8004a48:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004a4a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004a52:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a54:	3a01      	subs	r2, #1
 8004a56:	b292      	uxth	r2, r2
 8004a58:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a5a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a5c:	b292      	uxth	r2, r2
 8004a5e:	2a00      	cmp	r2, #0
 8004a60:	d0e1      	beq.n	8004a26 <HAL_I2C_Master_Receive+0xd2>
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1df      	bne.n	8004a26 <HAL_I2C_Master_Receive+0xd2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a66:	9500      	str	r5, [sp, #0]
 8004a68:	4633      	mov	r3, r6
 8004a6a:	4642      	mov	r2, r8
 8004a6c:	4649      	mov	r1, r9
 8004a6e:	4620      	mov	r0, r4
 8004a70:	f7ff fda7 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 8004a74:	bb88      	cbnz	r0, 8004ada <HAL_I2C_Master_Receive+0x186>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2bff      	cmp	r3, #255	; 0xff
 8004a7c:	d9c8      	bls.n	8004a10 <HAL_I2C_Master_Receive+0xbc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a7e:	22ff      	movs	r2, #255	; 0xff
 8004a80:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a82:	f8cd 8000 	str.w	r8, [sp]
 8004a86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a8a:	4639      	mov	r1, r7
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	f7ff fc95 	bl	80043bc <I2C_TransferConfig>
 8004a92:	e7c8      	b.n	8004a26 <HAL_I2C_Master_Receive+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a94:	462a      	mov	r2, r5
 8004a96:	4631      	mov	r1, r6
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f7ff fdc0 	bl	800461e <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a9e:	b9f0      	cbnz	r0, 8004ade <HAL_I2C_Master_Receive+0x18a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004aa6:	6821      	ldr	r1, [r4, #0]
 8004aa8:	684b      	ldr	r3, [r1, #4]
 8004aaa:	f44f 4568 	mov.w	r5, #59392	; 0xe800
 8004aae:	f6cf 6500 	movt	r5, #65024	; 0xfe00
 8004ab2:	402b      	ands	r3, r5
 8004ab4:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004ab6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004ac0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8004ac4:	e000      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>
    return HAL_BUSY;
 8004ac6:	2002      	movs	r0, #2
}
 8004ac8:	b002      	add	sp, #8
 8004aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8004ace:	2002      	movs	r0, #2
 8004ad0:	e7fa      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>
      return HAL_ERROR;
 8004ad2:	2001      	movs	r0, #1
 8004ad4:	e7f8      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>
        return HAL_ERROR;
 8004ad6:	2001      	movs	r0, #1
 8004ad8:	e7f6      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>
          return HAL_ERROR;
 8004ada:	2001      	movs	r0, #1
 8004adc:	e7f4      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>
      return HAL_ERROR;
 8004ade:	2001      	movs	r0, #1
 8004ae0:	e7f2      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x174>

08004ae2 <HAL_I2C_Mem_Read>:
{
 8004ae2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	460d      	mov	r5, r1
 8004aea:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8004aee:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af0:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8004af4:	b2c9      	uxtb	r1, r1
 8004af6:	2920      	cmp	r1, #32
 8004af8:	f040 80ea 	bne.w	8004cd0 <HAL_I2C_Mem_Read+0x1ee>
 8004afc:	4604      	mov	r4, r0
 8004afe:	4690      	mov	r8, r2
 8004b00:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8004b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b04:	b1cb      	cbz	r3, 8004b3a <HAL_I2C_Mem_Read+0x58>
 8004b06:	f1ba 0f00 	cmp.w	sl, #0
 8004b0a:	d016      	beq.n	8004b3a <HAL_I2C_Mem_Read+0x58>
    __HAL_LOCK(hi2c);
 8004b0c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	f000 80e1 	beq.w	8004cd8 <HAL_I2C_Mem_Read+0x1f6>
 8004b16:	f04f 0b01 	mov.w	fp, #1
 8004b1a:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004b1e:	f7fd fb8d 	bl	800223c <HAL_GetTick>
 8004b22:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b24:	9000      	str	r0, [sp, #0]
 8004b26:	2319      	movs	r3, #25
 8004b28:	465a      	mov	r2, fp
 8004b2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f7ff fd47 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 8004b34:	b130      	cbz	r0, 8004b44 <HAL_I2C_Mem_Read+0x62>
      return HAL_ERROR;
 8004b36:	2001      	movs	r0, #1
 8004b38:	e0cb      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b3e:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8004b40:	2001      	movs	r0, #1
 8004b42:	e0c6      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b44:	2322      	movs	r3, #34	; 0x22
 8004b46:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b4a:	2340      	movs	r3, #64	; 0x40
 8004b4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b50:	2300      	movs	r3, #0
 8004b52:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004b54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b56:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b58:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b5c:	6363      	str	r3, [r4, #52]	; 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004b5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b62:	f2c8 0200 	movt	r2, #32768	; 0x8000
 8004b66:	9200      	str	r2, [sp, #0]
 8004b68:	fa5f f289 	uxtb.w	r2, r9
 8004b6c:	4629      	mov	r1, r5
 8004b6e:	4620      	mov	r0, r4
 8004b70:	f7ff fc24 	bl	80043bc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b74:	4632      	mov	r2, r6
 8004b76:	4639      	mov	r1, r7
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f7ff fcf7 	bl	800456c <I2C_WaitOnTXISFlagUntilTimeout>
 8004b7e:	bba0      	cbnz	r0, 8004bea <HAL_I2C_Mem_Read+0x108>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b80:	45d9      	cmp	r9, fp
 8004b82:	d123      	bne.n	8004bcc <HAL_I2C_Mem_Read+0xea>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	fa5f f288 	uxtb.w	r2, r8
 8004b8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004b8c:	9600      	str	r6, [sp, #0]
 8004b8e:	463b      	mov	r3, r7
 8004b90:	2200      	movs	r2, #0
 8004b92:	2140      	movs	r1, #64	; 0x40
 8004b94:	4620      	mov	r0, r4
 8004b96:	f7ff fd14 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b9a:	bb30      	cbnz	r0, 8004bea <HAL_I2C_Mem_Read+0x108>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2bff      	cmp	r3, #255	; 0xff
 8004ba2:	d927      	bls.n	8004bf4 <HAL_I2C_Mem_Read+0x112>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ba4:	22ff      	movs	r2, #255	; 0xff
 8004ba6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ba8:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8004bac:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f7ff fbff 	bl	80043bc <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004bbe:	f04f 0800 	mov.w	r8, #0
 8004bc2:	f04f 0904 	mov.w	r9, #4
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bc6:	f04f 0a80 	mov.w	sl, #128	; 0x80
 8004bca:	e033      	b.n	8004c34 <HAL_I2C_Mem_Read+0x152>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8004bd2:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bd4:	4632      	mov	r2, r6
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f7ff fcc7 	bl	800456c <I2C_WaitOnTXISFlagUntilTimeout>
 8004bde:	b920      	cbnz	r0, 8004bea <HAL_I2C_Mem_Read+0x108>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	fa5f f388 	uxtb.w	r3, r8
 8004be6:	6293      	str	r3, [r2, #40]	; 0x28
 8004be8:	e7d0      	b.n	8004b8c <HAL_I2C_Mem_Read+0xaa>
      __HAL_UNLOCK(hi2c);
 8004bea:	2300      	movs	r3, #0
 8004bec:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	e06e      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
      hi2c->XferSize = hi2c->XferCount;
 8004bf4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004bf6:	b292      	uxth	r2, r2
 8004bf8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bfa:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8004bfe:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f7ff fbd5 	bl	80043bc <I2C_TransferConfig>
 8004c12:	e7d4      	b.n	8004bbe <HAL_I2C_Mem_Read+0xdc>
          hi2c->XferSize = hi2c->XferCount;
 8004c14:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004c16:	b292      	uxth	r2, r2
 8004c18:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c1a:	f8cd 8000 	str.w	r8, [sp]
 8004c1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	4629      	mov	r1, r5
 8004c26:	4620      	mov	r0, r4
 8004c28:	f7ff fbc8 	bl	80043bc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8004c2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d034      	beq.n	8004c9e <HAL_I2C_Mem_Read+0x1bc>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004c34:	9600      	str	r6, [sp, #0]
 8004c36:	463b      	mov	r3, r7
 8004c38:	4642      	mov	r2, r8
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	f7ff fcc0 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	d14a      	bne.n	8004cdc <HAL_I2C_Mem_Read+0x1fa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c4c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004c4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c50:	3301      	adds	r3, #1
 8004c52:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004c54:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004c5c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004c5e:	3a01      	subs	r2, #1
 8004c60:	b292      	uxth	r2, r2
 8004c62:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004c66:	b292      	uxth	r2, r2
 8004c68:	2a00      	cmp	r2, #0
 8004c6a:	d0df      	beq.n	8004c2c <HAL_I2C_Mem_Read+0x14a>
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1dd      	bne.n	8004c2c <HAL_I2C_Mem_Read+0x14a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c70:	9600      	str	r6, [sp, #0]
 8004c72:	463b      	mov	r3, r7
 8004c74:	4642      	mov	r2, r8
 8004c76:	4651      	mov	r1, sl
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f7ff fca2 	bl	80045c2 <I2C_WaitOnFlagUntilTimeout>
 8004c7e:	bb78      	cbnz	r0, 8004ce0 <HAL_I2C_Mem_Read+0x1fe>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c80:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	2bff      	cmp	r3, #255	; 0xff
 8004c86:	d9c5      	bls.n	8004c14 <HAL_I2C_Mem_Read+0x132>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c88:	22ff      	movs	r2, #255	; 0xff
 8004c8a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004c8c:	f8cd 8000 	str.w	r8, [sp]
 8004c90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c94:	4629      	mov	r1, r5
 8004c96:	4620      	mov	r0, r4
 8004c98:	f7ff fb90 	bl	80043bc <I2C_TransferConfig>
 8004c9c:	e7c6      	b.n	8004c2c <HAL_I2C_Mem_Read+0x14a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9e:	4632      	mov	r2, r6
 8004ca0:	4639      	mov	r1, r7
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	f7ff fcbb 	bl	800461e <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ca8:	b9e0      	cbnz	r0, 8004ce4 <HAL_I2C_Mem_Read+0x202>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	2220      	movs	r2, #32
 8004cae:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004cb0:	6821      	ldr	r1, [r4, #0]
 8004cb2:	684b      	ldr	r3, [r1, #4]
 8004cb4:	f44f 4568 	mov.w	r5, #59392	; 0xe800
 8004cb8:	f6cf 6500 	movt	r5, #65024	; 0xfe00
 8004cbc:	402b      	ands	r3, r5
 8004cbe:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004cc0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004cca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8004cce:	e000      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
    return HAL_BUSY;
 8004cd0:	2002      	movs	r0, #2
}
 8004cd2:	b003      	add	sp, #12
 8004cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8004cd8:	2002      	movs	r0, #2
 8004cda:	e7fa      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
        return HAL_ERROR;
 8004cdc:	2001      	movs	r0, #1
 8004cde:	e7f8      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
          return HAL_ERROR;
 8004ce0:	2001      	movs	r0, #1
 8004ce2:	e7f6      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>
      return HAL_ERROR;
 8004ce4:	2001      	movs	r0, #1
 8004ce6:	e7f4      	b.n	8004cd2 <HAL_I2C_Mem_Read+0x1f0>

08004ce8 <HAL_I2C_EV_IRQHandler>:
{
 8004ce8:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004cea:	6803      	ldr	r3, [r0, #0]
 8004cec:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004cee:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8004cf0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004cf2:	b103      	cbz	r3, 8004cf6 <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8004cf4:	4798      	blx	r3
}
 8004cf6:	bd08      	pop	{r3, pc}

08004cf8 <HAL_I2C_SlaveTxCpltCallback>:
}
 8004cf8:	4770      	bx	lr

08004cfa <HAL_I2C_SlaveRxCpltCallback>:
}
 8004cfa:	4770      	bx	lr

08004cfc <I2C_ITSlaveSeqCplt>:
{
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004d00:	6803      	ldr	r3, [r0, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d04:	2100      	movs	r1, #0
 8004d06:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004d0a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004d0e:	d00e      	beq.n	8004d2e <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d16:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004d18:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b29      	cmp	r3, #41	; 0x29
 8004d20:	d00d      	beq.n	8004d3e <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d22:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b2a      	cmp	r3, #42	; 0x2a
 8004d2a:	d018      	beq.n	8004d5e <I2C_ITSlaveSeqCplt+0x62>
}
 8004d2c:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004d2e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004d32:	d0f1      	beq.n	8004d18 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	e7ec      	b.n	8004d18 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d3e:	2328      	movs	r3, #40	; 0x28
 8004d40:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d44:	2321      	movs	r3, #33	; 0x21
 8004d46:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004d48:	2101      	movs	r1, #1
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f7ff fb50 	bl	80043f0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004d50:	2300      	movs	r3, #0
 8004d52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d56:	4620      	mov	r0, r4
 8004d58:	f7ff ffce 	bl	8004cf8 <HAL_I2C_SlaveTxCpltCallback>
 8004d5c:	e7e6      	b.n	8004d2c <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d5e:	2328      	movs	r3, #40	; 0x28
 8004d60:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d64:	2322      	movs	r3, #34	; 0x22
 8004d66:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004d68:	2102      	movs	r1, #2
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f7ff fb40 	bl	80043f0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004d70:	2300      	movs	r3, #0
 8004d72:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d76:	4620      	mov	r0, r4
 8004d78:	f7ff ffbf 	bl	8004cfa <HAL_I2C_SlaveRxCpltCallback>
}
 8004d7c:	e7d6      	b.n	8004d2c <I2C_ITSlaveSeqCplt+0x30>

08004d7e <HAL_I2C_AddrCallback>:
}
 8004d7e:	4770      	bx	lr

08004d80 <I2C_ITAddrCplt>:
{
 8004d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d82:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d84:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004d88:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d8c:	2b28      	cmp	r3, #40	; 0x28
 8004d8e:	d006      	beq.n	8004d9e <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d90:	6803      	ldr	r3, [r0, #0]
 8004d92:	2208      	movs	r2, #8
 8004d94:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004d96:	2300      	movs	r3, #0
 8004d98:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8004d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8004d9e:	6803      	ldr	r3, [r0, #0]
 8004da0:	699e      	ldr	r6, [r3, #24]
 8004da2:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004da6:	699a      	ldr	r2, [r3, #24]
 8004da8:	0c12      	lsrs	r2, r2, #16
 8004daa:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004dae:	6899      	ldr	r1, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004db0:	68df      	ldr	r7, [r3, #12]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004db2:	68c2      	ldr	r2, [r0, #12]
 8004db4:	2a02      	cmp	r2, #2
 8004db6:	d125      	bne.n	8004e04 <I2C_ITAddrCplt+0x84>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004db8:	f3c1 0209 	ubfx	r2, r1, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004dbc:	ea85 11d1 	eor.w	r1, r5, r1, lsr #7
 8004dc0:	f011 0f06 	tst.w	r1, #6
 8004dc4:	d110      	bne.n	8004de8 <I2C_ITAddrCplt+0x68>
        hi2c->AddrEventCount++;
 8004dc6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004dc8:	3101      	adds	r1, #1
 8004dca:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004dcc:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004dce:	2902      	cmp	r1, #2
 8004dd0:	d1e4      	bne.n	8004d9c <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004dd6:	2008      	movs	r0, #8
 8004dd8:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8004dda:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004dde:	4631      	mov	r1, r6
 8004de0:	4620      	mov	r0, r4
 8004de2:	f7ff ffcc 	bl	8004d7e <HAL_I2C_AddrCallback>
 8004de6:	e7d9      	b.n	8004d9c <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004de8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004dec:	f7ff fb00 	bl	80043f0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004df0:	2300      	movs	r3, #0
 8004df2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004df6:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8004dfa:	4631      	mov	r1, r6
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	f7ff ffbe 	bl	8004d7e <HAL_I2C_AddrCallback>
 8004e02:	e7cb      	b.n	8004d9c <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004e04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e08:	f7ff faf2 	bl	80043f0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e12:	462a      	mov	r2, r5
 8004e14:	4631      	mov	r1, r6
 8004e16:	4620      	mov	r0, r4
 8004e18:	f7ff ffb1 	bl	8004d7e <HAL_I2C_AddrCallback>
 8004e1c:	e7be      	b.n	8004d9c <I2C_ITAddrCplt+0x1c>

08004e1e <HAL_I2C_ListenCpltCallback>:
}
 8004e1e:	4770      	bx	lr

08004e20 <I2C_ITListenCplt>:
{
 8004e20:	b510      	push	{r4, lr}
 8004e22:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e24:	2300      	movs	r3, #0
 8004e26:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004e2a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004e30:	2220      	movs	r2, #32
 8004e32:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e36:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004e3a:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004e3c:	f011 0f04 	tst.w	r1, #4
 8004e40:	d012      	beq.n	8004e68 <I2C_ITListenCplt+0x48>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e42:	6803      	ldr	r3, [r0, #0]
 8004e44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e46:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004e48:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004e4a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004e50:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8004e52:	b14b      	cbz	r3, 8004e68 <I2C_ITListenCplt+0x48>
      hi2c->XferSize--;
 8004e54:	3b01      	subs	r3, #1
 8004e56:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8004e58:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e60:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004e62:	f043 0304 	orr.w	r3, r3, #4
 8004e66:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e68:	f248 0103 	movw	r1, #32771	; 0x8003
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	f7ff fabf 	bl	80043f0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	2210      	movs	r2, #16
 8004e76:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8004e7e:	4620      	mov	r0, r4
 8004e80:	f7ff ffcd 	bl	8004e1e <HAL_I2C_ListenCpltCallback>
}
 8004e84:	bd10      	pop	{r4, pc}

08004e86 <HAL_I2C_ErrorCallback>:
}
 8004e86:	4770      	bx	lr

08004e88 <HAL_I2C_AbortCpltCallback>:
}
 8004e88:	4770      	bx	lr

08004e8a <I2C_TreatErrorCallback>:
{
 8004e8a:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e8c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b60      	cmp	r3, #96	; 0x60
 8004e94:	d006      	beq.n	8004ea4 <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e96:	2300      	movs	r3, #0
 8004e98:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004e9a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004e9e:	f7ff fff2 	bl	8004e86 <HAL_I2C_ErrorCallback>
}
 8004ea2:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8004ea4:	2320      	movs	r3, #32
 8004ea6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004eae:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004eb2:	f7ff ffe9 	bl	8004e88 <HAL_I2C_AbortCpltCallback>
 8004eb6:	e7f4      	b.n	8004ea2 <I2C_TreatErrorCallback+0x18>

08004eb8 <I2C_ITError>:
{
 8004eb8:	b510      	push	{r4, lr}
 8004eba:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004ebc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8004ecc:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004ece:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8004ed0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004ed6:	3b28      	subs	r3, #40	; 0x28
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d81c      	bhi.n	8004f18 <I2C_ITError+0x60>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ede:	2103      	movs	r1, #3
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	f7ff fa85 	bl	80043f0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ee6:	2328      	movs	r3, #40	; 0x28
 8004ee8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004eec:	f245 131b 	movw	r3, #20763	; 0x511b
 8004ef0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004ef4:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8004ef6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004ef8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004efa:	b11a      	cbz	r2, 8004f04 <I2C_ITError+0x4c>
 8004efc:	2b11      	cmp	r3, #17
 8004efe:	d01a      	beq.n	8004f36 <I2C_ITError+0x7e>
 8004f00:	2b21      	cmp	r3, #33	; 0x21
 8004f02:	d018      	beq.n	8004f36 <I2C_ITError+0x7e>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004f04:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004f06:	b11a      	cbz	r2, 8004f10 <I2C_ITError+0x58>
 8004f08:	2b12      	cmp	r3, #18
 8004f0a:	d038      	beq.n	8004f7e <I2C_ITError+0xc6>
 8004f0c:	2b22      	cmp	r3, #34	; 0x22
 8004f0e:	d036      	beq.n	8004f7e <I2C_ITError+0xc6>
    I2C_TreatErrorCallback(hi2c);
 8004f10:	4620      	mov	r0, r4
 8004f12:	f7ff ffba 	bl	8004e8a <I2C_TreatErrorCallback>
}
 8004f16:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004f18:	f248 0103 	movw	r1, #32771	; 0x8003
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f7ff fa67 	bl	80043f0 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004f22:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b60      	cmp	r3, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 8004f2a:	bf1c      	itt	ne
 8004f2c:	2320      	movne	r3, #32
 8004f2e:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	e7de      	b.n	8004ef4 <I2C_ITError+0x3c>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004f3e:	d003      	beq.n	8004f48 <I2C_ITError+0x90>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f46:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f48:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004f4a:	f7fe ff21 	bl	8003d90 <HAL_DMA_GetState>
 8004f4e:	2801      	cmp	r0, #1
 8004f50:	d011      	beq.n	8004f76 <I2C_ITError+0xbe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004f54:	f245 23e5 	movw	r3, #21221	; 0x52e5
 8004f58:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004f5c:	6393      	str	r3, [r2, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f64:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004f66:	f7fe fe6c 	bl	8003c42 <HAL_DMA_Abort_IT>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	d0d3      	beq.n	8004f16 <I2C_ITError+0x5e>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f6e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004f70:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004f72:	4798      	blx	r3
 8004f74:	e7cf      	b.n	8004f16 <I2C_ITError+0x5e>
      I2C_TreatErrorCallback(hi2c);
 8004f76:	4620      	mov	r0, r4
 8004f78:	f7ff ff87 	bl	8004e8a <I2C_TreatErrorCallback>
 8004f7c:	e7cb      	b.n	8004f16 <I2C_ITError+0x5e>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004f7e:	6823      	ldr	r3, [r4, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004f86:	d003      	beq.n	8004f90 <I2C_ITError+0xd8>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f8e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f90:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004f92:	f7fe fefd 	bl	8003d90 <HAL_DMA_GetState>
 8004f96:	2801      	cmp	r0, #1
 8004f98:	d011      	beq.n	8004fbe <I2C_ITError+0x106>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f9a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004f9c:	f245 23e5 	movw	r3, #21221	; 0x52e5
 8004fa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004fa4:	6393      	str	r3, [r2, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004fac:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004fae:	f7fe fe48 	bl	8003c42 <HAL_DMA_Abort_IT>
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	d0af      	beq.n	8004f16 <I2C_ITError+0x5e>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004fb6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004fb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004fba:	4798      	blx	r3
 8004fbc:	e7ab      	b.n	8004f16 <I2C_ITError+0x5e>
      I2C_TreatErrorCallback(hi2c);
 8004fbe:	4620      	mov	r0, r4
 8004fc0:	f7ff ff63 	bl	8004e8a <I2C_TreatErrorCallback>
 8004fc4:	e7a7      	b.n	8004f16 <I2C_ITError+0x5e>

08004fc6 <I2C_ITSlaveCplt>:
{
 8004fc6:	b570      	push	{r4, r5, r6, lr}
 8004fc8:	4604      	mov	r4, r0
 8004fca:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004fcc:	6802      	ldr	r2, [r0, #0]
 8004fce:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004fd0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fd4:	2120      	movs	r1, #32
 8004fd6:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004fd8:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8004fdc:	2b21      	cmp	r3, #33	; 0x21
 8004fde:	d008      	beq.n	8004ff2 <I2C_ITSlaveCplt+0x2c>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004fe0:	2b22      	cmp	r3, #34	; 0x22
 8004fe2:	d10c      	bne.n	8004ffe <I2C_ITSlaveCplt+0x38>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004fe4:	f248 0102 	movw	r1, #32770	; 0x8002
 8004fe8:	f7ff fa02 	bl	80043f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fec:	2322      	movs	r3, #34	; 0x22
 8004fee:	6323      	str	r3, [r4, #48]	; 0x30
 8004ff0:	e005      	b.n	8004ffe <I2C_ITSlaveCplt+0x38>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004ff2:	f248 0101 	movw	r1, #32769	; 0x8001
 8004ff6:	f7ff f9fb 	bl	80043f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ffa:	2321      	movs	r3, #33	; 0x21
 8004ffc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004ffe:	6822      	ldr	r2, [r4, #0]
 8005000:	6853      	ldr	r3, [r2, #4]
 8005002:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005006:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8005008:	6822      	ldr	r2, [r4, #0]
 800500a:	6853      	ldr	r3, [r2, #4]
 800500c:	f44f 4168 	mov.w	r1, #59392	; 0xe800
 8005010:	f6cf 6100 	movt	r1, #65024	; 0xfe00
 8005014:	400b      	ands	r3, r1
 8005016:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8005018:	4620      	mov	r0, r4
 800501a:	f7ff f9be 	bl	800439a <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800501e:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8005022:	d03f      	beq.n	80050a4 <I2C_ITSlaveCplt+0xde>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005024:	6822      	ldr	r2, [r4, #0]
 8005026:	6813      	ldr	r3, [r2, #0]
 8005028:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800502c:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 800502e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005030:	b11b      	cbz	r3, 800503a <I2C_ITSlaveCplt+0x74>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	b29b      	uxth	r3, r3
 8005038:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800503a:	f015 0f04 	tst.w	r5, #4
 800503e:	d010      	beq.n	8005062 <I2C_ITSlaveCplt+0x9c>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005040:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005048:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800504a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800504c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800504e:	3301      	adds	r3, #1
 8005050:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8005052:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005054:	b12b      	cbz	r3, 8005062 <I2C_ITSlaveCplt+0x9c>
      hi2c->XferSize--;
 8005056:	3b01      	subs	r3, #1
 8005058:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800505a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800505c:	3b01      	subs	r3, #1
 800505e:	b29b      	uxth	r3, r3
 8005060:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8005062:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	b11b      	cbz	r3, 8005070 <I2C_ITSlaveCplt+0xaa>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005068:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800506a:	f043 0304 	orr.w	r3, r3, #4
 800506e:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005070:	2300      	movs	r3, #0
 8005072:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005076:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005078:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800507a:	bb1b      	cbnz	r3, 80050c4 <I2C_ITSlaveCplt+0xfe>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800507c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800507e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005082:	d12d      	bne.n	80050e0 <I2C_ITSlaveCplt+0x11a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005084:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b22      	cmp	r3, #34	; 0x22
 800508c:	d03a      	beq.n	8005104 <I2C_ITSlaveCplt+0x13e>
    hi2c->State = HAL_I2C_STATE_READY;
 800508e:	2320      	movs	r3, #32
 8005090:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005094:	2300      	movs	r3, #0
 8005096:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005098:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800509c:	4620      	mov	r0, r4
 800509e:	f7ff fe2b 	bl	8004cf8 <HAL_I2C_SlaveTxCpltCallback>
}
 80050a2:	e02e      	b.n	8005102 <I2C_ITSlaveCplt+0x13c>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80050a4:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 80050a8:	d0c7      	beq.n	800503a <I2C_ITSlaveCplt+0x74>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050aa:	6822      	ldr	r2, [r4, #0]
 80050ac:	6813      	ldr	r3, [r2, #0]
 80050ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80050b2:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 80050b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0bf      	beq.n	800503a <I2C_ITSlaveCplt+0x74>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	b29b      	uxth	r3, r3
 80050c0:	8563      	strh	r3, [r4, #42]	; 0x2a
 80050c2:	e7ba      	b.n	800503a <I2C_ITSlaveCplt+0x74>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80050c4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80050c6:	4620      	mov	r0, r4
 80050c8:	f7ff fef6 	bl	8004eb8 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80050cc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b28      	cmp	r3, #40	; 0x28
 80050d4:	d115      	bne.n	8005102 <I2C_ITSlaveCplt+0x13c>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80050d6:	4629      	mov	r1, r5
 80050d8:	4620      	mov	r0, r4
 80050da:	f7ff fea1 	bl	8004e20 <I2C_ITListenCplt>
 80050de:	e010      	b.n	8005102 <I2C_ITSlaveCplt+0x13c>
    I2C_ITSlaveSeqCplt(hi2c);
 80050e0:	4620      	mov	r0, r4
 80050e2:	f7ff fe0b 	bl	8004cfc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050e6:	2300      	movs	r3, #0
 80050e8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80050ec:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80050ee:	2320      	movs	r3, #32
 80050f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80050f4:	2300      	movs	r3, #0
 80050f6:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80050f8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80050fc:	4620      	mov	r0, r4
 80050fe:	f7ff fe8e 	bl	8004e1e <HAL_I2C_ListenCpltCallback>
}
 8005102:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8005104:	2320      	movs	r3, #32
 8005106:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800510a:	2300      	movs	r3, #0
 800510c:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800510e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005112:	4620      	mov	r0, r4
 8005114:	f7ff fdf1 	bl	8004cfa <HAL_I2C_SlaveRxCpltCallback>
 8005118:	e7f3      	b.n	8005102 <I2C_ITSlaveCplt+0x13c>

0800511a <I2C_Slave_ISR_IT>:
{
 800511a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 800511c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 800511e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005122:	2b01      	cmp	r3, #1
 8005124:	f000 8099 	beq.w	800525a <I2C_Slave_ISR_IT+0x140>
 8005128:	4604      	mov	r4, r0
 800512a:	460d      	mov	r5, r1
 800512c:	4616      	mov	r6, r2
 800512e:	2301      	movs	r3, #1
 8005130:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005134:	f011 0f20 	tst.w	r1, #32
 8005138:	d002      	beq.n	8005140 <I2C_Slave_ISR_IT+0x26>
 800513a:	f012 0f20 	tst.w	r2, #32
 800513e:	d119      	bne.n	8005174 <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005140:	f015 0f10 	tst.w	r5, #16
 8005144:	d03d      	beq.n	80051c2 <I2C_Slave_ISR_IT+0xa8>
 8005146:	f016 0f10 	tst.w	r6, #16
 800514a:	d03a      	beq.n	80051c2 <I2C_Slave_ISR_IT+0xa8>
    if (hi2c->XferCount == 0U)
 800514c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800514e:	b29b      	uxth	r3, r3
 8005150:	bb43      	cbnz	r3, 80051a4 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005152:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b28      	cmp	r3, #40	; 0x28
 800515a:	d00e      	beq.n	800517a <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800515c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b29      	cmp	r3, #41	; 0x29
 8005164:	d011      	beq.n	800518a <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005166:	6823      	ldr	r3, [r4, #0]
 8005168:	2210      	movs	r2, #16
 800516a:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800516c:	2000      	movs	r0, #0
 800516e:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8005172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005174:	f7ff ff27 	bl	8004fc6 <I2C_ITSlaveCplt>
 8005178:	e7e2      	b.n	8005140 <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800517a:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 800517e:	d1ed      	bne.n	800515c <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005180:	4629      	mov	r1, r5
 8005182:	4620      	mov	r0, r4
 8005184:	f7ff fe4c 	bl	8004e20 <I2C_ITListenCplt>
 8005188:	e7f0      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800518a:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 800518e:	d0ea      	beq.n	8005166 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	2210      	movs	r2, #16
 8005194:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8005196:	4620      	mov	r0, r4
 8005198:	f7ff f8ff 	bl	800439a <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800519c:	4620      	mov	r0, r4
 800519e:	f7ff fdad 	bl	8004cfc <I2C_ITSlaveSeqCplt>
 80051a2:	e7e3      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	2210      	movs	r2, #16
 80051a8:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80051ac:	f043 0304 	orr.w	r3, r3, #4
 80051b0:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80051b2:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 80051b6:	d1d9      	bne.n	800516c <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80051b8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80051ba:	4620      	mov	r0, r4
 80051bc:	f7ff fe7c 	bl	8004eb8 <I2C_ITError>
 80051c0:	e7d4      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80051c2:	f015 0f04 	tst.w	r5, #4
 80051c6:	d01e      	beq.n	8005206 <I2C_Slave_ISR_IT+0xec>
 80051c8:	f016 0f04 	tst.w	r6, #4
 80051cc:	d01b      	beq.n	8005206 <I2C_Slave_ISR_IT+0xec>
    if (hi2c->XferCount > 0U)
 80051ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	b16b      	cbz	r3, 80051f0 <I2C_Slave_ISR_IT+0xd6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051da:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80051dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051de:	3301      	adds	r3, #1
 80051e0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80051e2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80051e4:	3b01      	subs	r3, #1
 80051e6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80051e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 80051f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1b9      	bne.n	800516c <I2C_Slave_ISR_IT+0x52>
 80051f8:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80051fc:	d0b6      	beq.n	800516c <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 80051fe:	4620      	mov	r0, r4
 8005200:	f7ff fd7c 	bl	8004cfc <I2C_ITSlaveSeqCplt>
 8005204:	e7b2      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005206:	f015 0f08 	tst.w	r5, #8
 800520a:	d002      	beq.n	8005212 <I2C_Slave_ISR_IT+0xf8>
 800520c:	f016 0f08 	tst.w	r6, #8
 8005210:	d117      	bne.n	8005242 <I2C_Slave_ISR_IT+0x128>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005212:	f015 0f02 	tst.w	r5, #2
 8005216:	d0a9      	beq.n	800516c <I2C_Slave_ISR_IT+0x52>
 8005218:	f016 0f02 	tst.w	r6, #2
 800521c:	d0a6      	beq.n	800516c <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 800521e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	b19b      	cbz	r3, 800524c <I2C_Slave_ISR_IT+0x132>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005228:	7812      	ldrb	r2, [r2, #0]
 800522a:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800522c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800522e:	3301      	adds	r3, #1
 8005230:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005232:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005234:	3b01      	subs	r3, #1
 8005236:	b29b      	uxth	r3, r3
 8005238:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800523a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800523c:	3b01      	subs	r3, #1
 800523e:	8523      	strh	r3, [r4, #40]	; 0x28
 8005240:	e794      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005242:	4629      	mov	r1, r5
 8005244:	4620      	mov	r0, r4
 8005246:	f7ff fd9b 	bl	8004d80 <I2C_ITAddrCplt>
 800524a:	e78f      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800524c:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8005250:	d18c      	bne.n	800516c <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 8005252:	4620      	mov	r0, r4
 8005254:	f7ff fd52 	bl	8004cfc <I2C_ITSlaveSeqCplt>
 8005258:	e788      	b.n	800516c <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 800525a:	2002      	movs	r0, #2
 800525c:	e789      	b.n	8005172 <I2C_Slave_ISR_IT+0x58>

0800525e <HAL_I2C_ER_IRQHandler>:
{
 800525e:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005260:	6802      	ldr	r2, [r0, #0]
 8005262:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005264:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005266:	f413 7f80 	tst.w	r3, #256	; 0x100
 800526a:	d010      	beq.n	800528e <HAL_I2C_ER_IRQHandler+0x30>
 800526c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005270:	d02e      	beq.n	80052d0 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005272:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005274:	f041 0101 	orr.w	r1, r1, #1
 8005278:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800527a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800527e:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005280:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005284:	d109      	bne.n	800529a <HAL_I2C_ER_IRQHandler+0x3c>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005286:	f413 7f00 	tst.w	r3, #512	; 0x200
 800528a:	d111      	bne.n	80052b0 <HAL_I2C_ER_IRQHandler+0x52>
 800528c:	e018      	b.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800528e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005292:	d020      	beq.n	80052d6 <HAL_I2C_ER_IRQHandler+0x78>
 8005294:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005298:	d012      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800529a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800529c:	f042 0208 	orr.w	r2, r2, #8
 80052a0:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052a2:	6802      	ldr	r2, [r0, #0]
 80052a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052a8:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80052aa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80052ae:	d007      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80052b0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80052b2:	f043 0302 	orr.w	r3, r3, #2
 80052b6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80052b8:	6803      	ldr	r3, [r0, #0]
 80052ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052be:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 80052c0:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80052c2:	f011 0f0b 	tst.w	r1, #11
 80052c6:	d100      	bne.n	80052ca <HAL_I2C_ER_IRQHandler+0x6c>
}
 80052c8:	bd08      	pop	{r3, pc}
    I2C_ITError(hi2c, tmperror);
 80052ca:	f7ff fdf5 	bl	8004eb8 <I2C_ITError>
}
 80052ce:	e7fb      	b.n	80052c8 <HAL_I2C_ER_IRQHandler+0x6a>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80052d0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80052d4:	d1f4      	bne.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80052d6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80052da:	d0f1      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
 80052dc:	f011 0f80 	tst.w	r1, #128	; 0x80
 80052e0:	d0ee      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x62>
 80052e2:	e7e5      	b.n	80052b0 <HAL_I2C_ER_IRQHandler+0x52>

080052e4 <I2C_DMAAbort>:
{
 80052e4:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80052e6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 80052e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80052ea:	b10b      	cbz	r3, 80052f0 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 80052ec:	2200      	movs	r2, #0
 80052ee:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 80052f0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80052f2:	b10b      	cbz	r3, 80052f8 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 80052f4:	2200      	movs	r2, #0
 80052f6:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 80052f8:	f7ff fdc7 	bl	8004e8a <I2C_TreatErrorCallback>
}
 80052fc:	bd08      	pop	{r3, pc}

080052fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052fe:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005300:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	2a20      	cmp	r2, #32
 8005308:	d123      	bne.n	8005352 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800530a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 800530e:	2a01      	cmp	r2, #1
 8005310:	d021      	beq.n	8005356 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8005312:	2201      	movs	r2, #1
 8005314:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005318:	2224      	movs	r2, #36	; 0x24
 800531a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800531e:	6800      	ldr	r0, [r0, #0]
 8005320:	6802      	ldr	r2, [r0, #0]
 8005322:	f022 0201 	bic.w	r2, r2, #1
 8005326:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	6802      	ldr	r2, [r0, #0]
 800532c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005330:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	6802      	ldr	r2, [r0, #0]
 8005336:	4311      	orrs	r1, r2
 8005338:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800533a:	6819      	ldr	r1, [r3, #0]
 800533c:	680a      	ldr	r2, [r1, #0]
 800533e:	f042 0201 	orr.w	r2, r2, #1
 8005342:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005344:	2220      	movs	r2, #32
 8005346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800534a:	2000      	movs	r0, #0
 800534c:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8005350:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005352:	2002      	movs	r0, #2
 8005354:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8005356:	2002      	movs	r0, #2
  }
}
 8005358:	4770      	bx	lr

0800535a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800535a:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800535c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	2a20      	cmp	r2, #32
 8005364:	d121      	bne.n	80053aa <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005366:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 800536a:	2a01      	cmp	r2, #1
 800536c:	d01f      	beq.n	80053ae <HAL_I2CEx_ConfigDigitalFilter+0x54>
 800536e:	2201      	movs	r2, #1
 8005370:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005374:	2224      	movs	r2, #36	; 0x24
 8005376:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800537a:	6800      	ldr	r0, [r0, #0]
 800537c:	6802      	ldr	r2, [r0, #0]
 800537e:	f022 0201 	bic.w	r2, r2, #1
 8005382:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005384:	6818      	ldr	r0, [r3, #0]
 8005386:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005388:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800538c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005390:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005392:	6819      	ldr	r1, [r3, #0]
 8005394:	680a      	ldr	r2, [r1, #0]
 8005396:	f042 0201 	orr.w	r2, r2, #1
 800539a:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800539c:	2220      	movs	r2, #32
 800539e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a2:	2000      	movs	r0, #0
 80053a4:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 80053a8:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80053aa:	2002      	movs	r0, #2
 80053ac:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80053ae:	2002      	movs	r0, #2
  }
}
 80053b0:	4770      	bx	lr

080053b2 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053b6:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053c0:	601a      	str	r2, [r3, #0]
}
 80053c2:	4770      	bx	lr

080053c4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80053c4:	b510      	push	{r4, lr}
 80053c6:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80053c8:	b9d0      	cbnz	r0, 8005400 <HAL_PWR_EnterSLEEPMode+0x3c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80053ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053ce:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80053d2:	695b      	ldr	r3, [r3, #20]
 80053d4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80053d8:	d10d      	bne.n	80053f6 <HAL_PWR_EnterSLEEPMode+0x32>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80053da:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80053de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80053e2:	691a      	ldr	r2, [r3, #16]
 80053e4:	f022 0204 	bic.w	r2, r2, #4
 80053e8:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80053ea:	2c01      	cmp	r4, #1
 80053ec:	d013      	beq.n	8005416 <HAL_PWR_EnterSLEEPMode+0x52>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80053ee:	bf40      	sev
    __WFE();
 80053f0:	bf20      	wfe
    __WFE();
 80053f2:	bf20      	wfe
  }
}
 80053f4:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80053f6:	f000 f821 	bl	800543c <HAL_PWREx_DisableLowPowerRunMode>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d0ed      	beq.n	80053da <HAL_PWR_EnterSLEEPMode+0x16>
 80053fe:	e7f9      	b.n	80053f4 <HAL_PWR_EnterSLEEPMode+0x30>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005400:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005404:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800540e:	d1e4      	bne.n	80053da <HAL_PWR_EnterSLEEPMode+0x16>
      HAL_PWREx_EnableLowPowerRunMode();
 8005410:	f000 f80b 	bl	800542a <HAL_PWREx_EnableLowPowerRunMode>
 8005414:	e7e1      	b.n	80053da <HAL_PWR_EnterSLEEPMode+0x16>
    __WFI();
 8005416:	bf30      	wfi
 8005418:	e7ec      	b.n	80053f4 <HAL_PWR_EnterSLEEPMode+0x30>

0800541a <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 800541a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800541e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005422:	6818      	ldr	r0, [r3, #0]
}
 8005424:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8005428:	4770      	bx	lr

0800542a <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800542a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800542e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005438:	601a      	str	r2, [r3, #0]
}
 800543a:	4770      	bx	lr

0800543c <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800543c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005440:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8005444:	6813      	ldr	r3, [r2, #0]
 8005446:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800544a:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800544c:	f240 0304 	movw	r3, #4
 8005450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005454:	6819      	ldr	r1, [r3, #0]
 8005456:	2332      	movs	r3, #50	; 0x32
 8005458:	fb03 f101 	mul.w	r1, r3, r1
 800545c:	f64d 6383 	movw	r3, #56963	; 0xde83
 8005460:	f2c4 331b 	movt	r3, #17179	; 0x431b
 8005464:	fba3 0301 	umull	r0, r3, r3, r1
 8005468:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800546a:	6952      	ldr	r2, [r2, #20]
 800546c:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005470:	d010      	beq.n	8005494 <HAL_PWREx_DisableLowPowerRunMode+0x58>
 8005472:	f244 223f 	movw	r2, #16959	; 0x423f
 8005476:	f2c0 020f 	movt	r2, #15
 800547a:	4291      	cmp	r1, r2
 800547c:	d90a      	bls.n	8005494 <HAL_PWREx_DisableLowPowerRunMode+0x58>
 800547e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005482:	f6c5 0100 	movt	r1, #22528	; 0x5800
  {
    wait_loop_index--;
 8005486:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005488:	694a      	ldr	r2, [r1, #20]
 800548a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800548e:	d001      	beq.n	8005494 <HAL_PWREx_DisableLowPowerRunMode+0x58>
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1f8      	bne.n	8005486 <HAL_PWREx_DisableLowPowerRunMode+0x4a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005498:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800549c:	695b      	ldr	r3, [r3, #20]
  {
    return HAL_TIMEOUT;
 800549e:	f413 7f00 	tst.w	r3, #512	; 0x200
  }

  return HAL_OK;
}
 80054a2:	bf0c      	ite	eq
 80054a4:	2000      	moveq	r0, #0
 80054a6:	2003      	movne	r0, #3
 80054a8:	4770      	bx	lr

080054aa <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80054aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054ae:	f6c5 0200 	movt	r2, #22528	; 0x5800
 80054b2:	6813      	ldr	r3, [r2, #0]
 80054b4:	f023 0307 	bic.w	r3, r3, #7
 80054b8:	f043 0302 	orr.w	r3, r3, #2
 80054bc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80054be:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80054c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80054c6:	691a      	ldr	r2, [r3, #16]
 80054c8:	f042 0204 	orr.w	r2, r2, #4
 80054cc:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80054ce:	2801      	cmp	r0, #1
 80054d0:	d00b      	beq.n	80054ea <HAL_PWREx_EnterSTOP2Mode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80054d2:	bf40      	sev
    __WFE();
 80054d4:	bf20      	wfe
    __WFE();
 80054d6:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80054d8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80054dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	f022 0204 	bic.w	r2, r2, #4
 80054e6:	611a      	str	r2, [r3, #16]
}
 80054e8:	4770      	bx	lr
    __WFI();
 80054ea:	bf30      	wfi
 80054ec:	e7f4      	b.n	80054d8 <HAL_PWREx_EnterSTOP2Mode+0x2e>

080054ee <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80054ee:	b570      	push	{r4, r5, r6, lr}
 80054f0:	b084      	sub	sp, #16
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80054f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054f6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80054fa:	f244 61d0 	movw	r1, #18128	; 0x46d0
 80054fe:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005502:	f3c0 1003 	ubfx	r0, r0, #4, #4
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005506:	f244 6370 	movw	r3, #18032	; 0x4670
 800550a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800550e:	f002 020f 	and.w	r2, r2, #15
 8005512:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 8005516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800551a:	fbb4 f4f3 	udiv	r4, r4, r3

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800551e:	f7ff ff7c 	bl	800541a <HAL_PWREx_GetVoltageRange>
 8005522:	4605      	mov	r5, r0

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005524:	f244 53f8 	movw	r3, #17912	; 0x45f8
 8005528:	f6c0 0301 	movt	r3, #2049	; 0x801
 800552c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005530:	ab04      	add	r3, sp, #16
 8005532:	e903 0007 	stmdb	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005536:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800553a:	d030      	beq.n	800559e <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800553c:	f64c 73bf 	movw	r3, #53183	; 0xcfbf
 8005540:	f2c0 036a 	movt	r3, #106	; 0x6a
 8005544:	429c      	cmp	r4, r3
 8005546:	d949      	bls.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0xee>
 8005548:	f645 533f 	movw	r3, #23871	; 0x5d3f
 800554c:	f2c0 03c6 	movt	r3, #198	; 0xc6
 8005550:	429c      	cmp	r4, r3
 8005552:	d94a      	bls.n	80055ea <RCC_SetFlashLatencyFromMSIRange+0xfc>
 8005554:	f246 633f 	movw	r3, #26175	; 0x663f
 8005558:	f2c0 1303 	movt	r3, #259	; 0x103
 800555c:	429c      	cmp	r4, r3
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800555e:	bf98      	it	ls
 8005560:	2302      	movls	r3, #2
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005562:	d93c      	bls.n	80055de <RCC_SetFlashLatencyFromMSIRange+0xf0>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005564:	2600      	movs	r6, #0
        break;
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800556a:	f6c5 0200 	movt	r2, #22528	; 0x5800
 800556e:	6813      	ldr	r3, [r2, #0]
 8005570:	f023 0307 	bic.w	r3, r3, #7
 8005574:	4333      	orrs	r3, r6
 8005576:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005578:	f7fc fe60 	bl	800223c <HAL_GetTick>
 800557c:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800557e:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8005582:	f6c5 0500 	movt	r5, #22528	; 0x5800
 8005586:	682b      	ldr	r3, [r5, #0]
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	429e      	cmp	r6, r3
 800558e:	d02e      	beq.n	80055ee <RCC_SetFlashLatencyFromMSIRange+0x100>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005590:	f7fc fe54 	bl	800223c <HAL_GetTick>
 8005594:	1b00      	subs	r0, r0, r4
 8005596:	2802      	cmp	r0, #2
 8005598:	d9f5      	bls.n	8005586 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      return HAL_TIMEOUT;
 800559a:	2003      	movs	r0, #3
 800559c:	e028      	b.n	80055f0 <RCC_SetFlashLatencyFromMSIRange+0x102>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800559e:	f64e 23bf 	movw	r3, #60095	; 0xeabf
 80055a2:	f2c0 1321 	movt	r3, #289	; 0x121
 80055a6:	429c      	cmp	r4, r3
 80055a8:	d90f      	bls.n	80055ca <RCC_SetFlashLatencyFromMSIRange+0xdc>
 80055aa:	f249 333f 	movw	r3, #37695	; 0x933f
 80055ae:	f2c0 2334 	movt	r3, #564	; 0x234
 80055b2:	429c      	cmp	r4, r3
 80055b4:	d910      	bls.n	80055d8 <RCC_SetFlashLatencyFromMSIRange+0xea>
 80055b6:	f64a 633f 	movw	r3, #44607	; 0xae3f
 80055ba:	f2c0 23eb 	movt	r3, #747	; 0x2eb
 80055be:	429c      	cmp	r4, r3
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80055c0:	bf98      	it	ls
 80055c2:	2302      	movls	r3, #2
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80055c4:	d902      	bls.n	80055cc <RCC_SetFlashLatencyFromMSIRange+0xde>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80055c6:	2600      	movs	r6, #0
 80055c8:	e7cd      	b.n	8005566 <RCC_SetFlashLatencyFromMSIRange+0x78>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80055ca:	2300      	movs	r3, #0
        latency = FLASH_LATENCY_RANGE[index];
 80055cc:	aa04      	add	r2, sp, #16
 80055ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80055d2:	f853 6c0c 	ldr.w	r6, [r3, #-12]
        break;
 80055d6:	e7c6      	b.n	8005566 <RCC_SetFlashLatencyFromMSIRange+0x78>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80055d8:	2301      	movs	r3, #1
 80055da:	e7f7      	b.n	80055cc <RCC_SetFlashLatencyFromMSIRange+0xde>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80055dc:	2300      	movs	r3, #0
        latency = FLASH_LATENCY_RANGE[index];
 80055de:	aa04      	add	r2, sp, #16
 80055e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80055e4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
        break;
 80055e8:	e7bd      	b.n	8005566 <RCC_SetFlashLatencyFromMSIRange+0x78>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80055ea:	2301      	movs	r3, #1
 80055ec:	e7f7      	b.n	80055de <RCC_SetFlashLatencyFromMSIRange+0xf0>
    }
  }
  return HAL_OK;
 80055ee:	2000      	movs	r0, #0
}
 80055f0:	b004      	add	sp, #16
 80055f2:	bd70      	pop	{r4, r5, r6, pc}

080055f4 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80055f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055f8:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80055fa:	68d2      	ldr	r2, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80055fc:	f013 030c 	ands.w	r3, r3, #12
 8005600:	d018      	beq.n	8005634 <HAL_RCC_GetSysClockFreq+0x40>
 8005602:	2b0c      	cmp	r3, #12
 8005604:	d00f      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0x32>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005606:	2b04      	cmp	r3, #4
 8005608:	d053      	beq.n	80056b2 <HAL_RCC_GetSysClockFreq+0xbe>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800560a:	2b08      	cmp	r3, #8
 800560c:	d157      	bne.n	80056be <HAL_RCC_GetSysClockFreq+0xca>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800560e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 8005618:	d054      	beq.n	80056c4 <HAL_RCC_GetSysClockFreq+0xd0>
  uint32_t msifreq = 0U;
 800561a:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 800561c:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8005620:	f2c0 00f4 	movt	r0, #244	; 0xf4
 8005624:	e033      	b.n	800568e <HAL_RCC_GetSysClockFreq+0x9a>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005626:	f002 0203 	and.w	r2, r2, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800562a:	2a01      	cmp	r2, #1
 800562c:	d002      	beq.n	8005634 <HAL_RCC_GetSysClockFreq+0x40>
  uint32_t msifreq = 0U;
 800562e:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 8005630:	4610      	mov	r0, r2
 8005632:	e02c      	b.n	800568e <HAL_RCC_GetSysClockFreq+0x9a>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005634:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	f012 0208 	ands.w	r2, r2, #8
 800563e:	d010      	beq.n	8005662 <HAL_RCC_GetSysClockFreq+0x6e>
 8005640:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005644:	6812      	ldr	r2, [r2, #0]
 8005646:	f012 0208 	ands.w	r2, r2, #8
 800564a:	d12c      	bne.n	80056a6 <HAL_RCC_GetSysClockFreq+0xb2>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800564c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005650:	f8d1 1094 	ldr.w	r1, [r1, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005654:	f244 61d0 	movw	r1, #18128	; 0x46d0
 8005658:	f6c0 0101 	movt	r1, #2049	; 0x801
 800565c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005660:	e011      	b.n	8005686 <HAL_RCC_GetSysClockFreq+0x92>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005662:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005666:	6809      	ldr	r1, [r1, #0]
 8005668:	f011 0f08 	tst.w	r1, #8
 800566c:	d117      	bne.n	800569e <HAL_RCC_GetSysClockFreq+0xaa>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800566e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005672:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8005676:	f3c2 2203 	ubfx	r2, r2, #8, #4
 800567a:	f244 61d0 	movw	r1, #18128	; 0x46d0
 800567e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005682:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
      sysclockfreq = msifreq;
 8005686:	2b00      	cmp	r3, #0
 8005688:	bf0c      	ite	eq
 800568a:	4610      	moveq	r0, r2
 800568c:	2000      	movne	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800568e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d018      	beq.n	80056ce <HAL_RCC_GetSysClockFreq+0xda>
}
 800569c:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800569e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056a2:	6809      	ldr	r1, [r1, #0]
 80056a4:	e7e9      	b.n	800567a <HAL_RCC_GetSysClockFreq+0x86>
 80056a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056aa:	6812      	ldr	r2, [r2, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80056ac:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80056b0:	e7d0      	b.n	8005654 <HAL_RCC_GetSysClockFreq+0x60>
  uint32_t msifreq = 0U;
 80056b2:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 80056b4:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 80056b8:	f2c0 00f4 	movt	r0, #244	; 0xf4
 80056bc:	e7e7      	b.n	800568e <HAL_RCC_GetSysClockFreq+0x9a>
  uint32_t msifreq = 0U;
 80056be:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 80056c0:	4610      	mov	r0, r2
 80056c2:	e7e4      	b.n	800568e <HAL_RCC_GetSysClockFreq+0x9a>
      sysclockfreq = HSE_VALUE;
 80056c4:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80056c8:	f2c0 10e8 	movt	r0, #488	; 0x1e8
 80056cc:	e7df      	b.n	800568e <HAL_RCC_GetSysClockFreq+0x9a>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80056ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d023      	beq.n	8005724 <HAL_RCC_GetSysClockFreq+0x130>
 80056dc:	2b03      	cmp	r3, #3
 80056de:	d10e      	bne.n	80056fe <HAL_RCC_GetSysClockFreq+0x10a>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80056e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056e4:	6819      	ldr	r1, [r3, #0]
          pllinputfreq = HSE_VALUE / 2U;
 80056e6:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80056ea:	f2c0 12e8 	movt	r2, #488	; 0x1e8
 80056ee:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80056f2:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80056f6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80056fa:	bf18      	it	ne
 80056fc:	461a      	movne	r2, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80056fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005702:	68d8      	ldr	r0, [r3, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005704:	68d9      	ldr	r1, [r3, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005706:	68db      	ldr	r3, [r3, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005708:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800570c:	fb02 f000 	mul.w	r0, r2, r0
 8005710:	f3c1 1202 	ubfx	r2, r1, #4, #3
 8005714:	3201      	adds	r2, #1
 8005716:	fbb0 f0f2 	udiv	r0, r0, r2
 800571a:	0f5b      	lsrs	r3, r3, #29
 800571c:	3301      	adds	r3, #1
 800571e:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005722:	e7bb      	b.n	800569c <HAL_RCC_GetSysClockFreq+0xa8>
        pllinputfreq = HSI_VALUE;
 8005724:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8005728:	f2c0 02f4 	movt	r2, #244	; 0xf4
 800572c:	e7e7      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x10a>

0800572e <HAL_RCC_GetHCLKFreq>:
{
 800572e:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005730:	f7ff ff60 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	f244 6370 	movw	r3, #18032	; 0x4670
 800573e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005742:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800574a:	fbb0 f0f3 	udiv	r0, r0, r3
 800574e:	bd08      	pop	{r3, pc}

08005750 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005750:	2800      	cmp	r0, #0
 8005752:	f000 8317 	beq.w	8005d84 <HAL_RCC_OscConfig+0x634>
{
 8005756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800575a:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800575c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005760:	689d      	ldr	r5, [r3, #8]
 8005762:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005766:	68de      	ldr	r6, [r3, #12]
 8005768:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800576c:	6803      	ldr	r3, [r0, #0]
 800576e:	f013 0f20 	tst.w	r3, #32
 8005772:	d02b      	beq.n	80057cc <HAL_RCC_OscConfig+0x7c>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005774:	2d00      	cmp	r5, #0
 8005776:	d067      	beq.n	8005848 <HAL_RCC_OscConfig+0xf8>
 8005778:	2d0c      	cmp	r5, #12
 800577a:	d063      	beq.n	8005844 <HAL_RCC_OscConfig+0xf4>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800577c:	6a23      	ldr	r3, [r4, #32]
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 80c2 	beq.w	8005908 <HAL_RCC_OscConfig+0x1b8>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005784:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005788:	6813      	ldr	r3, [r2, #0]
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005790:	f7fc fd54 	bl	800223c <HAL_GetTick>
 8005794:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005796:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
 800579a:	f8d8 3000 	ldr.w	r3, [r8]
 800579e:	f013 0f02 	tst.w	r3, #2
 80057a2:	f000 80a9 	beq.w	80058f8 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	f042 0208 	orr.w	r2, r2, #8
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80057b8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80057ba:	430a      	orrs	r2, r1
 80057bc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057c2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80057c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80057ca:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	f013 0f01 	tst.w	r3, #1
 80057d2:	f000 80b8 	beq.w	8005946 <HAL_RCC_OscConfig+0x1f6>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80057d6:	2d08      	cmp	r5, #8
 80057d8:	f000 80b1 	beq.w	800593e <HAL_RCC_OscConfig+0x1ee>
 80057dc:	2d0c      	cmp	r5, #12
 80057de:	f000 80ab 	beq.w	8005938 <HAL_RCC_OscConfig+0x1e8>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80057e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80057e6:	6813      	ldr	r3, [r2, #0]
 80057e8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80057ec:	68a1      	ldr	r1, [r4, #8]
 80057ee:	430b      	orrs	r3, r1
 80057f0:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057f2:	6863      	ldr	r3, [r4, #4]
 80057f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057f8:	f000 80c7 	beq.w	800598a <HAL_RCC_OscConfig+0x23a>
 80057fc:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005800:	f000 80c8 	beq.w	8005994 <HAL_RCC_OscConfig+0x244>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800580e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005816:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005818:	6863      	ldr	r3, [r4, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80c5 	beq.w	80059aa <HAL_RCC_OscConfig+0x25a>
        tickstart = HAL_GetTick();
 8005820:	f7fc fd0c 	bl	800223c <HAL_GetTick>
 8005824:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005826:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
 800582a:	f8d8 3000 	ldr.w	r3, [r8]
 800582e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005832:	f040 8088 	bne.w	8005946 <HAL_RCC_OscConfig+0x1f6>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005836:	f7fc fd01 	bl	800223c <HAL_GetTick>
 800583a:	1bc0      	subs	r0, r0, r7
 800583c:	2864      	cmp	r0, #100	; 0x64
 800583e:	d9f4      	bls.n	800582a <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 8005840:	2003      	movs	r0, #3
 8005842:	e2ac      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005844:	2e01      	cmp	r6, #1
 8005846:	d199      	bne.n	800577c <HAL_RCC_OscConfig+0x2c>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005848:	6a23      	ldr	r3, [r4, #32]
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 829c 	beq.w	8005d88 <HAL_RCC_OscConfig+0x638>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005850:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005852:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f013 0f08 	tst.w	r3, #8
 800585c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005860:	bf12      	itee	ne
 8005862:	681b      	ldrne	r3, [r3, #0]
 8005864:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 8005868:	091b      	lsreq	r3, r3, #4
 800586a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800586e:	4298      	cmp	r0, r3
 8005870:	d928      	bls.n	80058c4 <HAL_RCC_OscConfig+0x174>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005872:	f7ff fe3c 	bl	80054ee <RCC_SetFlashLatencyFromMSIRange>
 8005876:	2800      	cmp	r0, #0
 8005878:	f040 8288 	bne.w	8005d8c <HAL_RCC_OscConfig+0x63c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800587c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	f042 0208 	orr.w	r2, r2, #8
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800588e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005890:	430a      	orrs	r2, r1
 8005892:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005898:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800589c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80058a0:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80058a2:	f7ff ff44 	bl	800572e <HAL_RCC_GetHCLKFreq>
 80058a6:	f240 0304 	movw	r3, #4
 80058aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ae:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80058b0:	f240 030c 	movw	r3, #12
 80058b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	f7fc fcbd 	bl	8002238 <HAL_InitTick>
        if (status != HAL_OK)
 80058be:	2800      	cmp	r0, #0
 80058c0:	d084      	beq.n	80057cc <HAL_RCC_OscConfig+0x7c>
 80058c2:	e26c      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	f042 0208 	orr.w	r2, r2, #8
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80058d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80058d8:	430a      	orrs	r2, r1
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80058e0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80058e4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80058e8:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058ea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80058ec:	f7ff fdff 	bl	80054ee <RCC_SetFlashLatencyFromMSIRange>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d0d6      	beq.n	80058a2 <HAL_RCC_OscConfig+0x152>
            return HAL_ERROR;
 80058f4:	2001      	movs	r0, #1
 80058f6:	e252      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058f8:	f7fc fca0 	bl	800223c <HAL_GetTick>
 80058fc:	1bc0      	subs	r0, r0, r7
 80058fe:	2802      	cmp	r0, #2
 8005900:	f67f af4b 	bls.w	800579a <HAL_RCC_OscConfig+0x4a>
            return HAL_TIMEOUT;
 8005904:	2003      	movs	r0, #3
 8005906:	e24a      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005908:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800590c:	6813      	ldr	r3, [r2, #0]
 800590e:	f023 0301 	bic.w	r3, r3, #1
 8005912:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005914:	f7fc fc92 	bl	800223c <HAL_GetTick>
 8005918:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800591a:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
 800591e:	f8d8 3000 	ldr.w	r3, [r8]
 8005922:	f013 0f02 	tst.w	r3, #2
 8005926:	f43f af51 	beq.w	80057cc <HAL_RCC_OscConfig+0x7c>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800592a:	f7fc fc87 	bl	800223c <HAL_GetTick>
 800592e:	1bc0      	subs	r0, r0, r7
 8005930:	2802      	cmp	r0, #2
 8005932:	d9f4      	bls.n	800591e <HAL_RCC_OscConfig+0x1ce>
            return HAL_TIMEOUT;
 8005934:	2003      	movs	r0, #3
 8005936:	e232      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005938:	2e03      	cmp	r6, #3
 800593a:	f47f af52 	bne.w	80057e2 <HAL_RCC_OscConfig+0x92>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800593e:	6863      	ldr	r3, [r4, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 8225 	beq.w	8005d90 <HAL_RCC_OscConfig+0x640>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	f013 0f02 	tst.w	r3, #2
 800594c:	d057      	beq.n	80059fe <HAL_RCC_OscConfig+0x2ae>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800594e:	2d04      	cmp	r5, #4
 8005950:	d03e      	beq.n	80059d0 <HAL_RCC_OscConfig+0x280>
 8005952:	2d0c      	cmp	r5, #12
 8005954:	d03a      	beq.n	80059cc <HAL_RCC_OscConfig+0x27c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005956:	6923      	ldr	r3, [r4, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 808b 	beq.w	8005a74 <HAL_RCC_OscConfig+0x324>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800595e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005962:	6813      	ldr	r3, [r2, #0]
 8005964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005968:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800596a:	f7fc fc67 	bl	800223c <HAL_GetTick>
 800596e:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005970:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800597a:	d137      	bne.n	80059ec <HAL_RCC_OscConfig+0x29c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800597c:	f7fc fc5e 	bl	800223c <HAL_GetTick>
 8005980:	1b80      	subs	r0, r0, r6
 8005982:	2802      	cmp	r0, #2
 8005984:	d9f6      	bls.n	8005974 <HAL_RCC_OscConfig+0x224>
            return HAL_TIMEOUT;
 8005986:	2003      	movs	r0, #3
 8005988:	e209      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800598a:	6813      	ldr	r3, [r2, #0]
 800598c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005990:	6013      	str	r3, [r2, #0]
}
 8005992:	e741      	b.n	8005818 <HAL_RCC_OscConfig+0xc8>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005994:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800599e:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80059a6:	601a      	str	r2, [r3, #0]
}
 80059a8:	e736      	b.n	8005818 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80059aa:	f7fc fc47 	bl	800223c <HAL_GetTick>
 80059ae:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80059b0:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
 80059b4:	f8d8 3000 	ldr.w	r3, [r8]
 80059b8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80059bc:	d0c3      	beq.n	8005946 <HAL_RCC_OscConfig+0x1f6>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059be:	f7fc fc3d 	bl	800223c <HAL_GetTick>
 80059c2:	1bc0      	subs	r0, r0, r7
 80059c4:	2864      	cmp	r0, #100	; 0x64
 80059c6:	d9f5      	bls.n	80059b4 <HAL_RCC_OscConfig+0x264>
            return HAL_TIMEOUT;
 80059c8:	2003      	movs	r0, #3
 80059ca:	e1e8      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80059cc:	2e02      	cmp	r6, #2
 80059ce:	d1c2      	bne.n	8005956 <HAL_RCC_OscConfig+0x206>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80059d0:	6923      	ldr	r3, [r4, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 81de 	beq.w	8005d94 <HAL_RCC_OscConfig+0x644>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80059d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059dc:	6853      	ldr	r3, [r2, #4]
 80059de:	6961      	ldr	r1, [r4, #20]
 80059e0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80059e4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80059e8:	6053      	str	r3, [r2, #4]
}
 80059ea:	e008      	b.n	80059fe <HAL_RCC_OscConfig+0x2ae>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80059ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059f0:	6853      	ldr	r3, [r2, #4]
 80059f2:	6961      	ldr	r1, [r4, #20]
 80059f4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80059f8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80059fc:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	f013 0f08 	tst.w	r3, #8
 8005a04:	d07e      	beq.n	8005b04 <HAL_RCC_OscConfig+0x3b4>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a06:	69a3      	ldr	r3, [r4, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d062      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x382>
      uint32_t csr_temp = RCC->CSR;
 8005a0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005a14:	f003 0210 	and.w	r2, r3, #16
 8005a18:	69e1      	ldr	r1, [r4, #28]
 8005a1a:	4291      	cmp	r1, r2
 8005a1c:	d011      	beq.n	8005a42 <HAL_RCC_OscConfig+0x2f2>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005a1e:	f003 0203 	and.w	r2, r3, #3
 8005a22:	2a02      	cmp	r2, #2
 8005a24:	f000 81b8 	beq.w	8005d98 <HAL_RCC_OscConfig+0x648>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005a28:	f013 0f01 	tst.w	r3, #1
 8005a2c:	d138      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x350>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005a2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a32:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005a36:	f023 0310 	bic.w	r3, r3, #16
 8005a3a:	69e1      	ldr	r1, [r4, #28]
 8005a3c:	430b      	orrs	r3, r1
 8005a3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005a42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a46:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005a4a:	f043 0301 	orr.w	r3, r3, #1
 8005a4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005a52:	f7fc fbf3 	bl	800223c <HAL_GetTick>
 8005a56:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005a58:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005a5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005a60:	f013 0f02 	tst.w	r3, #2
 8005a64:	d14e      	bne.n	8005b04 <HAL_RCC_OscConfig+0x3b4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a66:	f7fc fbe9 	bl	800223c <HAL_GetTick>
 8005a6a:	1b80      	subs	r0, r0, r6
 8005a6c:	2811      	cmp	r0, #17
 8005a6e:	d9f5      	bls.n	8005a5c <HAL_RCC_OscConfig+0x30c>
          return HAL_TIMEOUT;
 8005a70:	2003      	movs	r0, #3
 8005a72:	e194      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005a74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a78:	6813      	ldr	r3, [r2, #0]
 8005a7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a7e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a80:	f7fc fbdc 	bl	800223c <HAL_GetTick>
 8005a84:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005a86:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005a90:	d0b5      	beq.n	80059fe <HAL_RCC_OscConfig+0x2ae>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a92:	f7fc fbd3 	bl	800223c <HAL_GetTick>
 8005a96:	1b80      	subs	r0, r0, r6
 8005a98:	2802      	cmp	r0, #2
 8005a9a:	d9f6      	bls.n	8005a8a <HAL_RCC_OscConfig+0x33a>
            return HAL_TIMEOUT;
 8005a9c:	2003      	movs	r0, #3
 8005a9e:	e17e      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005aa4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 8005ab0:	f7fc fbc4 	bl	800223c <HAL_GetTick>
 8005ab4:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005ab6:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005aba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005abe:	f013 0f02 	tst.w	r3, #2
 8005ac2:	d0b4      	beq.n	8005a2e <HAL_RCC_OscConfig+0x2de>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ac4:	f7fc fbba 	bl	800223c <HAL_GetTick>
 8005ac8:	1b80      	subs	r0, r0, r6
 8005aca:	2811      	cmp	r0, #17
 8005acc:	d9f5      	bls.n	8005aba <HAL_RCC_OscConfig+0x36a>
              return HAL_TIMEOUT;
 8005ace:	2003      	movs	r0, #3
 8005ad0:	e165      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005ad2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ad6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005ada:	f023 0301 	bic.w	r3, r3, #1
 8005ade:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005ae2:	f7fc fbab 	bl	800223c <HAL_GetTick>
 8005ae6:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005ae8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005aec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005af0:	f013 0f02 	tst.w	r3, #2
 8005af4:	d006      	beq.n	8005b04 <HAL_RCC_OscConfig+0x3b4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005af6:	f7fc fba1 	bl	800223c <HAL_GetTick>
 8005afa:	1b80      	subs	r0, r0, r6
 8005afc:	2811      	cmp	r0, #17
 8005afe:	d9f5      	bls.n	8005aec <HAL_RCC_OscConfig+0x39c>
          return HAL_TIMEOUT;
 8005b00:	2003      	movs	r0, #3
 8005b02:	e14c      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	f013 0f04 	tst.w	r3, #4
 8005b0a:	f000 80b2 	beq.w	8005c72 <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005b0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b12:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005b1c:	d113      	bne.n	8005b46 <HAL_RCC_OscConfig+0x3f6>
      HAL_PWR_EnableBkUpAccess();
 8005b1e:	f7ff fc48 	bl	80053b2 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8005b22:	f7fc fb8b 	bl	800223c <HAL_GetTick>
 8005b26:	4606      	mov	r6, r0
 8005b28:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8005b2c:	f6c5 0700 	movt	r7, #22528	; 0x5800
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005b36:	d106      	bne.n	8005b46 <HAL_RCC_OscConfig+0x3f6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b38:	f7fc fb80 	bl	800223c <HAL_GetTick>
 8005b3c:	1b80      	subs	r0, r0, r6
 8005b3e:	2802      	cmp	r0, #2
 8005b40:	d9f6      	bls.n	8005b30 <HAL_RCC_OscConfig+0x3e0>
          return HAL_TIMEOUT;
 8005b42:	2003      	movs	r0, #3
 8005b44:	e12b      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b46:	68e3      	ldr	r3, [r4, #12]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d05e      	beq.n	8005c0a <HAL_RCC_OscConfig+0x4ba>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005b4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b50:	2b05      	cmp	r3, #5
 8005b52:	d107      	bne.n	8005b64 <HAL_RCC_OscConfig+0x414>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005b54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b58:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005b5c:	f043 0304 	orr.w	r3, r3, #4
 8005b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8005b64:	f7fc fb6a 	bl	800223c <HAL_GetTick>
 8005b68:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b6e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005b72:	f043 0301 	orr.w	r3, r3, #1
 8005b76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005b7a:	4617      	mov	r7, r2
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b7c:	f241 3888 	movw	r8, #5000	; 0x1388
 8005b80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005b84:	f013 0f02 	tst.w	r3, #2
 8005b88:	d106      	bne.n	8005b98 <HAL_RCC_OscConfig+0x448>
 8005b8a:	f7fc fb57 	bl	800223c <HAL_GetTick>
 8005b8e:	1b80      	subs	r0, r0, r6
 8005b90:	4540      	cmp	r0, r8
 8005b92:	d9f5      	bls.n	8005b80 <HAL_RCC_OscConfig+0x430>
          return HAL_TIMEOUT;
 8005b94:	2003      	movs	r0, #3
 8005b96:	e102      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005b98:	68e3      	ldr	r3, [r4, #12]
 8005b9a:	f023 0304 	bic.w	r3, r3, #4
 8005b9e:	2b81      	cmp	r3, #129	; 0x81
 8005ba0:	d019      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x486>
        tickstart = HAL_GetTick();
 8005ba2:	f7fc fb4b 	bl	800223c <HAL_GetTick>
 8005ba6:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005ba8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bac:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005bb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005bb8:	4617      	mov	r7, r2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bba:	f241 3888 	movw	r8, #5000	; 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005bbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005bc2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005bc6:	d054      	beq.n	8005c72 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bc8:	f7fc fb38 	bl	800223c <HAL_GetTick>
 8005bcc:	1b80      	subs	r0, r0, r6
 8005bce:	4540      	cmp	r0, r8
 8005bd0:	d9f5      	bls.n	8005bbe <HAL_RCC_OscConfig+0x46e>
            return HAL_TIMEOUT;
 8005bd2:	2003      	movs	r0, #3
 8005bd4:	e0e3      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        tickstart = HAL_GetTick();
 8005bd6:	f7fc fb31 	bl	800223c <HAL_GetTick>
 8005bda:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005bdc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005be0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005be8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005bec:	4617      	mov	r7, r2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bee:	f241 3888 	movw	r8, #5000	; 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005bf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005bf6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005bfa:	d13a      	bne.n	8005c72 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bfc:	f7fc fb1e 	bl	800223c <HAL_GetTick>
 8005c00:	1b80      	subs	r0, r0, r6
 8005c02:	4540      	cmp	r0, r8
 8005c04:	d9f5      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x4a2>
            return HAL_TIMEOUT;
 8005c06:	2003      	movs	r0, #3
 8005c08:	e0c9      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
      tickstart = HAL_GetTick();
 8005c0a:	f7fc fb17 	bl	800223c <HAL_GetTick>
 8005c0e:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005c10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c14:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005c18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005c20:	4617      	mov	r7, r2
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c22:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005c26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005c2a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005c2e:	d006      	beq.n	8005c3e <HAL_RCC_OscConfig+0x4ee>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c30:	f7fc fb04 	bl	800223c <HAL_GetTick>
 8005c34:	1b80      	subs	r0, r0, r6
 8005c36:	4540      	cmp	r0, r8
 8005c38:	d9f5      	bls.n	8005c26 <HAL_RCC_OscConfig+0x4d6>
          return HAL_TIMEOUT;
 8005c3a:	2003      	movs	r0, #3
 8005c3c:	e0af      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
      tickstart = HAL_GetTick();
 8005c3e:	f7fc fafd 	bl	800223c <HAL_GetTick>
 8005c42:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005c44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c48:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005c4c:	f023 0301 	bic.w	r3, r3, #1
 8005c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c54:	4617      	mov	r7, r2
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c56:	f241 3888 	movw	r8, #5000	; 0x1388
 8005c5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005c5e:	f013 0f02 	tst.w	r3, #2
 8005c62:	d006      	beq.n	8005c72 <HAL_RCC_OscConfig+0x522>
 8005c64:	f7fc faea 	bl	800223c <HAL_GetTick>
 8005c68:	1b80      	subs	r0, r0, r6
 8005c6a:	4540      	cmp	r0, r8
 8005c6c:	d9f5      	bls.n	8005c5a <HAL_RCC_OscConfig+0x50a>
          return HAL_TIMEOUT;
 8005c6e:	2003      	movs	r0, #3
 8005c70:	e095      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 8091 	beq.w	8005d9c <HAL_RCC_OscConfig+0x64c>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c7a:	2d0c      	cmp	r5, #12
 8005c7c:	d066      	beq.n	8005d4c <HAL_RCC_OscConfig+0x5fc>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d019      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x566>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005c82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c86:	6813      	ldr	r3, [r2, #0]
 8005c88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c8c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c8e:	f7fc fad5 	bl	800223c <HAL_GetTick>
 8005c92:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005c94:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8005c98:	682b      	ldr	r3, [r5, #0]
 8005c9a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005c9e:	d14e      	bne.n	8005d3e <HAL_RCC_OscConfig+0x5ee>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005ca0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ca4:	68d1      	ldr	r1, [r2, #12]
 8005ca6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8005caa:	f6ce 63fe 	movt	r3, #61182	; 0xeefe
 8005cae:	400b      	ands	r3, r1
 8005cb0:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005cb2:	2000      	movs	r0, #0
 8005cb4:	e073      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cba:	6813      	ldr	r3, [r2, #0]
 8005cbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cc0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005cc2:	f7fc fabb 	bl	800223c <HAL_GetTick>
 8005cc6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005cc8:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8005ccc:	6833      	ldr	r3, [r6, #0]
 8005cce:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005cd2:	d12d      	bne.n	8005d30 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cd8:	68d0      	ldr	r0, [r2, #12]
 8005cda:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005cdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cde:	430b      	orrs	r3, r1
 8005ce0:	f248 018c 	movw	r1, #32908	; 0x808c
 8005ce4:	f2c1 11c1 	movt	r1, #4545	; 0x11c1
 8005ce8:	4001      	ands	r1, r0
 8005cea:	430b      	orrs	r3, r1
 8005cec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005cf2:	430b      	orrs	r3, r1
 8005cf4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005cf6:	430b      	orrs	r3, r1
 8005cf8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005cfa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cfe:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005d00:	6813      	ldr	r3, [r2, #0]
 8005d02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d06:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d08:	68d3      	ldr	r3, [r2, #12]
 8005d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d0e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8005d10:	f7fc fa94 	bl	800223c <HAL_GetTick>
 8005d14:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005d16:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8005d1a:	682b      	ldr	r3, [r5, #0]
 8005d1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005d20:	d13f      	bne.n	8005da2 <HAL_RCC_OscConfig+0x652>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d22:	f7fc fa8b 	bl	800223c <HAL_GetTick>
 8005d26:	1b00      	subs	r0, r0, r4
 8005d28:	280a      	cmp	r0, #10
 8005d2a:	d9f6      	bls.n	8005d1a <HAL_RCC_OscConfig+0x5ca>
            return HAL_TIMEOUT;
 8005d2c:	2003      	movs	r0, #3
 8005d2e:	e036      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d30:	f7fc fa84 	bl	800223c <HAL_GetTick>
 8005d34:	1b40      	subs	r0, r0, r5
 8005d36:	280a      	cmp	r0, #10
 8005d38:	d9c8      	bls.n	8005ccc <HAL_RCC_OscConfig+0x57c>
            return HAL_TIMEOUT;
 8005d3a:	2003      	movs	r0, #3
 8005d3c:	e02f      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d3e:	f7fc fa7d 	bl	800223c <HAL_GetTick>
 8005d42:	1b00      	subs	r0, r0, r4
 8005d44:	280a      	cmp	r0, #10
 8005d46:	d9a7      	bls.n	8005c98 <HAL_RCC_OscConfig+0x548>
            return HAL_TIMEOUT;
 8005d48:	2003      	movs	r0, #3
 8005d4a:	e028      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d02a      	beq.n	8005da6 <HAL_RCC_OscConfig+0x656>
        pll_config = RCC->PLLCFGR;
 8005d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d54:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005d56:	f003 0103 	and.w	r1, r3, #3
 8005d5a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005d5c:	4291      	cmp	r1, r2
 8005d5e:	d124      	bne.n	8005daa <HAL_RCC_OscConfig+0x65a>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005d60:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d66:	428a      	cmp	r2, r1
 8005d68:	d121      	bne.n	8005dae <HAL_RCC_OscConfig+0x65e>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005d6a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005d6e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005d70:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005d74:	d11d      	bne.n	8005db2 <HAL_RCC_OscConfig+0x662>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005d76:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8005d7a:	6c60      	ldr	r0, [r4, #68]	; 0x44
    return HAL_ERROR;
 8005d7c:	1a18      	subs	r0, r3, r0
 8005d7e:	bf18      	it	ne
 8005d80:	2001      	movne	r0, #1
 8005d82:	e00c      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
 8005d84:	2001      	movs	r0, #1
}
 8005d86:	4770      	bx	lr
        return HAL_ERROR;
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e008      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
            return HAL_ERROR;
 8005d8c:	2001      	movs	r0, #1
 8005d8e:	e006      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        return HAL_ERROR;
 8005d90:	2001      	movs	r0, #1
 8005d92:	e004      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        return HAL_ERROR;
 8005d94:	2001      	movs	r0, #1
 8005d96:	e002      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          return HAL_ERROR;
 8005d98:	2001      	movs	r0, #1
 8005d9a:	e000      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
  return HAL_OK;
 8005d9c:	2000      	movs	r0, #0
}
 8005d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8005da2:	2000      	movs	r0, #0
 8005da4:	e7fb      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
        return HAL_ERROR;
 8005da6:	2001      	movs	r0, #1
 8005da8:	e7f9      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
          return HAL_ERROR;
 8005daa:	2001      	movs	r0, #1
 8005dac:	e7f7      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
 8005dae:	2001      	movs	r0, #1
 8005db0:	e7f5      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>
 8005db2:	2001      	movs	r0, #1
 8005db4:	e7f3      	b.n	8005d9e <HAL_RCC_OscConfig+0x64e>

08005db6 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f000 811e 	beq.w	8005ff8 <HAL_RCC_ClockConfig+0x242>
{
 8005dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc0:	460c      	mov	r4, r1
 8005dc2:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005dc8:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0307 	and.w	r3, r3, #7
 8005dd2:	428b      	cmp	r3, r1
 8005dd4:	d327      	bcc.n	8005e26 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd6:	682b      	ldr	r3, [r5, #0]
 8005dd8:	f013 0f02 	tst.w	r3, #2
 8005ddc:	d13f      	bne.n	8005e5e <HAL_RCC_ClockConfig+0xa8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005dde:	682b      	ldr	r3, [r5, #0]
 8005de0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005de4:	d153      	bne.n	8005e8e <HAL_RCC_ClockConfig+0xd8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de6:	682b      	ldr	r3, [r5, #0]
 8005de8:	f013 0f04 	tst.w	r3, #4
 8005dec:	d16b      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0x110>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dee:	682b      	ldr	r3, [r5, #0]
 8005df0:	f013 0f08 	tst.w	r3, #8
 8005df4:	d17f      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005df6:	682b      	ldr	r3, [r5, #0]
 8005df8:	f013 0f01 	tst.w	r3, #1
 8005dfc:	f000 80c7 	beq.w	8005f8e <HAL_RCC_ClockConfig+0x1d8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e00:	686b      	ldr	r3, [r5, #4]
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	f000 8091 	beq.w	8005f2a <HAL_RCC_ClockConfig+0x174>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e08:	2b03      	cmp	r3, #3
 8005e0a:	f000 8096 	beq.w	8005f3a <HAL_RCC_ClockConfig+0x184>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f040 809b 	bne.w	8005f4a <HAL_RCC_ClockConfig+0x194>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005e14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e18:	6812      	ldr	r2, [r2, #0]
 8005e1a:	f012 0f02 	tst.w	r2, #2
 8005e1e:	f040 809a 	bne.w	8005f56 <HAL_RCC_ClockConfig+0x1a0>
        return HAL_ERROR;
 8005e22:	2001      	movs	r0, #1
 8005e24:	e0e6      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e2a:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8005e2e:	6813      	ldr	r3, [r2, #0]
 8005e30:	f023 0307 	bic.w	r3, r3, #7
 8005e34:	430b      	orrs	r3, r1
 8005e36:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005e38:	f7fc fa00 	bl	800223c <HAL_GetTick>
 8005e3c:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e3e:	f44f 4780 	mov.w	r7, #16384	; 0x4000
 8005e42:	f6c5 0700 	movt	r7, #22528	; 0x5800
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	f003 0307 	and.w	r3, r3, #7
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d0c2      	beq.n	8005dd6 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005e50:	f7fc f9f4 	bl	800223c <HAL_GetTick>
 8005e54:	1b80      	subs	r0, r0, r6
 8005e56:	2802      	cmp	r0, #2
 8005e58:	d9f5      	bls.n	8005e46 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8005e5a:	2003      	movs	r0, #3
 8005e5c:	e0ca      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005e5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e62:	6893      	ldr	r3, [r2, #8]
 8005e64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e68:	68a9      	ldr	r1, [r5, #8]
 8005e6a:	430b      	orrs	r3, r1
 8005e6c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005e6e:	f7fc f9e5 	bl	800223c <HAL_GetTick>
 8005e72:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005e74:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005e7e:	d1ae      	bne.n	8005dde <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e80:	f7fc f9dc 	bl	800223c <HAL_GetTick>
 8005e84:	1b80      	subs	r0, r0, r6
 8005e86:	2802      	cmp	r0, #2
 8005e88:	d9f6      	bls.n	8005e78 <HAL_RCC_ClockConfig+0xc2>
        return HAL_TIMEOUT;
 8005e8a:	2003      	movs	r0, #3
 8005e8c:	e0b2      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005e8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e92:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8005e96:	6969      	ldr	r1, [r5, #20]
 8005e98:	f023 030f 	bic.w	r3, r3, #15
 8005e9c:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8005ea0:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 8005ea4:	f7fc f9ca 	bl	800223c <HAL_GetTick>
 8005ea8:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005eaa:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005eae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005eb2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005eb6:	d196      	bne.n	8005de6 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005eb8:	f7fc f9c0 	bl	800223c <HAL_GetTick>
 8005ebc:	1b80      	subs	r0, r0, r6
 8005ebe:	2802      	cmp	r0, #2
 8005ec0:	d9f5      	bls.n	8005eae <HAL_RCC_ClockConfig+0xf8>
        return HAL_TIMEOUT;
 8005ec2:	2003      	movs	r0, #3
 8005ec4:	e096      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005ec6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005eca:	6893      	ldr	r3, [r2, #8]
 8005ecc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005ed0:	68e9      	ldr	r1, [r5, #12]
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005ed6:	f7fc f9b1 	bl	800223c <HAL_GetTick>
 8005eda:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005edc:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005ee6:	d182      	bne.n	8005dee <HAL_RCC_ClockConfig+0x38>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005ee8:	f7fc f9a8 	bl	800223c <HAL_GetTick>
 8005eec:	1b80      	subs	r0, r0, r6
 8005eee:	2802      	cmp	r0, #2
 8005ef0:	d9f6      	bls.n	8005ee0 <HAL_RCC_ClockConfig+0x12a>
        return HAL_TIMEOUT;
 8005ef2:	2003      	movs	r0, #3
 8005ef4:	e07e      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005ef6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005efa:	6893      	ldr	r3, [r2, #8]
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005efc:	6929      	ldr	r1, [r5, #16]
 8005efe:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005f02:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005f06:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005f08:	f7fc f998 	bl	800223c <HAL_GetTick>
 8005f0c:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005f0e:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8005f18:	f47f af6d 	bne.w	8005df6 <HAL_RCC_ClockConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005f1c:	f7fc f98e 	bl	800223c <HAL_GetTick>
 8005f20:	1b80      	subs	r0, r0, r6
 8005f22:	2802      	cmp	r0, #2
 8005f24:	d9f5      	bls.n	8005f12 <HAL_RCC_ClockConfig+0x15c>
        return HAL_TIMEOUT;
 8005f26:	2003      	movs	r0, #3
 8005f28:	e064      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005f2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f2e:	6812      	ldr	r2, [r2, #0]
 8005f30:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005f34:	d10f      	bne.n	8005f56 <HAL_RCC_ClockConfig+0x1a0>
        return HAL_ERROR;
 8005f36:	2001      	movs	r0, #1
 8005f38:	e05c      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005f3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f3e:	6812      	ldr	r2, [r2, #0]
 8005f40:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8005f44:	d107      	bne.n	8005f56 <HAL_RCC_ClockConfig+0x1a0>
        return HAL_ERROR;
 8005f46:	2001      	movs	r0, #1
 8005f48:	e054      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005f4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f4e:	6812      	ldr	r2, [r2, #0]
 8005f50:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005f54:	d052      	beq.n	8005ffc <HAL_RCC_ClockConfig+0x246>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005f56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f5a:	688a      	ldr	r2, [r1, #8]
 8005f5c:	f022 0203 	bic.w	r2, r2, #3
 8005f60:	4313      	orrs	r3, r2
 8005f62:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8005f64:	f7fc f96a 	bl	800223c <HAL_GetTick>
 8005f68:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f6a:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f6e:	f241 3888 	movw	r8, #5000	; 0x1388
 8005f72:	68bb      	ldr	r3, [r7, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f74:	686a      	ldr	r2, [r5, #4]
 8005f76:	f003 030c 	and.w	r3, r3, #12
 8005f7a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005f7e:	d006      	beq.n	8005f8e <HAL_RCC_ClockConfig+0x1d8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f80:	f7fc f95c 	bl	800223c <HAL_GetTick>
 8005f84:	1b80      	subs	r0, r0, r6
 8005f86:	4540      	cmp	r0, r8
 8005f88:	d9f3      	bls.n	8005f72 <HAL_RCC_ClockConfig+0x1bc>
        return HAL_TIMEOUT;
 8005f8a:	2003      	movs	r0, #3
 8005f8c:	e032      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f92:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	42a3      	cmp	r3, r4
 8005f9e:	d91b      	bls.n	8005fd8 <HAL_RCC_ClockConfig+0x222>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fa0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005fa4:	f6c5 0200 	movt	r2, #22528	; 0x5800
 8005fa8:	6813      	ldr	r3, [r2, #0]
 8005faa:	f023 0307 	bic.w	r3, r3, #7
 8005fae:	4323      	orrs	r3, r4
 8005fb0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005fb2:	f7fc f943 	bl	800223c <HAL_GetTick>
 8005fb6:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb8:	f44f 4680 	mov.w	r6, #16384	; 0x4000
 8005fbc:	f6c5 0600 	movt	r6, #22528	; 0x5800
 8005fc0:	6833      	ldr	r3, [r6, #0]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	42a3      	cmp	r3, r4
 8005fc8:	d006      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x222>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005fca:	f7fc f937 	bl	800223c <HAL_GetTick>
 8005fce:	1b40      	subs	r0, r0, r5
 8005fd0:	2802      	cmp	r0, #2
 8005fd2:	d9f5      	bls.n	8005fc0 <HAL_RCC_ClockConfig+0x20a>
        return HAL_TIMEOUT;
 8005fd4:	2003      	movs	r0, #3
 8005fd6:	e00d      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005fd8:	f7ff fba9 	bl	800572e <HAL_RCC_GetHCLKFreq>
 8005fdc:	f240 0304 	movw	r3, #4
 8005fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fe4:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8005fe6:	f240 030c 	movw	r3, #12
 8005fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fee:	6818      	ldr	r0, [r3, #0]
 8005ff0:	f7fc f922 	bl	8002238 <HAL_InitTick>
}
 8005ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8005ff8:	2001      	movs	r0, #1
}
 8005ffa:	4770      	bx	lr
        return HAL_ERROR;
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	e7f9      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x23e>

08006000 <HAL_RCC_GetPCLK1Freq>:
{
 8006000:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006002:	f7ff fb94 	bl	800572e <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800600a:	689a      	ldr	r2, [r3, #8]
 800600c:	f244 63b0 	movw	r3, #18096	; 0x46b0
 8006010:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006014:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8006018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800601c:	40d8      	lsrs	r0, r3
 800601e:	bd08      	pop	{r3, pc}

08006020 <HAL_RCC_GetPCLK2Freq>:
{
 8006020:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006022:	f7ff fb84 	bl	800572e <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	f244 63b0 	movw	r3, #18096	; 0x46b0
 8006030:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006034:	f3c2 22c2 	ubfx	r2, r2, #11, #3
 8006038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800603c:	40d8      	lsrs	r0, r3
 800603e:	bd08      	pop	{r3, pc}

08006040 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006042:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006044:	6803      	ldr	r3, [r0, #0]
 8006046:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800604a:	f040 80a5 	bne.w	8006198 <HAL_RCCEx_PeriphCLKConfig+0x158>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800604e:	2000      	movs	r0, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	f013 0f01 	tst.w	r3, #1
 8006056:	d00a      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006058:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800605a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800605e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006062:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8006066:	b292      	uxth	r2, r2
 8006068:	4313      	orrs	r3, r2
 800606a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	f013 0f02 	tst.w	r3, #2
 8006074:	d00a      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006076:	68a2      	ldr	r2, [r4, #8]
 8006078:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800607c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006080:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8006084:	b292      	uxth	r2, r2
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	f013 0f20 	tst.w	r3, #32
 8006092:	d009      	beq.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006094:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006098:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800609c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80060a0:	6921      	ldr	r1, [r4, #16]
 80060a2:	430b      	orrs	r3, r1
 80060a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80060ae:	d00c      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060b0:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80060b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060b6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80060ba:	0c2a      	lsrs	r2, r5, #16
 80060bc:	0412      	lsls	r2, r2, #16
 80060be:	ea23 0302 	bic.w	r3, r3, r2
 80060c2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80060c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80060ca:	6823      	ldr	r3, [r4, #0]
 80060cc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80060d0:	d00c      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80060d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80060d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060d8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80060dc:	0c2a      	lsrs	r2, r5, #16
 80060de:	0412      	lsls	r2, r2, #16
 80060e0:	ea23 0302 	bic.w	r3, r3, r2
 80060e4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80060e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80060f2:	d00c      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80060f4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80060f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060fa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80060fe:	0c2a      	lsrs	r2, r5, #16
 8006100:	0412      	lsls	r2, r2, #16
 8006102:	ea23 0302 	bic.w	r3, r3, r2
 8006106:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800610a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006114:	d154      	bne.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x180>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	f013 0f80 	tst.w	r3, #128	; 0x80
 800611c:	d161      	bne.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006124:	d16e      	bne.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006126:	6823      	ldr	r3, [r4, #0]
 8006128:	f013 0f10 	tst.w	r3, #16
 800612c:	d00d      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x10a>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800612e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006132:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800613a:	68e1      	ldr	r1, [r4, #12]
 800613c:	430b      	orrs	r3, r1
 800613e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006142:	68e3      	ldr	r3, [r4, #12]
 8006144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006148:	d06d      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800614a:	6823      	ldr	r3, [r4, #0]
 800614c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006150:	d00f      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x132>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006152:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006156:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800615a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800615e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006160:	430b      	orrs	r3, r1
 8006162:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006166:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006168:	b91b      	cbnz	r3, 8006172 <HAL_RCCEx_PeriphCLKConfig+0x132>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800616a:	68d3      	ldr	r3, [r2, #12]
 800616c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006170:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006178:	d00d      	beq.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x156>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800617a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800617e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006182:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006186:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006188:	430b      	orrs	r3, r1
 800618a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800618e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006194:	d04c      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 8006196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_PWR_EnableBkUpAccess();
 8006198:	f7ff f90b 	bl	80053b2 <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 800619c:	f7fc f84e 	bl	800223c <HAL_GetTick>
 80061a0:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80061a2:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80061a6:	f6c5 0600 	movt	r6, #22528	; 0x5800
 80061aa:	6833      	ldr	r3, [r6, #0]
 80061ac:	f413 7f80 	tst.w	r3, #256	; 0x100
 80061b0:	d14f      	bne.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x212>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061b2:	f7fc f843 	bl	800223c <HAL_GetTick>
 80061b6:	1b40      	subs	r0, r0, r5
 80061b8:	2802      	cmp	r0, #2
 80061ba:	d9f6      	bls.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x16a>
        ret = HAL_TIMEOUT;
 80061bc:	2003      	movs	r0, #3
 80061be:	e747      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x10>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061c0:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80061c2:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 80061c6:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 80061ca:	0919      	lsrs	r1, r3, #4
 80061cc:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80061d0:	ea22 0201 	bic.w	r2, r2, r1
 80061d4:	011b      	lsls	r3, r3, #4
 80061d6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80061da:	4313      	orrs	r3, r2
 80061dc:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 80061e0:	e799      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061e2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80061e4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 80061e8:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 80061ec:	0919      	lsrs	r1, r3, #4
 80061ee:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80061f2:	ea22 0201 	bic.w	r2, r2, r1
 80061f6:	011b      	lsls	r3, r3, #4
 80061f8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80061fc:	4313      	orrs	r3, r2
 80061fe:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 8006202:	e78c      	b.n	800611e <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006204:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006206:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 800620a:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 800620e:	0919      	lsrs	r1, r3, #4
 8006210:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8006214:	ea22 0201 	bic.w	r2, r2, r1
 8006218:	011b      	lsls	r3, r3, #4
 800621a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800621e:	4313      	orrs	r3, r2
 8006220:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 8006224:	e77f      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006226:	68d3      	ldr	r3, [r2, #12]
 8006228:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800622c:	60d3      	str	r3, [r2, #12]
 800622e:	e78c      	b.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x10a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006230:	68d3      	ldr	r3, [r2, #12]
 8006232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006236:	60d3      	str	r3, [r2, #12]
  return status;
 8006238:	e7ad      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x156>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800623a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800623e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006242:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006246:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006248:	430b      	orrs	r3, r1
 800624a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800624e:	2000      	movs	r0, #0
}
 8006250:	e6fe      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006252:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800625a:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800625e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006260:	429a      	cmp	r2, r3
 8006262:	d0ea      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006268:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800626c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006270:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006274:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006278:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800627c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006280:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006284:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8006288:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800628c:	f011 0f02 	tst.w	r1, #2
 8006290:	d0d3      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        tickstart = HAL_GetTick();
 8006292:	f7fb ffd3 	bl	800223c <HAL_GetTick>
 8006296:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006298:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800629c:	f241 3788 	movw	r7, #5000	; 0x1388
 80062a0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80062a4:	f013 0f02 	tst.w	r3, #2
 80062a8:	d1c7      	bne.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80062aa:	f7fb ffc7 	bl	800223c <HAL_GetTick>
 80062ae:	1b40      	subs	r0, r0, r5
 80062b0:	42b8      	cmp	r0, r7
 80062b2:	d9f5      	bls.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x260>
            ret = HAL_TIMEOUT;
 80062b4:	2003      	movs	r0, #3
 80062b6:	e6cb      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x10>

080062b8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80062b8:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062ba:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 80062be:	2a01      	cmp	r2, #1
 80062c0:	d042      	beq.n	8006348 <HAL_RTC_DeactivateAlarm+0x90>
 80062c2:	2201      	movs	r2, #1
 80062c4:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062c8:	2202      	movs	r2, #2
 80062ca:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062ce:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80062d2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80062d6:	20ca      	movs	r0, #202	; 0xca
 80062d8:	6250      	str	r0, [r2, #36]	; 0x24
 80062da:	2053      	movs	r0, #83	; 0x53
 80062dc:	6250      	str	r0, [r2, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80062de:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80062e2:	d01e      	beq.n	8006322 <HAL_RTC_DeactivateAlarm+0x6a>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80062e4:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80062e8:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80062ec:	6991      	ldr	r1, [r2, #24]
 80062ee:	f421 5108 	bic.w	r1, r1, #8704	; 0x2200
 80062f2:	6191      	str	r1, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80062f4:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80062f6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80062fa:	64d1      	str	r1, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80062fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80062fe:	f021 0102 	bic.w	r1, r1, #2
 8006302:	6319      	str	r1, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006304:	2102      	movs	r1, #2
 8006306:	65d1      	str	r1, [r2, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006308:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800630c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8006310:	21ff      	movs	r1, #255	; 0xff
 8006312:	6251      	str	r1, [r2, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006314:	2201      	movs	r2, #1
 8006316:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800631a:	2000      	movs	r0, #0
 800631c:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c

  return HAL_OK;
 8006320:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006322:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8006326:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800632a:	6991      	ldr	r1, [r2, #24]
 800632c:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8006330:	6191      	str	r1, [r2, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8006332:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006334:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006338:	6451      	str	r1, [r2, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800633a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800633c:	f021 0101 	bic.w	r1, r1, #1
 8006340:	6319      	str	r1, [r3, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006342:	2101      	movs	r1, #1
 8006344:	65d1      	str	r1, [r2, #92]	; 0x5c
 8006346:	e7df      	b.n	8006308 <HAL_RTC_DeactivateAlarm+0x50>
  __HAL_LOCK(hrtc);
 8006348:	2002      	movs	r0, #2
}
 800634a:	4770      	bx	lr

0800634c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800634c:	b538      	push	{r3, r4, r5, lr}
 800634e:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006350:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006354:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006358:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 800635a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800635c:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800635e:	f015 0f01 	tst.w	r5, #1
 8006362:	d106      	bne.n	8006372 <HAL_RTC_AlarmIRQHandler+0x26>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006364:	f015 0f02 	tst.w	r5, #2
 8006368:	d10c      	bne.n	8006384 <HAL_RTC_AlarmIRQHandler+0x38>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800636a:	2301      	movs	r3, #1
 800636c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8006370:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006372:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006376:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800637a:	2201      	movs	r2, #1
 800637c:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 800637e:	f7fc f991 	bl	80026a4 <HAL_RTC_AlarmAEventCallback>
 8006382:	e7ef      	b.n	8006364 <HAL_RTC_AlarmIRQHandler+0x18>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006384:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006388:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800638c:	2202      	movs	r2, #2
 800638e:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fa43 	bl	800681c <HAL_RTCEx_AlarmBEventCallback>
 8006396:	e7e8      	b.n	800636a <HAL_RTC_AlarmIRQHandler+0x1e>

08006398 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006398:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800639a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800639e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80063a2:	68da      	ldr	r2, [r3, #12]
 80063a4:	f022 0220 	bic.w	r2, r2, #32
 80063a8:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80063aa:	f7fb ff47 	bl	800223c <HAL_GetTick>
 80063ae:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80063b0:	f44f 5520 	mov.w	r5, #10240	; 0x2800
 80063b4:	f2c4 0500 	movt	r5, #16384	; 0x4000
 80063b8:	68eb      	ldr	r3, [r5, #12]
 80063ba:	f013 0f20 	tst.w	r3, #32
 80063be:	d107      	bne.n	80063d0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80063c0:	f7fb ff3c 	bl	800223c <HAL_GetTick>
 80063c4:	1b00      	subs	r0, r0, r4
 80063c6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80063ca:	d9f5      	bls.n	80063b8 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
 80063cc:	2003      	movs	r0, #3
 80063ce:	e000      	b.n	80063d2 <HAL_RTC_WaitForSynchro+0x3a>
    }
  }

  return HAL_OK;
 80063d0:	2000      	movs	r0, #0
}
 80063d2:	bd38      	pop	{r3, r4, r5, pc}

080063d4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80063d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80063d8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80063dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80063e6:	d003      	beq.n	80063f0 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80063e8:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 80063ea:	4620      	mov	r0, r4
 80063ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f0:	4607      	mov	r7, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80063f2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80063f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80063fa:	68da      	ldr	r2, [r3, #12]
 80063fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006400:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8006402:	f7fb ff1b 	bl	800223c <HAL_GetTick>
 8006406:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 8006408:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800640a:	f44f 5520 	mov.w	r5, #10240	; 0x2800
 800640e:	f2c4 0500 	movt	r5, #16384	; 0x4000
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006412:	f04f 0803 	mov.w	r8, #3
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006416:	e008      	b.n	800642a <RTC_EnterInitMode+0x56>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006418:	f7fb ff10 	bl	800223c <HAL_GetTick>
 800641c:	1b83      	subs	r3, r0, r6
 800641e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006422:	bf84      	itt	hi
 8006424:	f887 802d 	strbhi.w	r8, [r7, #45]	; 0x2d
        status = HAL_TIMEOUT;
 8006428:	4644      	movhi	r4, r8
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800642a:	68eb      	ldr	r3, [r5, #12]
 800642c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006430:	d1db      	bne.n	80063ea <RTC_EnterInitMode+0x16>
 8006432:	2c03      	cmp	r4, #3
 8006434:	d1f0      	bne.n	8006418 <RTC_EnterInitMode+0x44>
 8006436:	e7d8      	b.n	80063ea <RTC_EnterInitMode+0x16>

08006438 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006438:	b510      	push	{r4, lr}
 800643a:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800643c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006440:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006444:	68da      	ldr	r2, [r3, #12]
 8006446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800644a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	f013 0f20 	tst.w	r3, #32
 8006452:	d106      	bne.n	8006462 <RTC_ExitInitMode+0x2a>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006454:	f7ff ffa0 	bl	8006398 <HAL_RTC_WaitForSynchro>
 8006458:	b1c8      	cbz	r0, 800648e <RTC_ExitInitMode+0x56>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800645a:	2003      	movs	r0, #3
 800645c:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006460:	e015      	b.n	800648e <RTC_ExitInitMode+0x56>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006462:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006466:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800646a:	699a      	ldr	r2, [r3, #24]
 800646c:	f022 0220 	bic.w	r2, r2, #32
 8006470:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006472:	f7ff ff91 	bl	8006398 <HAL_RTC_WaitForSynchro>
 8006476:	b110      	cbz	r0, 800647e <RTC_ExitInitMode+0x46>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006478:	2003      	movs	r0, #3
 800647a:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800647e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006482:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006486:	699a      	ldr	r2, [r3, #24]
 8006488:	f042 0220 	orr.w	r2, r2, #32
 800648c:	619a      	str	r2, [r3, #24]
  }

  return status;
}
 800648e:	bd10      	pop	{r4, pc}

08006490 <HAL_RTC_Init>:
  if (hrtc != NULL)
 8006490:	2800      	cmp	r0, #0
 8006492:	d061      	beq.n	8006558 <HAL_RTC_Init+0xc8>
{
 8006494:	b510      	push	{r4, lr}
 8006496:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006498:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800649c:	b17b      	cbz	r3, 80064be <HAL_RTC_Init+0x2e>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800649e:	2302      	movs	r3, #2
 80064a0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80064a4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80064a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f013 0f10 	tst.w	r3, #16
 80064b2:	d009      	beq.n	80064c8 <HAL_RTC_Init+0x38>
      hrtc->State = HAL_RTC_STATE_READY;
 80064b4:	2301      	movs	r3, #1
 80064b6:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80064ba:	2000      	movs	r0, #0
}
 80064bc:	bd10      	pop	{r4, pc}
      hrtc->Lock = HAL_UNLOCKED;
 80064be:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 80064c2:	f7fb fc50 	bl	8001d66 <HAL_RTC_MspInit>
 80064c6:	e7ea      	b.n	800649e <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064c8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80064cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064d0:	22ca      	movs	r2, #202	; 0xca
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24
 80064d4:	2253      	movs	r2, #83	; 0x53
 80064d6:	625a      	str	r2, [r3, #36]	; 0x24
      status = RTC_EnterInitMode(hrtc);
 80064d8:	4620      	mov	r0, r4
 80064da:	f7ff ff7b 	bl	80063d4 <RTC_EnterInitMode>
      if (status == HAL_OK)
 80064de:	b130      	cbz	r0, 80064ee <HAL_RTC_Init+0x5e>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064e0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80064e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064e8:	22ff      	movs	r2, #255	; 0xff
 80064ea:	625a      	str	r2, [r3, #36]	; 0x24
  return status;
 80064ec:	e7e6      	b.n	80064bc <HAL_RTC_Init+0x2c>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80064ee:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80064f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064f6:	699a      	ldr	r2, [r3, #24]
 80064f8:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 80064fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006500:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006502:	6999      	ldr	r1, [r3, #24]
 8006504:	6862      	ldr	r2, [r4, #4]
 8006506:	6920      	ldr	r0, [r4, #16]
 8006508:	4302      	orrs	r2, r0
 800650a:	430a      	orrs	r2, r1
 800650c:	69a1      	ldr	r1, [r4, #24]
 800650e:	430a      	orrs	r2, r1
 8006510:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006512:	68a1      	ldr	r1, [r4, #8]
 8006514:	68e2      	ldr	r2, [r4, #12]
 8006516:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800651a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800651c:	68d9      	ldr	r1, [r3, #12]
 800651e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006520:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006522:	4302      	orrs	r2, r0
 8006524:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
 8006528:	430a      	orrs	r2, r1
 800652a:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 800652c:	4620      	mov	r0, r4
 800652e:	f7ff ff83 	bl	8006438 <RTC_ExitInitMode>
        if (status == HAL_OK)
 8006532:	2800      	cmp	r0, #0
 8006534:	d1d4      	bne.n	80064e0 <HAL_RTC_Init+0x50>
          MODIFY_REG(RTC->CR, \
 8006536:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800653a:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800653e:	6991      	ldr	r1, [r2, #24]
 8006540:	6a23      	ldr	r3, [r4, #32]
 8006542:	69e0      	ldr	r0, [r4, #28]
 8006544:	4303      	orrs	r3, r0
 8006546:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 800654a:	430b      	orrs	r3, r1
 800654c:	6961      	ldr	r1, [r4, #20]
 800654e:	430b      	orrs	r3, r1
 8006550:	6193      	str	r3, [r2, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006552:	23ff      	movs	r3, #255	; 0xff
 8006554:	6253      	str	r3, [r2, #36]	; 0x24
    if (status == HAL_OK)
 8006556:	e7ad      	b.n	80064b4 <HAL_RTC_Init+0x24>
  HAL_StatusTypeDef status = HAL_ERROR;
 8006558:	2001      	movs	r0, #1
}
 800655a:	4770      	bx	lr

0800655c <RTC_ByteToBcd2>:
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 800655c:	2809      	cmp	r0, #9
 800655e:	d909      	bls.n	8006574 <RTC_ByteToBcd2+0x18>
  uint32_t bcdhigh = 0U;
 8006560:	2300      	movs	r3, #0
  {
    bcdhigh++;
 8006562:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8006564:	380a      	subs	r0, #10
 8006566:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 8006568:	2809      	cmp	r0, #9
 800656a:	d8fa      	bhi.n	8006562 <RTC_ByteToBcd2+0x6>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800656c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8006570:	b2c0      	uxtb	r0, r0
 8006572:	4770      	bx	lr
  uint32_t bcdhigh = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	e7f9      	b.n	800656c <RTC_ByteToBcd2+0x10>

08006578 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8006578:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800657c:	2b01      	cmp	r3, #1
 800657e:	f000 80b0 	beq.w	80066e2 <HAL_RTC_SetAlarm_IT+0x16a>
{
 8006582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006586:	4605      	mov	r5, r0
 8006588:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 800658a:	2301      	movs	r3, #1
 800658c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006590:	2302      	movs	r3, #2
 8006592:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006596:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800659a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 80065a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065a8:	f000 80b9 	beq.w	800671e <HAL_RTC_SetAlarm_IT+0x1a6>
    if (Format == RTC_FORMAT_BIN)
 80065ac:	2a00      	cmp	r2, #0
 80065ae:	d166      	bne.n	800667e <HAL_RTC_SetAlarm_IT+0x106>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80065b0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80065b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	f013 0f40 	tst.w	r3, #64	; 0x40
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80065be:	bf04      	itt	eq
 80065c0:	2300      	moveq	r3, #0
 80065c2:	70cb      	strbeq	r3, [r1, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065c4:	7808      	ldrb	r0, [r1, #0]
 80065c6:	f7ff ffc9 	bl	800655c <RTC_ByteToBcd2>
 80065ca:	4607      	mov	r7, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80065cc:	7860      	ldrb	r0, [r4, #1]
 80065ce:	f7ff ffc5 	bl	800655c <RTC_ByteToBcd2>
 80065d2:	4606      	mov	r6, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80065d4:	78a0      	ldrb	r0, [r4, #2]
 80065d6:	f7ff ffc1 	bl	800655c <RTC_ByteToBcd2>
 80065da:	4680      	mov	r8, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80065dc:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 80065e0:	f7ff ffbc 	bl	800655c <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065e4:	6963      	ldr	r3, [r4, #20]
 80065e6:	6a22      	ldr	r2, [r4, #32]
 80065e8:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80065ea:	78e2      	ldrb	r2, [r4, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065ec:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 80065f0:	ea43 0308 	orr.w	r3, r3, r8
 80065f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80065f8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80065fc:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006600:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006604:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006608:	22ca      	movs	r2, #202	; 0xca
 800660a:	625a      	str	r2, [r3, #36]	; 0x24
 800660c:	2253      	movs	r2, #83	; 0x53
 800660e:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006610:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006616:	d066      	beq.n	80066e6 <HAL_RTC_SetAlarm_IT+0x16e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006618:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800661c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006620:	699a      	ldr	r2, [r3, #24]
 8006622:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8006626:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006628:	2202      	movs	r2, #2
 800662a:	65da      	str	r2, [r3, #92]	; 0x5c
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800662c:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800662e:	69a2      	ldr	r2, [r4, #24]
 8006630:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006632:	6862      	ldr	r2, [r4, #4]
 8006634:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006638:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800663c:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800663e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8006640:	f042 0202 	orr.w	r2, r2, #2
 8006644:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006646:	699a      	ldr	r2, [r3, #24]
 8006648:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 800664c:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800664e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006652:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006656:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800665a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800665e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006662:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006666:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800666a:	22ff      	movs	r2, #255	; 0xff
 800666c:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800666e:	2301      	movs	r3, #1
 8006670:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 8006674:	2000      	movs	r0, #0
 8006676:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 800667a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800667e:	6948      	ldr	r0, [r1, #20]
 8006680:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 8006684:	d00c      	beq.n	80066a0 <HAL_RTC_SetAlarm_IT+0x128>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006686:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800668a:	d009      	beq.n	80066a0 <HAL_RTC_SetAlarm_IT+0x128>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800668c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8006690:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8006694:	6992      	ldr	r2, [r2, #24]
 8006696:	f012 0f40 	tst.w	r2, #64	; 0x40
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800669a:	bf04      	itt	eq
 800669c:	2200      	moveq	r2, #0
 800669e:	70ca      	strbeq	r2, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80066a0:	6a22      	ldr	r2, [r4, #32]
 80066a2:	4310      	orrs	r0, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80066a4:	78a3      	ldrb	r3, [r4, #2]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80066a6:	4318      	orrs	r0, r3
 80066a8:	7823      	ldrb	r3, [r4, #0]
 80066aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80066ae:	7863      	ldrb	r3, [r4, #1]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80066b0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80066b4:	78e3      	ldrb	r3, [r4, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80066b6:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80066ba:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80066be:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80066c2:	e79d      	b.n	8006600 <HAL_RTC_SetAlarm_IT+0x88>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80066c4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80066c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80066cc:	699a      	ldr	r2, [r3, #24]
 80066ce:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80066d2:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80066d4:	2201      	movs	r2, #1
 80066d6:	65da      	str	r2, [r3, #92]	; 0x5c
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80066d8:	69a2      	ldr	r2, [r4, #24]
 80066da:	69e1      	ldr	r1, [r4, #28]
 80066dc:	430a      	orrs	r2, r1
 80066de:	645a      	str	r2, [r3, #68]	; 0x44
 80066e0:	e00e      	b.n	8006700 <HAL_RTC_SetAlarm_IT+0x188>
  __HAL_LOCK(hrtc);
 80066e2:	2002      	movs	r0, #2
}
 80066e4:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80066e6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80066ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80066ee:	699a      	ldr	r2, [r3, #24]
 80066f0:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80066f4:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80066f6:	2201      	movs	r2, #1
 80066f8:	65da      	str	r2, [r3, #92]	; 0x5c
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80066fa:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80066fc:	69a2      	ldr	r2, [r4, #24]
 80066fe:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006700:	6862      	ldr	r2, [r4, #4]
 8006702:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006706:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800670a:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800670c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800670e:	f042 0201 	orr.w	r2, r2, #1
 8006712:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006714:	699a      	ldr	r2, [r3, #24]
 8006716:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 800671a:	619a      	str	r2, [r3, #24]
 800671c:	e797      	b.n	800664e <HAL_RTC_SetAlarm_IT+0xd6>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800671e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8006722:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006726:	22ca      	movs	r2, #202	; 0xca
 8006728:	625a      	str	r2, [r3, #36]	; 0x24
 800672a:	2253      	movs	r2, #83	; 0x53
 800672c:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 800672e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8006730:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006734:	d0c6      	beq.n	80066c4 <HAL_RTC_SetAlarm_IT+0x14c>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006736:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800673a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800673e:	699a      	ldr	r2, [r3, #24]
 8006740:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8006744:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006746:	2202      	movs	r2, #2
 8006748:	65da      	str	r2, [r3, #92]	; 0x5c
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800674a:	69a2      	ldr	r2, [r4, #24]
 800674c:	69e1      	ldr	r1, [r4, #28]
 800674e:	430a      	orrs	r2, r1
 8006750:	64da      	str	r2, [r3, #76]	; 0x4c
 8006752:	e76e      	b.n	8006632 <HAL_RTC_SetAlarm_IT+0xba>

08006754 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006754:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006758:	2b01      	cmp	r3, #1
 800675a:	d01a      	beq.n	8006792 <HAL_RTCEx_EnableBypassShadow+0x3e>
 800675c:	2101      	movs	r1, #1
 800675e:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006762:	2302      	movs	r3, #2
 8006764:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006768:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800676c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006770:	22ca      	movs	r2, #202	; 0xca
 8006772:	625a      	str	r2, [r3, #36]	; 0x24
 8006774:	2253      	movs	r2, #83	; 0x53
 8006776:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006778:	699a      	ldr	r2, [r3, #24]
 800677a:	f042 0220 	orr.w	r2, r2, #32
 800677e:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006780:	22ff      	movs	r2, #255	; 0xff
 8006782:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006784:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006788:	2300      	movs	r3, #0
 800678a:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 800678e:	4618      	mov	r0, r3
 8006790:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8006792:	2002      	movs	r0, #2
}
 8006794:	4770      	bx	lr

08006796 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006796:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800679a:	2b01      	cmp	r3, #1
 800679c:	d025      	beq.n	80067ea <HAL_RTCEx_SetSSRU_IT+0x54>
 800679e:	f04f 0c01 	mov.w	ip, #1
 80067a2:	f880 c02c 	strb.w	ip, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067a6:	2302      	movs	r3, #2
 80067a8:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067ac:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80067b0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80067b4:	22ca      	movs	r2, #202	; 0xca
 80067b6:	625a      	str	r2, [r3, #36]	; 0x24
 80067b8:	2253      	movs	r2, #83	; 0x53
 80067ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80067bc:	699a      	ldr	r2, [r3, #24]
 80067be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067c2:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80067c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067c8:	f6c5 0200 	movt	r2, #22528	; 0x5800
 80067cc:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
 80067d0:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80067d4:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067d8:	22ff      	movs	r2, #255	; 0xff
 80067da:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80067dc:	f880 c02d 	strb.w	ip, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80067e0:	2300      	movs	r3, #0
 80067e2:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 80067e6:	4618      	mov	r0, r3
 80067e8:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80067ea:	2002      	movs	r0, #2
}
 80067ec:	4770      	bx	lr

080067ee <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80067ee:	b510      	push	{r4, lr}
 80067f0:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80067f2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80067f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80067fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067fc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006800:	d103      	bne.n	800680a <HAL_RTCEx_SSRUIRQHandler+0x1c>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006802:	2301      	movs	r3, #1
 8006804:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8006808:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 800680a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800680e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006812:	2240      	movs	r2, #64	; 0x40
 8006814:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006816:	f7fb ff49 	bl	80026ac <HAL_RTCEx_SSRUEventCallback>
 800681a:	e7f2      	b.n	8006802 <HAL_RTCEx_SSRUIRQHandler+0x14>

0800681c <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800681c:	4770      	bx	lr

0800681e <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 800681e:	0089      	lsls	r1, r1, #2
 8006820:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006824:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006828:	600a      	str	r2, [r1, #0]
}
 800682a:	4770      	bx	lr

0800682c <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 800682c:	0089      	lsls	r1, r1, #2
 800682e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006832:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006836:	6808      	ldr	r0, [r1, #0]
}
 8006838:	4770      	bx	lr

0800683a <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800683a:	2800      	cmp	r0, #0
 800683c:	f000 808c 	beq.w	8006958 <HAL_SPI_Init+0x11e>
{
 8006840:	b510      	push	{r4, lr}
 8006842:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006844:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006846:	b933      	cbnz	r3, 8006856 <HAL_SPI_Init+0x1c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006848:	6843      	ldr	r3, [r0, #4]
 800684a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800684e:	d005      	beq.n	800685c <HAL_SPI_Init+0x22>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006850:	2300      	movs	r3, #0
 8006852:	61c3      	str	r3, [r0, #28]
 8006854:	e002      	b.n	800685c <HAL_SPI_Init+0x22>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006856:	2300      	movs	r3, #0
 8006858:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800685a:	6143      	str	r3, [r0, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800685c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8006860:	2b00      	cmp	r3, #0
 8006862:	d05b      	beq.n	800691c <HAL_SPI_Init+0xe2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006864:	2302      	movs	r3, #2
 8006866:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800686a:	6822      	ldr	r2, [r4, #0]
 800686c:	6813      	ldr	r3, [r2, #0]
 800686e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006872:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006874:	68e3      	ldr	r3, [r4, #12]
 8006876:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800687a:	bf8c      	ite	hi
 800687c:	2100      	movhi	r1, #0
 800687e:	2101      	movls	r1, #1
 8006880:	0309      	lsls	r1, r1, #12
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006882:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006886:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800688a:	bf1c      	itt	ne
 800688c:	2300      	movne	r3, #0
 800688e:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006890:	6822      	ldr	r2, [r4, #0]
 8006892:	6863      	ldr	r3, [r4, #4]
 8006894:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8006898:	68a0      	ldr	r0, [r4, #8]
 800689a:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 800689e:	4303      	orrs	r3, r0
 80068a0:	6920      	ldr	r0, [r4, #16]
 80068a2:	f000 0002 	and.w	r0, r0, #2
 80068a6:	4303      	orrs	r3, r0
 80068a8:	6960      	ldr	r0, [r4, #20]
 80068aa:	f000 0001 	and.w	r0, r0, #1
 80068ae:	4303      	orrs	r3, r0
 80068b0:	69a0      	ldr	r0, [r4, #24]
 80068b2:	f400 7000 	and.w	r0, r0, #512	; 0x200
 80068b6:	4303      	orrs	r3, r0
 80068b8:	69e0      	ldr	r0, [r4, #28]
 80068ba:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80068be:	4303      	orrs	r3, r0
 80068c0:	6a20      	ldr	r0, [r4, #32]
 80068c2:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80068c6:	4303      	orrs	r3, r0
 80068c8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80068ca:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80068ce:	4303      	orrs	r3, r0
 80068d0:	6013      	str	r3, [r2, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068d8:	d026      	beq.n	8006928 <HAL_SPI_Init+0xee>
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068da:	6822      	ldr	r2, [r4, #0]
 80068dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068de:	f003 0310 	and.w	r3, r3, #16
 80068e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80068e4:	f000 0008 	and.w	r0, r0, #8
 80068e8:	4303      	orrs	r3, r0
 80068ea:	68e0      	ldr	r0, [r4, #12]
 80068ec:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
 80068f0:	4303      	orrs	r3, r0
 80068f2:	8b60      	ldrh	r0, [r4, #26]
 80068f4:	f000 0004 	and.w	r0, r0, #4
 80068f8:	4303      	orrs	r3, r0
 80068fa:	430b      	orrs	r3, r1
 80068fc:	6053      	str	r3, [r2, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006904:	d024      	beq.n	8006950 <HAL_SPI_Init+0x116>
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006906:	6822      	ldr	r2, [r4, #0]
 8006908:	69d3      	ldr	r3, [r2, #28]
 800690a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800690e:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006910:	2000      	movs	r0, #0
 8006912:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006914:	2301      	movs	r3, #1
 8006916:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 800691a:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800691c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8006920:	4620      	mov	r0, r4
 8006922:	f7fb fa88 	bl	8001e36 <HAL_SPI_MspInit>
 8006926:	e79d      	b.n	8006864 <HAL_SPI_Init+0x2a>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8006928:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800692a:	b973      	cbnz	r3, 800694a <HAL_SPI_Init+0x110>
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800692c:	68e3      	ldr	r3, [r4, #12]
 800692e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006932:	d907      	bls.n	8006944 <HAL_SPI_Init+0x10a>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8006934:	2302      	movs	r3, #2
 8006936:	6323      	str	r3, [r4, #48]	; 0x30
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	6813      	ldr	r3, [r2, #0]
 800693c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	e7ca      	b.n	80068da <HAL_SPI_Init+0xa0>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006944:	2301      	movs	r3, #1
 8006946:	6323      	str	r3, [r4, #48]	; 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8006948:	e7c7      	b.n	80068da <HAL_SPI_Init+0xa0>
 800694a:	2b02      	cmp	r3, #2
 800694c:	d1c5      	bne.n	80068da <HAL_SPI_Init+0xa0>
 800694e:	e7f3      	b.n	8006938 <HAL_SPI_Init+0xfe>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8006954:	611a      	str	r2, [r3, #16]
 8006956:	e7d6      	b.n	8006906 <HAL_SPI_Init+0xcc>
    return HAL_ERROR;
 8006958:	2001      	movs	r0, #1
}
 800695a:	4770      	bx	lr

0800695c <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800695c:	2300      	movs	r3, #0
 800695e:	f6c5 0301 	movt	r3, #22529	; 0x5801
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006968:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800696a:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 800696e:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006970:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006974:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800697c:	601a      	str	r2, [r3, #0]
}
 800697e:	4770      	bx	lr

08006980 <HAL_SUBGHZ_Init>:
  if (hsubghz == NULL)
 8006980:	b370      	cbz	r0, 80069e0 <HAL_SUBGHZ_Init+0x60>
{
 8006982:	b510      	push	{r4, lr}
 8006984:	b082      	sub	sp, #8
 8006986:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 8006988:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 800698a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800698e:	b34b      	cbz	r3, 80069e4 <HAL_SUBGHZ_Init+0x64>
 8006990:	2a03      	cmp	r2, #3
 8006992:	d06b      	beq.n	8006a6c <HAL_SUBGHZ_Init+0xec>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006994:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006998:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800699c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069a0:	619a      	str	r2, [r3, #24]
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80069a2:	6820      	ldr	r0, [r4, #0]
 80069a4:	f7ff ffda 	bl	800695c <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80069a8:	2301      	movs	r3, #1
 80069aa:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80069ac:	2000      	movs	r0, #0
 80069ae:	60a0      	str	r0, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80069b0:	2301      	movs	r3, #1
 80069b2:	71a3      	strb	r3, [r4, #6]
}
 80069b4:	b002      	add	sp, #8
 80069b6:	bd10      	pop	{r4, pc}
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80069b8:	2001      	movs	r0, #1
 80069ba:	60a0      	str	r0, [r4, #8]
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80069bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069c0:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80069c4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80069c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80069d0:	689a      	ldr	r2, [r3, #8]
 80069d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069d6:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80069d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069dc:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 80069de:	e7e7      	b.n	80069b0 <HAL_SUBGHZ_Init+0x30>
    return status;
 80069e0:	2001      	movs	r0, #1
}
 80069e2:	4770      	bx	lr
    hsubghz->Lock = HAL_UNLOCKED;
 80069e4:	2300      	movs	r3, #0
 80069e6:	7143      	strb	r3, [r0, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 80069e8:	f7fb fb2a 	bl	8002040 <HAL_SUBGHZ_MspInit>
  SET_BIT(EXTI->IMR2, ExtiLine);
 80069ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80069f0:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80069f4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80069f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006a00:	2302      	movs	r3, #2
 8006a02:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006a04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a08:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8006a0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006a14:	f240 0304 	movw	r3, #4
 8006a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006a22:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006a26:	2264      	movs	r2, #100	; 0x64
 8006a28:	fb02 f303 	mul.w	r3, r2, r3
 8006a2c:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006a2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
      if (count == 0U)
 8006a32:	9b01      	ldr	r3, [sp, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d0bf      	beq.n	80069b8 <HAL_SUBGHZ_Init+0x38>
      count--;
 8006a38:	9b01      	ldr	r3, [sp, #4]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8006a42:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006a46:	d1f4      	bne.n	8006a32 <HAL_SUBGHZ_Init+0xb2>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a4c:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006a50:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006a54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006a5c:	689a      	ldr	r2, [r3, #8]
 8006a5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a62:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a68:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 8006a6a:	e79a      	b.n	80069a2 <HAL_SUBGHZ_Init+0x22>
    hsubghz->Lock = HAL_UNLOCKED;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	7143      	strb	r3, [r0, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 8006a70:	f7fb fae6 	bl	8002040 <HAL_SUBGHZ_MspInit>
 8006a74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a78:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006a7c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006a80:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8006a88:	e784      	b.n	8006994 <HAL_SUBGHZ_Init+0x14>

08006a8a <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	4684      	mov	ip, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006a8e:	f240 0304 	movw	r3, #4
 8006a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006a9c:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006aa0:	2264      	movs	r2, #100	; 0x64
 8006aa2:	fb02 f303 	mul.w	r3, r2, r3
 8006aa6:	9301      	str	r3, [sp, #4]
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f6c5 0201 	movt	r2, #22529	; 0x5801
    if (count == 0U)
 8006aae:	9b01      	ldr	r3, [sp, #4]
 8006ab0:	b143      	cbz	r3, 8006ac4 <SUBGHZSPI_Transmit+0x3a>
    count--;
 8006ab2:	9b01      	ldr	r3, [sp, #4]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006ab8:	6893      	ldr	r3, [r2, #8]
 8006aba:	f013 0f02 	tst.w	r3, #2
 8006abe:	d0f6      	beq.n	8006aae <SUBGHZSPI_Transmit+0x24>
  HAL_StatusTypeDef status = HAL_OK;
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	e002      	b.n	8006aca <SUBGHZSPI_Transmit+0x40>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006ac4:	2001      	movs	r0, #1
 8006ac6:	f8cc 0008 	str.w	r0, [ip, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8006aca:	2300      	movs	r3, #0
 8006acc:	f6c5 0301 	movt	r3, #22529	; 0x5801
 8006ad0:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006ad2:	f240 0304 	movw	r3, #4
 8006ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006ae0:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006ae4:	2264      	movs	r2, #100	; 0x64
 8006ae6:	fb02 f303 	mul.w	r3, r2, r3
 8006aea:	9301      	str	r3, [sp, #4]
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006aec:	2200      	movs	r2, #0
 8006aee:	f6c5 0201 	movt	r2, #22529	; 0x5801
    if (count == 0U)
 8006af2:	9b01      	ldr	r3, [sp, #4]
 8006af4:	b13b      	cbz	r3, 8006b06 <SUBGHZSPI_Transmit+0x7c>
    count--;
 8006af6:	9b01      	ldr	r3, [sp, #4]
 8006af8:	3b01      	subs	r3, #1
 8006afa:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006afc:	6893      	ldr	r3, [r2, #8]
 8006afe:	f013 0f01 	tst.w	r3, #1
 8006b02:	d0f6      	beq.n	8006af2 <SUBGHZSPI_Transmit+0x68>
 8006b04:	e002      	b.n	8006b0c <SUBGHZSPI_Transmit+0x82>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006b06:	2001      	movs	r0, #1
 8006b08:	f8cc 0008 	str.w	r0, [ip, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f6c5 0301 	movt	r3, #22529	; 0x5801
 8006b12:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8006b14:	b002      	add	sp, #8
 8006b16:	4770      	bx	lr

08006b18 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006b18:	b082      	sub	sp, #8
 8006b1a:	4684      	mov	ip, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006b1c:	f240 0304 	movw	r3, #4
 8006b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b2a:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006b2e:	2264      	movs	r2, #100	; 0x64
 8006b30:	fb02 f303 	mul.w	r3, r2, r3
 8006b34:	9301      	str	r3, [sp, #4]
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006b36:	2200      	movs	r2, #0
 8006b38:	f6c5 0201 	movt	r2, #22529	; 0x5801
    if (count == 0U)
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	b143      	cbz	r3, 8006b52 <SUBGHZSPI_Receive+0x3a>
    count--;
 8006b40:	9b01      	ldr	r3, [sp, #4]
 8006b42:	3b01      	subs	r3, #1
 8006b44:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006b46:	6893      	ldr	r3, [r2, #8]
 8006b48:	f013 0f02 	tst.w	r3, #2
 8006b4c:	d0f6      	beq.n	8006b3c <SUBGHZSPI_Receive+0x24>
  HAL_StatusTypeDef status = HAL_OK;
 8006b4e:	2000      	movs	r0, #0
 8006b50:	e002      	b.n	8006b58 <SUBGHZSPI_Receive+0x40>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006b52:	2001      	movs	r0, #1
 8006b54:	f8cc 0008 	str.w	r0, [ip, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	f6c5 0301 	movt	r3, #22529	; 0x5801
 8006b5e:	22ff      	movs	r2, #255	; 0xff
 8006b60:	731a      	strb	r2, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006b62:	f240 0304 	movw	r3, #4
 8006b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b70:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006b74:	2264      	movs	r2, #100	; 0x64
 8006b76:	fb02 f303 	mul.w	r3, r2, r3
 8006b7a:	9301      	str	r3, [sp, #4]
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f6c5 0201 	movt	r2, #22529	; 0x5801
    if (count == 0U)
 8006b82:	9b01      	ldr	r3, [sp, #4]
 8006b84:	b13b      	cbz	r3, 8006b96 <SUBGHZSPI_Receive+0x7e>
    count--;
 8006b86:	9b01      	ldr	r3, [sp, #4]
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006b8c:	6893      	ldr	r3, [r2, #8]
 8006b8e:	f013 0f01 	tst.w	r3, #1
 8006b92:	d0f6      	beq.n	8006b82 <SUBGHZSPI_Receive+0x6a>
 8006b94:	e002      	b.n	8006b9c <SUBGHZSPI_Receive+0x84>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006b96:	2001      	movs	r0, #1
 8006b98:	f8cc 0008 	str.w	r0, [ip, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f6c5 0301 	movt	r3, #22529	; 0x5801
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	700b      	strb	r3, [r1, #0]

  return status;
}
 8006ba6:	b002      	add	sp, #8
 8006ba8:	4770      	bx	lr

08006baa <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006baa:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006bac:	f240 0304 	movw	r3, #4
 8006bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006bba:	f3c3 434b 	ubfx	r3, r3, #17, #12
 8006bbe:	2264      	movs	r2, #100	; 0x64
 8006bc0:	fb02 f303 	mul.w	r3, r2, r3
 8006bc4:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006bc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006bca:	f6c5 0100 	movt	r1, #22528	; 0x5800
 8006bce:	694b      	ldr	r3, [r1, #20]
 8006bd0:	f3c3 0380 	ubfx	r3, r3, #2, #1
  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
 8006bd4:	9a01      	ldr	r2, [sp, #4]
 8006bd6:	b152      	cbz	r2, 8006bee <SUBGHZ_WaitOnBusy+0x44>
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
      break;
    }
    count--;
 8006bd8:	9a01      	ldr	r2, [sp, #4]
 8006bda:	3a01      	subs	r2, #1
 8006bdc:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006bde:	694a      	ldr	r2, [r1, #20]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006be0:	f012 0f02 	tst.w	r2, #2
 8006be4:	d001      	beq.n	8006bea <SUBGHZ_WaitOnBusy+0x40>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1f1      	bne.n	8006bce <SUBGHZ_WaitOnBusy+0x24>
  status = HAL_OK;
 8006bea:	2000      	movs	r0, #0
 8006bec:	e002      	b.n	8006bf4 <SUBGHZ_WaitOnBusy+0x4a>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006bee:	2302      	movs	r3, #2
 8006bf0:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8006bf2:	2001      	movs	r0, #1

  return status;
}
 8006bf4:	b002      	add	sp, #8
 8006bf6:	4770      	bx	lr

08006bf8 <SUBGHZ_CheckDeviceReady>:
{
 8006bf8:	b500      	push	{lr}
 8006bfa:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006bfc:	7903      	ldrb	r3, [r0, #4]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d004      	beq.n	8006c0c <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006c02:	f7ff ffd2 	bl	8006baa <SUBGHZ_WaitOnBusy>
}
 8006c06:	b003      	add	sp, #12
 8006c08:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8006c0c:	f240 0304 	movw	r3, #4
 8006c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006c1a:	f3c3 334f 	ubfx	r3, r3, #13, #16
 8006c1e:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c24:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006c28:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006c2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      count--;
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8006c3a:	9b01      	ldr	r3, [sp, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f9      	bne.n	8006c34 <SUBGHZ_CheckDeviceReady+0x3c>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c44:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006c48:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006c4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
 8006c54:	e7d5      	b.n	8006c02 <SUBGHZ_CheckDeviceReady+0xa>

08006c56 <HAL_SUBGHZ_WriteRegisters>:
{
 8006c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c58:	4604      	mov	r4, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006c5a:	7980      	ldrb	r0, [r0, #6]
 8006c5c:	b2c0      	uxtb	r0, r0
 8006c5e:	2801      	cmp	r0, #1
 8006c60:	d144      	bne.n	8006cec <HAL_SUBGHZ_WriteRegisters+0x96>
 8006c62:	460d      	mov	r5, r1
 8006c64:	4617      	mov	r7, r2
 8006c66:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006c68:	7963      	ldrb	r3, [r4, #5]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d040      	beq.n	8006cf0 <HAL_SUBGHZ_WriteRegisters+0x9a>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	7163      	strb	r3, [r4, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006c72:	2302      	movs	r3, #2
 8006c74:	71a3      	strb	r3, [r4, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006c76:	4620      	mov	r0, r4
 8006c78:	f7ff ffbe 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c80:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006c84:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006c88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006c90:	210d      	movs	r1, #13
 8006c92:	4620      	mov	r0, r4
 8006c94:	f7ff fef9 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006c98:	0a29      	lsrs	r1, r5, #8
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f7ff fef5 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006ca0:	b2e9      	uxtb	r1, r5
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f7ff fef1 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006ca8:	b156      	cbz	r6, 8006cc0 <HAL_SUBGHZ_WriteRegisters+0x6a>
 8006caa:	1e7d      	subs	r5, r7, #1
 8006cac:	3e01      	subs	r6, #1
 8006cae:	fa17 f686 	uxtah	r6, r7, r6
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006cb2:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f7ff fee7 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006cbc:	42b5      	cmp	r5, r6
 8006cbe:	d1f8      	bne.n	8006cb2 <HAL_SUBGHZ_WriteRegisters+0x5c>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006cc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cc4:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006cc8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006ccc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	f7ff ff68 	bl	8006baa <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006cda:	68a0      	ldr	r0, [r4, #8]
      status = HAL_ERROR;
 8006cdc:	3800      	subs	r0, #0
 8006cde:	bf18      	it	ne
 8006ce0:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	7163      	strb	r3, [r4, #5]
}
 8006cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006cec:	2002      	movs	r0, #2
 8006cee:	e7fc      	b.n	8006cea <HAL_SUBGHZ_WriteRegisters+0x94>
    __HAL_LOCK(hsubghz);
 8006cf0:	2002      	movs	r0, #2
 8006cf2:	e7fa      	b.n	8006cea <HAL_SUBGHZ_WriteRegisters+0x94>

08006cf4 <HAL_SUBGHZ_ReadRegisters>:
{
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	4614      	mov	r4, r2
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006cf8:	7982      	ldrb	r2, [r0, #6]
 8006cfa:	b2d2      	uxtb	r2, r2
 8006cfc:	2a01      	cmp	r2, #1
 8006cfe:	d142      	bne.n	8006d86 <HAL_SUBGHZ_ReadRegisters+0x92>
 8006d00:	4605      	mov	r5, r0
 8006d02:	460f      	mov	r7, r1
 8006d04:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006d06:	7943      	ldrb	r3, [r0, #5]
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d03e      	beq.n	8006d8a <HAL_SUBGHZ_ReadRegisters+0x96>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	7143      	strb	r3, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006d10:	f7ff ff72 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d18:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006d1c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006d20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006d28:	211d      	movs	r1, #29
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f7ff fead 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006d30:	0a39      	lsrs	r1, r7, #8
 8006d32:	4628      	mov	r0, r5
 8006d34:	f7ff fea9 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006d38:	b2f9      	uxtb	r1, r7
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f7ff fea5 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006d40:	2100      	movs	r1, #0
 8006d42:	4628      	mov	r0, r5
 8006d44:	f7ff fea1 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006d48:	b13e      	cbz	r6, 8006d5a <HAL_SUBGHZ_ReadRegisters+0x66>
 8006d4a:	4426      	add	r6, r4
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	4628      	mov	r0, r5
 8006d50:	f7ff fee2 	bl	8006b18 <SUBGHZSPI_Receive>
      pData++;
 8006d54:	3401      	adds	r4, #1
    for (uint16_t i = 0U; i < Size; i++)
 8006d56:	42b4      	cmp	r4, r6
 8006d58:	d1f8      	bne.n	8006d4c <HAL_SUBGHZ_ReadRegisters+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d5e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006d62:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006d66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d6a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f7ff ff1b 	bl	8006baa <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006d74:	68a8      	ldr	r0, [r5, #8]
      status = HAL_ERROR;
 8006d76:	3800      	subs	r0, #0
 8006d78:	bf18      	it	ne
 8006d7a:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006d80:	2300      	movs	r3, #0
 8006d82:	716b      	strb	r3, [r5, #5]
}
 8006d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006d86:	2002      	movs	r0, #2
 8006d88:	e7fc      	b.n	8006d84 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 8006d8a:	2002      	movs	r0, #2
 8006d8c:	e7fa      	b.n	8006d84 <HAL_SUBGHZ_ReadRegisters+0x90>

08006d8e <HAL_SUBGHZ_ExecSetCmd>:
{
 8006d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d92:	4604      	mov	r4, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006d94:	7980      	ldrb	r0, [r0, #6]
 8006d96:	b2c0      	uxtb	r0, r0
 8006d98:	2801      	cmp	r0, #1
 8006d9a:	d146      	bne.n	8006e2a <HAL_SUBGHZ_ExecSetCmd+0x9c>
 8006d9c:	460f      	mov	r7, r1
 8006d9e:	4690      	mov	r8, r2
 8006da0:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006da2:	7963      	ldrb	r3, [r4, #5]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d042      	beq.n	8006e2e <HAL_SUBGHZ_ExecSetCmd+0xa0>
 8006da8:	2301      	movs	r3, #1
 8006daa:	7163      	strb	r3, [r4, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006dac:	4620      	mov	r0, r4
 8006dae:	f7ff ff23 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006db2:	f007 03ef 	and.w	r3, r7, #239	; 0xef
 8006db6:	2b84      	cmp	r3, #132	; 0x84
 8006db8:	bf14      	ite	ne
 8006dba:	2300      	movne	r3, #0
 8006dbc:	2301      	moveq	r3, #1
 8006dbe:	7123      	strb	r3, [r4, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dc4:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006dc8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006dcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7ff fe57 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006ddc:	b15e      	cbz	r6, 8006df6 <HAL_SUBGHZ_ExecSetCmd+0x68>
 8006dde:	f108 35ff 	add.w	r5, r8, #4294967295
 8006de2:	3e01      	subs	r6, #1
 8006de4:	fa18 f686 	uxtah	r6, r8, r6
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006de8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8006dec:	4620      	mov	r0, r4
 8006dee:	f7ff fe4c 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006df2:	42b5      	cmp	r5, r6
 8006df4:	d1f8      	bne.n	8006de8 <HAL_SUBGHZ_ExecSetCmd+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006df6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dfa:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006dfe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006e02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 8006e0a:	2f84      	cmp	r7, #132	; 0x84
 8006e0c:	d109      	bne.n	8006e22 <HAL_SUBGHZ_ExecSetCmd+0x94>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006e0e:	68a0      	ldr	r0, [r4, #8]
      status = HAL_ERROR;
 8006e10:	3800      	subs	r0, #0
 8006e12:	bf18      	it	ne
 8006e14:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006e16:	2301      	movs	r3, #1
 8006e18:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	7163      	strb	r3, [r4, #5]
}
 8006e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e22:	4620      	mov	r0, r4
 8006e24:	f7ff fec1 	bl	8006baa <SUBGHZ_WaitOnBusy>
 8006e28:	e7f1      	b.n	8006e0e <HAL_SUBGHZ_ExecSetCmd+0x80>
    return HAL_BUSY;
 8006e2a:	2002      	movs	r0, #2
 8006e2c:	e7f7      	b.n	8006e1e <HAL_SUBGHZ_ExecSetCmd+0x90>
    __HAL_LOCK(hsubghz);
 8006e2e:	2002      	movs	r0, #2
 8006e30:	e7f5      	b.n	8006e1e <HAL_SUBGHZ_ExecSetCmd+0x90>

08006e32 <HAL_SUBGHZ_ExecGetCmd>:
{
 8006e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e34:	4614      	mov	r4, r2
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006e36:	7982      	ldrb	r2, [r0, #6]
 8006e38:	b2d2      	uxtb	r2, r2
 8006e3a:	2a01      	cmp	r2, #1
 8006e3c:	d13a      	bne.n	8006eb4 <HAL_SUBGHZ_ExecGetCmd+0x82>
 8006e3e:	4605      	mov	r5, r0
 8006e40:	460f      	mov	r7, r1
 8006e42:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006e44:	7943      	ldrb	r3, [r0, #5]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d036      	beq.n	8006eb8 <HAL_SUBGHZ_ExecGetCmd+0x86>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	7143      	strb	r3, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006e4e:	f7ff fed3 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e56:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006e5a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006e5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006e66:	4639      	mov	r1, r7
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f7ff fe0e 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006e6e:	2100      	movs	r1, #0
 8006e70:	4628      	mov	r0, r5
 8006e72:	f7ff fe0a 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006e76:	b13e      	cbz	r6, 8006e88 <HAL_SUBGHZ_ExecGetCmd+0x56>
 8006e78:	4426      	add	r6, r4
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	f7ff fe4b 	bl	8006b18 <SUBGHZSPI_Receive>
      pData++;
 8006e82:	3401      	adds	r4, #1
    for (uint16_t i = 0U; i < Size; i++)
 8006e84:	42b4      	cmp	r4, r6
 8006e86:	d1f8      	bne.n	8006e7a <HAL_SUBGHZ_ExecGetCmd+0x48>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e8c:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006e90:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006e94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f7ff fe84 	bl	8006baa <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ea2:	68a8      	ldr	r0, [r5, #8]
      status = HAL_ERROR;
 8006ea4:	3800      	subs	r0, #0
 8006ea6:	bf18      	it	ne
 8006ea8:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006eae:	2300      	movs	r3, #0
 8006eb0:	716b      	strb	r3, [r5, #5]
}
 8006eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006eb4:	2002      	movs	r0, #2
 8006eb6:	e7fc      	b.n	8006eb2 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8006eb8:	2002      	movs	r0, #2
 8006eba:	e7fa      	b.n	8006eb2 <HAL_SUBGHZ_ExecGetCmd+0x80>

08006ebc <HAL_SUBGHZ_IRQHandler>:
{
 8006ebc:	b530      	push	{r4, r5, lr}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8006ec8:	2302      	movs	r3, #2
 8006eca:	aa01      	add	r2, sp, #4
 8006ecc:	2112      	movs	r1, #18
 8006ece:	f7ff ffb0 	bl	8006e32 <HAL_SUBGHZ_ExecGetCmd>
  itsource = (itsource << 8U) | tmpisr[1U];
 8006ed2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006ed6:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8006eda:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8006ede:	2302      	movs	r3, #2
 8006ee0:	aa01      	add	r2, sp, #4
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f7ff ff52 	bl	8006d8e <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006eea:	f014 0f01 	tst.w	r4, #1
 8006eee:	d124      	bne.n	8006f3a <HAL_SUBGHZ_IRQHandler+0x7e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006ef0:	f014 0f02 	tst.w	r4, #2
 8006ef4:	d125      	bne.n	8006f42 <HAL_SUBGHZ_IRQHandler+0x86>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8006ef6:	f014 0f04 	tst.w	r4, #4
 8006efa:	d126      	bne.n	8006f4a <HAL_SUBGHZ_IRQHandler+0x8e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006efc:	f014 0f08 	tst.w	r4, #8
 8006f00:	d127      	bne.n	8006f52 <HAL_SUBGHZ_IRQHandler+0x96>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006f02:	f014 0f10 	tst.w	r4, #16
 8006f06:	d128      	bne.n	8006f5a <HAL_SUBGHZ_IRQHandler+0x9e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8006f08:	f014 0f20 	tst.w	r4, #32
 8006f0c:	d129      	bne.n	8006f62 <HAL_SUBGHZ_IRQHandler+0xa6>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006f0e:	f014 0f40 	tst.w	r4, #64	; 0x40
 8006f12:	d12a      	bne.n	8006f6a <HAL_SUBGHZ_IRQHandler+0xae>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006f14:	f014 0f80 	tst.w	r4, #128	; 0x80
 8006f18:	d007      	beq.n	8006f2a <HAL_SUBGHZ_IRQHandler+0x6e>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006f1a:	f414 7f80 	tst.w	r4, #256	; 0x100
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006f1e:	bf14      	ite	ne
 8006f20:	2101      	movne	r1, #1
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8006f22:	2100      	moveq	r1, #0
 8006f24:	4628      	mov	r0, r5
 8006f26:	f00c f9db 	bl	80132e0 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006f2a:	f414 7f00 	tst.w	r4, #512	; 0x200
 8006f2e:	d120      	bne.n	8006f72 <HAL_SUBGHZ_IRQHandler+0xb6>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8006f30:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 8006f34:	d121      	bne.n	8006f7a <HAL_SUBGHZ_IRQHandler+0xbe>
}
 8006f36:	b003      	add	sp, #12
 8006f38:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f00c f9b5 	bl	80132aa <HAL_SUBGHZ_TxCpltCallback>
 8006f40:	e7d6      	b.n	8006ef0 <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8006f42:	4628      	mov	r0, r5
 8006f44:	f00c f9ba 	bl	80132bc <HAL_SUBGHZ_RxCpltCallback>
 8006f48:	e7d5      	b.n	8006ef6 <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f00c f9f1 	bl	8013332 <HAL_SUBGHZ_PreambleDetectedCallback>
 8006f50:	e7d4      	b.n	8006efc <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8006f52:	4628      	mov	r0, r5
 8006f54:	f00c f9f6 	bl	8013344 <HAL_SUBGHZ_SyncWordValidCallback>
 8006f58:	e7d3      	b.n	8006f02 <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	f00c f9fb 	bl	8013356 <HAL_SUBGHZ_HeaderValidCallback>
 8006f60:	e7d2      	b.n	8006f08 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8006f62:	4628      	mov	r0, r5
 8006f64:	f00c f9dc 	bl	8013320 <HAL_SUBGHZ_HeaderErrorCallback>
 8006f68:	e7d1      	b.n	8006f0e <HAL_SUBGHZ_IRQHandler+0x52>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f00c f9af 	bl	80132ce <HAL_SUBGHZ_CRCErrorCallback>
 8006f70:	e7d0      	b.n	8006f14 <HAL_SUBGHZ_IRQHandler+0x58>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006f72:	4628      	mov	r0, r5
 8006f74:	f00c f9ca 	bl	801330c <HAL_SUBGHZ_RxTxTimeoutCallback>
 8006f78:	e7da      	b.n	8006f30 <HAL_SUBGHZ_IRQHandler+0x74>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f00c f9f4 	bl	8013368 <HAL_SUBGHZ_LrFhssHopCallback>
}
 8006f80:	e7d9      	b.n	8006f36 <HAL_SUBGHZ_IRQHandler+0x7a>

08006f82 <HAL_SUBGHZ_WriteBuffer>:
{
 8006f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f84:	4604      	mov	r4, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006f86:	7980      	ldrb	r0, [r0, #6]
 8006f88:	b2c0      	uxtb	r0, r0
 8006f8a:	2801      	cmp	r0, #1
 8006f8c:	d13e      	bne.n	800700c <HAL_SUBGHZ_WriteBuffer+0x8a>
 8006f8e:	460d      	mov	r5, r1
 8006f90:	4617      	mov	r7, r2
 8006f92:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006f94:	7963      	ldrb	r3, [r4, #5]
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d03a      	beq.n	8007010 <HAL_SUBGHZ_WriteBuffer+0x8e>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	7163      	strb	r3, [r4, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f7ff fe2a 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006fa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fa8:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006fac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006fb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006fb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006fb8:	210e      	movs	r1, #14
 8006fba:	4620      	mov	r0, r4
 8006fbc:	f7ff fd65 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f7ff fd61 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006fc8:	b156      	cbz	r6, 8006fe0 <HAL_SUBGHZ_WriteBuffer+0x5e>
 8006fca:	1e7d      	subs	r5, r7, #1
 8006fcc:	3e01      	subs	r6, #1
 8006fce:	fa17 f686 	uxtah	r6, r7, r6
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006fd2:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f7ff fd57 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006fdc:	42b5      	cmp	r5, r6
 8006fde:	d1f8      	bne.n	8006fd2 <HAL_SUBGHZ_WriteBuffer+0x50>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fe4:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006fe8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006fec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ff0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f7ff fdd8 	bl	8006baa <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ffa:	68a0      	ldr	r0, [r4, #8]
      status = HAL_ERROR;
 8006ffc:	3800      	subs	r0, #0
 8006ffe:	bf18      	it	ne
 8007000:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007002:	2301      	movs	r3, #1
 8007004:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8007006:	2300      	movs	r3, #0
 8007008:	7163      	strb	r3, [r4, #5]
}
 800700a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800700c:	2002      	movs	r0, #2
 800700e:	e7fc      	b.n	800700a <HAL_SUBGHZ_WriteBuffer+0x88>
    __HAL_LOCK(hsubghz);
 8007010:	2002      	movs	r0, #2
 8007012:	e7fa      	b.n	800700a <HAL_SUBGHZ_WriteBuffer+0x88>

08007014 <HAL_SUBGHZ_ReadBuffer>:
{
 8007014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007016:	4614      	mov	r4, r2
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007018:	7982      	ldrb	r2, [r0, #6]
 800701a:	b2d2      	uxtb	r2, r2
 800701c:	2a01      	cmp	r2, #1
 800701e:	d13e      	bne.n	800709e <HAL_SUBGHZ_ReadBuffer+0x8a>
 8007020:	4605      	mov	r5, r0
 8007022:	460f      	mov	r7, r1
 8007024:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8007026:	7943      	ldrb	r3, [r0, #5]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d03a      	beq.n	80070a2 <HAL_SUBGHZ_ReadBuffer+0x8e>
 800702c:	2301      	movs	r3, #1
 800702e:	7143      	strb	r3, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007030:	f7ff fde2 	bl	8006bf8 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007034:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007038:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800703c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007044:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007048:	211e      	movs	r1, #30
 800704a:	4628      	mov	r0, r5
 800704c:	f7ff fd1d 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007050:	4639      	mov	r1, r7
 8007052:	4628      	mov	r0, r5
 8007054:	f7ff fd19 	bl	8006a8a <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007058:	2100      	movs	r1, #0
 800705a:	4628      	mov	r0, r5
 800705c:	f7ff fd15 	bl	8006a8a <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007060:	b13e      	cbz	r6, 8007072 <HAL_SUBGHZ_ReadBuffer+0x5e>
 8007062:	4426      	add	r6, r4
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007064:	4621      	mov	r1, r4
 8007066:	4628      	mov	r0, r5
 8007068:	f7ff fd56 	bl	8006b18 <SUBGHZSPI_Receive>
      pData++;
 800706c:	3401      	adds	r4, #1
    for (uint16_t i = 0U; i < Size; i++)
 800706e:	42b4      	cmp	r4, r6
 8007070:	d1f8      	bne.n	8007064 <HAL_SUBGHZ_ReadBuffer+0x50>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007076:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800707a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800707e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007082:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007086:	4628      	mov	r0, r5
 8007088:	f7ff fd8f 	bl	8006baa <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800708c:	68a8      	ldr	r0, [r5, #8]
      status = HAL_ERROR;
 800708e:	3800      	subs	r0, #0
 8007090:	bf18      	it	ne
 8007092:	2001      	movne	r0, #1
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007094:	2301      	movs	r3, #1
 8007096:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8007098:	2300      	movs	r3, #0
 800709a:	716b      	strb	r3, [r5, #5]
}
 800709c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800709e:	2002      	movs	r0, #2
 80070a0:	e7fc      	b.n	800709c <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 80070a2:	2002      	movs	r0, #2
 80070a4:	e7fa      	b.n	800709c <HAL_SUBGHZ_ReadBuffer+0x88>

080070a6 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d127      	bne.n	8007100 <HAL_TIM_Base_Start_IT+0x5a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b0:	2302      	movs	r3, #2
 80070b2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070b6:	6802      	ldr	r2, [r0, #0]
 80070b8:	68d3      	ldr	r3, [r2, #12]
 80070ba:	f043 0301 	orr.w	r3, r3, #1
 80070be:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070c0:	6803      	ldr	r3, [r0, #0]
 80070c2:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80070c6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d008      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x3a>
 80070ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070d2:	d005      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x3a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	f042 0201 	orr.w	r2, r2, #1
 80070da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070dc:	2000      	movs	r0, #0
 80070de:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e0:	6899      	ldr	r1, [r3, #8]
 80070e2:	2207      	movs	r2, #7
 80070e4:	f2c0 0201 	movt	r2, #1
 80070e8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ea:	2a06      	cmp	r2, #6
 80070ec:	d00a      	beq.n	8007104 <HAL_TIM_Base_Start_IT+0x5e>
 80070ee:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80070f2:	d009      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x62>
      __HAL_TIM_ENABLE(htim);
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	f042 0201 	orr.w	r2, r2, #1
 80070fa:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80070fc:	2000      	movs	r0, #0
 80070fe:	4770      	bx	lr
    return HAL_ERROR;
 8007100:	2001      	movs	r0, #1
 8007102:	4770      	bx	lr
  return HAL_OK;
 8007104:	2000      	movs	r0, #0
 8007106:	4770      	bx	lr
 8007108:	2000      	movs	r0, #0
}
 800710a:	4770      	bx	lr

0800710c <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800710c:	4770      	bx	lr

0800710e <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800710e:	4770      	bx	lr

08007110 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007110:	4770      	bx	lr

08007112 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007112:	4770      	bx	lr

08007114 <HAL_TIM_IRQHandler>:
{
 8007114:	b510      	push	{r4, lr}
 8007116:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007118:	6803      	ldr	r3, [r0, #0]
 800711a:	691a      	ldr	r2, [r3, #16]
 800711c:	f012 0f02 	tst.w	r2, #2
 8007120:	d011      	beq.n	8007146 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007122:	68da      	ldr	r2, [r3, #12]
 8007124:	f012 0f02 	tst.w	r2, #2
 8007128:	d00d      	beq.n	8007146 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800712a:	f06f 0202 	mvn.w	r2, #2
 800712e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007130:	2301      	movs	r3, #1
 8007132:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007134:	6803      	ldr	r3, [r0, #0]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	f013 0f03 	tst.w	r3, #3
 800713c:	d079      	beq.n	8007232 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800713e:	f7ff ffe6 	bl	800710e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007142:	2300      	movs	r3, #0
 8007144:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	691a      	ldr	r2, [r3, #16]
 800714a:	f012 0f04 	tst.w	r2, #4
 800714e:	d012      	beq.n	8007176 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007150:	68da      	ldr	r2, [r3, #12]
 8007152:	f012 0f04 	tst.w	r2, #4
 8007156:	d00e      	beq.n	8007176 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007158:	f06f 0204 	mvn.w	r2, #4
 800715c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800715e:	2302      	movs	r3, #2
 8007160:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	699b      	ldr	r3, [r3, #24]
 8007166:	f413 7f40 	tst.w	r3, #768	; 0x300
 800716a:	d068      	beq.n	800723e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800716c:	4620      	mov	r0, r4
 800716e:	f7ff ffce 	bl	800710e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007172:	2300      	movs	r3, #0
 8007174:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	691a      	ldr	r2, [r3, #16]
 800717a:	f012 0f08 	tst.w	r2, #8
 800717e:	d012      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007180:	68da      	ldr	r2, [r3, #12]
 8007182:	f012 0f08 	tst.w	r2, #8
 8007186:	d00e      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007188:	f06f 0208 	mvn.w	r2, #8
 800718c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800718e:	2304      	movs	r3, #4
 8007190:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	69db      	ldr	r3, [r3, #28]
 8007196:	f013 0f03 	tst.w	r3, #3
 800719a:	d057      	beq.n	800724c <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800719c:	4620      	mov	r0, r4
 800719e:	f7ff ffb6 	bl	800710e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a2:	2300      	movs	r3, #0
 80071a4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	691a      	ldr	r2, [r3, #16]
 80071aa:	f012 0f10 	tst.w	r2, #16
 80071ae:	d012      	beq.n	80071d6 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071b0:	68da      	ldr	r2, [r3, #12]
 80071b2:	f012 0f10 	tst.w	r2, #16
 80071b6:	d00e      	beq.n	80071d6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071b8:	f06f 0210 	mvn.w	r2, #16
 80071bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071be:	2308      	movs	r3, #8
 80071c0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80071ca:	d046      	beq.n	800725a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80071cc:	4620      	mov	r0, r4
 80071ce:	f7ff ff9e 	bl	800710e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d2:	2300      	movs	r3, #0
 80071d4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	f012 0f01 	tst.w	r2, #1
 80071de:	d003      	beq.n	80071e8 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071e0:	68da      	ldr	r2, [r3, #12]
 80071e2:	f012 0f01 	tst.w	r2, #1
 80071e6:	d13f      	bne.n	8007268 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	f012 0f80 	tst.w	r2, #128	; 0x80
 80071f0:	d003      	beq.n	80071fa <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071f2:	68da      	ldr	r2, [r3, #12]
 80071f4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80071f8:	d13d      	bne.n	8007276 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80071fa:	6823      	ldr	r3, [r4, #0]
 80071fc:	691a      	ldr	r2, [r3, #16]
 80071fe:	f412 7f80 	tst.w	r2, #256	; 0x100
 8007202:	d003      	beq.n	800720c <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	f012 0f80 	tst.w	r2, #128	; 0x80
 800720a:	d13b      	bne.n	8007284 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	691a      	ldr	r2, [r3, #16]
 8007210:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007214:	d003      	beq.n	800721e <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007216:	68da      	ldr	r2, [r3, #12]
 8007218:	f012 0f40 	tst.w	r2, #64	; 0x40
 800721c:	d139      	bne.n	8007292 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	f012 0f20 	tst.w	r2, #32
 8007226:	d003      	beq.n	8007230 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007228:	68da      	ldr	r2, [r3, #12]
 800722a:	f012 0f20 	tst.w	r2, #32
 800722e:	d137      	bne.n	80072a0 <HAL_TIM_IRQHandler+0x18c>
}
 8007230:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007232:	f7ff ff6b 	bl	800710c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007236:	4620      	mov	r0, r4
 8007238:	f7ff ff6a 	bl	8007110 <HAL_TIM_PWM_PulseFinishedCallback>
 800723c:	e781      	b.n	8007142 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800723e:	4620      	mov	r0, r4
 8007240:	f7ff ff64 	bl	800710c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007244:	4620      	mov	r0, r4
 8007246:	f7ff ff63 	bl	8007110 <HAL_TIM_PWM_PulseFinishedCallback>
 800724a:	e792      	b.n	8007172 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800724c:	4620      	mov	r0, r4
 800724e:	f7ff ff5d 	bl	800710c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007252:	4620      	mov	r0, r4
 8007254:	f7ff ff5c 	bl	8007110 <HAL_TIM_PWM_PulseFinishedCallback>
 8007258:	e7a3      	b.n	80071a2 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800725a:	4620      	mov	r0, r4
 800725c:	f7ff ff56 	bl	800710c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007260:	4620      	mov	r0, r4
 8007262:	f7ff ff55 	bl	8007110 <HAL_TIM_PWM_PulseFinishedCallback>
 8007266:	e7b4      	b.n	80071d2 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007268:	f06f 0201 	mvn.w	r2, #1
 800726c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800726e:	4620      	mov	r0, r4
 8007270:	f7fa fc2e 	bl	8001ad0 <HAL_TIM_PeriodElapsedCallback>
 8007274:	e7b8      	b.n	80071e8 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007276:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800727a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800727c:	4620      	mov	r0, r4
 800727e:	f000 f8ab 	bl	80073d8 <HAL_TIMEx_BreakCallback>
 8007282:	e7ba      	b.n	80071fa <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007284:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007288:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800728a:	4620      	mov	r0, r4
 800728c:	f000 f8a5 	bl	80073da <HAL_TIMEx_Break2Callback>
 8007290:	e7bc      	b.n	800720c <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007292:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007296:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007298:	4620      	mov	r0, r4
 800729a:	f7ff ff3a 	bl	8007112 <HAL_TIM_TriggerCallback>
 800729e:	e7be      	b.n	800721e <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072a0:	f06f 0220 	mvn.w	r2, #32
 80072a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80072a6:	4620      	mov	r0, r4
 80072a8:	f000 f895 	bl	80073d6 <HAL_TIMEx_CommutCallback>
}
 80072ac:	e7c0      	b.n	8007230 <HAL_TIM_IRQHandler+0x11c>

080072ae <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072ae:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072b0:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80072b4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80072b8:	4290      	cmp	r0, r2
 80072ba:	d034      	beq.n	8007326 <TIM_Base_SetConfig+0x78>
 80072bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80072c0:	d047      	beq.n	8007352 <TIM_Base_SetConfig+0xa4>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072c2:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 80072c6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80072ca:	4290      	cmp	r0, r2
 80072cc:	d01d      	beq.n	800730a <TIM_Base_SetConfig+0x5c>
 80072ce:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80072d2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80072d6:	4290      	cmp	r0, r2
 80072d8:	d009      	beq.n	80072ee <TIM_Base_SetConfig+0x40>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072de:	694a      	ldr	r2, [r1, #20]
 80072e0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80072e2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072e4:	688b      	ldr	r3, [r1, #8]
 80072e6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072e8:	680b      	ldr	r3, [r1, #0]
 80072ea:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072ec:	e02e      	b.n	800734c <TIM_Base_SetConfig+0x9e>
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072f2:	68ca      	ldr	r2, [r1, #12]
 80072f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072fa:	694a      	ldr	r2, [r1, #20]
 80072fc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80072fe:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007300:	688b      	ldr	r3, [r1, #8]
 8007302:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007304:	680b      	ldr	r3, [r1, #0]
 8007306:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007308:	e01e      	b.n	8007348 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800730a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800730e:	68ca      	ldr	r2, [r1, #12]
 8007310:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007316:	694a      	ldr	r2, [r1, #20]
 8007318:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800731a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800731c:	688b      	ldr	r3, [r1, #8]
 800731e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007320:	680b      	ldr	r3, [r1, #0]
 8007322:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007324:	e010      	b.n	8007348 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800732a:	684a      	ldr	r2, [r1, #4]
 800732c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800732e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007332:	68ca      	ldr	r2, [r1, #12]
 8007334:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800733a:	694a      	ldr	r2, [r1, #20]
 800733c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800733e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007340:	688b      	ldr	r3, [r1, #8]
 8007342:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007344:	680b      	ldr	r3, [r1, #0]
 8007346:	6283      	str	r3, [r0, #40]	; 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007348:	690b      	ldr	r3, [r1, #16]
 800734a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800734c:	2301      	movs	r3, #1
 800734e:	6143      	str	r3, [r0, #20]
}
 8007350:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007356:	684a      	ldr	r2, [r1, #4]
 8007358:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800735a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800735e:	68ca      	ldr	r2, [r1, #12]
 8007360:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007362:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007366:	694a      	ldr	r2, [r1, #20]
 8007368:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800736a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800736c:	688b      	ldr	r3, [r1, #8]
 800736e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007370:	680b      	ldr	r3, [r1, #0]
 8007372:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007374:	e7ea      	b.n	800734c <TIM_Base_SetConfig+0x9e>

08007376 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007376:	b360      	cbz	r0, 80073d2 <HAL_TIM_Base_Init+0x5c>
{
 8007378:	b510      	push	{r4, lr}
 800737a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800737c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007380:	b313      	cbz	r3, 80073c8 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007382:	2302      	movs	r3, #2
 8007384:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007388:	4621      	mov	r1, r4
 800738a:	f851 0b04 	ldr.w	r0, [r1], #4
 800738e:	f7ff ff8e 	bl	80072ae <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007392:	2301      	movs	r3, #1
 8007394:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007398:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800739c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80073a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80073a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80073a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80073b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073b8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80073bc:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80073c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80073c4:	2000      	movs	r0, #0
}
 80073c6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80073c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80073cc:	f7fa ffdb 	bl	8002386 <HAL_TIM_Base_MspInit>
 80073d0:	e7d7      	b.n	8007382 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80073d2:	2001      	movs	r0, #1
}
 80073d4:	4770      	bx	lr

080073d6 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073d6:	4770      	bx	lr

080073d8 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073d8:	4770      	bx	lr

080073da <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073da:	4770      	bx	lr

080073dc <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80073dc:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073de:	e852 3f00 	ldrex	r3, [r2]
 80073e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	e842 3100 	strex	r1, r3, [r2]
 80073ea:	2900      	cmp	r1, #0
 80073ec:	d1f6      	bne.n	80073dc <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80073ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f0:	f102 0308 	add.w	r3, r2, #8
 80073f4:	e853 3f00 	ldrex	r3, [r3]
 80073f8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fc:	3208      	adds	r2, #8
 80073fe:	e842 3100 	strex	r1, r3, [r2]
 8007402:	2900      	cmp	r1, #0
 8007404:	d1f3      	bne.n	80073ee <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007406:	2320      	movs	r3, #32
 8007408:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 800740c:	4770      	bx	lr

0800740e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800740e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	e852 3f00 	ldrex	r3, [r2]
 8007414:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007418:	e842 3100 	strex	r1, r3, [r2]
 800741c:	2900      	cmp	r1, #0
 800741e:	d1f6      	bne.n	800740e <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007420:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007422:	f102 0308 	add.w	r3, r2, #8
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800742e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007432:	3208      	adds	r2, #8
 8007434:	e842 3100 	strex	r1, r3, [r2]
 8007438:	2900      	cmp	r1, #0
 800743a:	d1f1      	bne.n	8007420 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800743c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800743e:	2b01      	cmp	r3, #1
 8007440:	d006      	beq.n	8007450 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007442:	2320      	movs	r3, #32
 8007444:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007448:	2300      	movs	r3, #0
 800744a:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800744c:	6743      	str	r3, [r0, #116]	; 0x74
}
 800744e:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007450:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	e852 3f00 	ldrex	r3, [r2]
 8007456:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745a:	e842 3100 	strex	r1, r3, [r2]
 800745e:	2900      	cmp	r1, #0
 8007460:	d1f6      	bne.n	8007450 <UART_EndRxTransfer+0x42>
 8007462:	e7ee      	b.n	8007442 <UART_EndRxTransfer+0x34>

08007464 <HAL_UART_Transmit_DMA>:
{
 8007464:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8007466:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800746a:	2a20      	cmp	r2, #32
 800746c:	d146      	bne.n	80074fc <HAL_UART_Transmit_DMA+0x98>
{
 800746e:	b510      	push	{r4, lr}
 8007470:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8007472:	2900      	cmp	r1, #0
 8007474:	d044      	beq.n	8007500 <HAL_UART_Transmit_DMA+0x9c>
 8007476:	2b00      	cmp	r3, #0
 8007478:	d044      	beq.n	8007504 <HAL_UART_Transmit_DMA+0xa0>
    huart->pTxBuffPtr  = pData;
 800747a:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 800747c:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8007480:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007484:	2200      	movs	r2, #0
 8007486:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800748a:	2221      	movs	r2, #33	; 0x21
 800748c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->hdmatx != NULL)
 8007490:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 8007492:	b311      	cbz	r1, 80074da <HAL_UART_Transmit_DMA+0x76>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007494:	f247 5209 	movw	r2, #29961	; 0x7509
 8007498:	f6c0 0200 	movt	r2, #2048	; 0x800
 800749c:	62ca      	str	r2, [r1, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800749e:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 80074a0:	f247 5253 	movw	r2, #30035	; 0x7553
 80074a4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80074a8:	630a      	str	r2, [r1, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80074aa:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 80074ac:	f247 525f 	movw	r2, #30047	; 0x755f
 80074b0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80074b4:	634a      	str	r2, [r1, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 80074b6:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 80074b8:	2100      	movs	r1, #0
 80074ba:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80074bc:	6802      	ldr	r2, [r0, #0]
 80074be:	3228      	adds	r2, #40	; 0x28
 80074c0:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80074c2:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 80074c4:	f7fc fb37 	bl	8003b36 <HAL_DMA_Start_IT>
 80074c8:	b138      	cbz	r0, 80074da <HAL_UART_Transmit_DMA+0x76>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80074ca:	2310      	movs	r3, #16
 80074cc:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        huart->gState = HAL_UART_STATE_READY;
 80074d0:	2320      	movs	r3, #32
 80074d2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_ERROR;
 80074d6:	2001      	movs	r0, #1
 80074d8:	e00f      	b.n	80074fa <HAL_UART_Transmit_DMA+0x96>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	2240      	movs	r2, #64	; 0x40
 80074de:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80074e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e2:	f102 0308 	add.w	r3, r2, #8
 80074e6:	e853 3f00 	ldrex	r3, [r3]
 80074ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	3208      	adds	r2, #8
 80074f0:	e842 3100 	strex	r1, r3, [r2]
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d1f3      	bne.n	80074e0 <HAL_UART_Transmit_DMA+0x7c>
    return HAL_OK;
 80074f8:	2000      	movs	r0, #0
}
 80074fa:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80074fc:	2002      	movs	r0, #2
}
 80074fe:	4770      	bx	lr
      return HAL_ERROR;
 8007500:	2001      	movs	r0, #1
 8007502:	e7fa      	b.n	80074fa <HAL_UART_Transmit_DMA+0x96>
 8007504:	2001      	movs	r0, #1
 8007506:	e7f8      	b.n	80074fa <HAL_UART_Transmit_DMA+0x96>

08007508 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007508:	b508      	push	{r3, lr}
 800750a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800750c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f013 0f20 	tst.w	r3, #32
 8007516:	d118      	bne.n	800754a <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8007518:	2300      	movs	r3, #0
 800751a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800751e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	f102 0308 	add.w	r3, r2, #8
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	3208      	adds	r2, #8
 800752e:	e842 3100 	strex	r1, r3, [r2]
 8007532:	2900      	cmp	r1, #0
 8007534:	d1f3      	bne.n	800751e <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007536:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007538:	e852 3f00 	ldrex	r3, [r2]
 800753c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	e842 3100 	strex	r1, r3, [r2]
 8007544:	2900      	cmp	r1, #0
 8007546:	d1f6      	bne.n	8007536 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007548:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800754a:	f7fb faf0 	bl	8002b2e <HAL_UART_TxCpltCallback>
}
 800754e:	e7fb      	b.n	8007548 <UART_DMATransmitCplt+0x40>

08007550 <HAL_UART_TxHalfCpltCallback>:
}
 8007550:	4770      	bx	lr

08007552 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007552:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007554:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8007556:	f7ff fffb 	bl	8007550 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800755a:	bd08      	pop	{r3, pc}

0800755c <HAL_UART_ErrorCallback>:
}
 800755c:	4770      	bx	lr

0800755e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800755e:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007560:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007562:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007566:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800756a:	6823      	ldr	r3, [r4, #0]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007572:	d001      	beq.n	8007578 <UART_DMAError+0x1a>
 8007574:	2a21      	cmp	r2, #33	; 0x21
 8007576:	d010      	beq.n	800759a <UART_DMAError+0x3c>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007578:	6823      	ldr	r3, [r4, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007580:	d001      	beq.n	8007586 <UART_DMAError+0x28>
 8007582:	2d22      	cmp	r5, #34	; 0x22
 8007584:	d010      	beq.n	80075a8 <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007586:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800758a:	f043 0310 	orr.w	r3, r3, #16
 800758e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007592:	4620      	mov	r0, r4
 8007594:	f7ff ffe2 	bl	800755c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007598:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 800759a:	2300      	movs	r3, #0
 800759c:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80075a0:	4620      	mov	r0, r4
 80075a2:	f7ff ff1b 	bl	80073dc <UART_EndTxTransfer>
 80075a6:	e7e7      	b.n	8007578 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80075ae:	4620      	mov	r0, r4
 80075b0:	f7ff ff2d 	bl	800740e <UART_EndRxTransfer>
 80075b4:	e7e7      	b.n	8007586 <UART_DMAError+0x28>

080075b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075b6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075b8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80075c0:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075c4:	f7ff ffca 	bl	800755c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c8:	bd08      	pop	{r3, pc}

080075ca <HAL_UARTEx_RxEventCallback>:
}
 80075ca:	4770      	bx	lr

080075cc <HAL_UART_IRQHandler>:
{
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075d0:	6802      	ldr	r2, [r0, #0]
 80075d2:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075d4:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075d6:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 80075d8:	f640 0c0f 	movw	ip, #2063	; 0x80f
 80075dc:	ea13 0f0c 	tst.w	r3, ip
 80075e0:	d10e      	bne.n	8007600 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075e2:	f013 0f20 	tst.w	r3, #32
 80075e6:	d01a      	beq.n	800761e <HAL_UART_IRQHandler+0x52>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075e8:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075ec:	f000 5580 	and.w	r5, r0, #268435456	; 0x10000000
 80075f0:	ea5c 0c05 	orrs.w	ip, ip, r5
 80075f4:	d013      	beq.n	800761e <HAL_UART_IRQHandler+0x52>
      if (huart->RxISR != NULL)
 80075f6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80075f8:	b3d3      	cbz	r3, 8007670 <HAL_UART_IRQHandler+0xa4>
        huart->RxISR(huart);
 80075fa:	4620      	mov	r0, r4
 80075fc:	4798      	blx	r3
 80075fe:	e037      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007600:	f04f 0c01 	mov.w	ip, #1
 8007604:	f2c1 0c00 	movt	ip, #4096	; 0x1000
 8007608:	ea00 0e0c 	and.w	lr, r0, ip
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800760c:	f44f 7c90 	mov.w	ip, #288	; 0x120
 8007610:	f2c0 4c00 	movt	ip, #1024	; 0x400
 8007614:	ea01 0c0c 	and.w	ip, r1, ip
 8007618:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800761c:	d129      	bne.n	8007672 <HAL_UART_IRQHandler+0xa6>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800761e:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8007620:	2d01      	cmp	r5, #1
 8007622:	f000 80c7 	beq.w	80077b4 <HAL_UART_IRQHandler+0x1e8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007626:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800762a:	d003      	beq.n	8007634 <HAL_UART_IRQHandler+0x68>
 800762c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8007630:	f040 815e 	bne.w	80078f0 <HAL_UART_IRQHandler+0x324>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007634:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007638:	d006      	beq.n	8007648 <HAL_UART_IRQHandler+0x7c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800763a:	f001 0280 	and.w	r2, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800763e:	f400 0000 	and.w	r0, r0, #8388608	; 0x800000
 8007642:	4302      	orrs	r2, r0
 8007644:	f040 815b 	bne.w	80078fe <HAL_UART_IRQHandler+0x332>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007648:	f013 0f40 	tst.w	r3, #64	; 0x40
 800764c:	d003      	beq.n	8007656 <HAL_UART_IRQHandler+0x8a>
 800764e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007652:	f040 815b 	bne.w	800790c <HAL_UART_IRQHandler+0x340>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007656:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800765a:	d003      	beq.n	8007664 <HAL_UART_IRQHandler+0x98>
 800765c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8007660:	f040 8166 	bne.w	8007930 <HAL_UART_IRQHandler+0x364>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007664:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007668:	d002      	beq.n	8007670 <HAL_UART_IRQHandler+0xa4>
 800766a:	2900      	cmp	r1, #0
 800766c:	f2c0 8164 	blt.w	8007938 <HAL_UART_IRQHandler+0x36c>
}
 8007670:	bd38      	pop	{r3, r4, r5, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007672:	f013 0f01 	tst.w	r3, #1
 8007676:	d009      	beq.n	800768c <HAL_UART_IRQHandler+0xc0>
 8007678:	f411 7f80 	tst.w	r1, #256	; 0x100
 800767c:	d006      	beq.n	800768c <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800767e:	2501      	movs	r5, #1
 8007680:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007682:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007686:	432a      	orrs	r2, r5
 8007688:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800768c:	f013 0f02 	tst.w	r3, #2
 8007690:	d00f      	beq.n	80076b2 <HAL_UART_IRQHandler+0xe6>
 8007692:	f010 0f01 	tst.w	r0, #1
 8007696:	d01b      	beq.n	80076d0 <HAL_UART_IRQHandler+0x104>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007698:	6822      	ldr	r2, [r4, #0]
 800769a:	2502      	movs	r5, #2
 800769c:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800769e:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80076a2:	f042 0204 	orr.w	r2, r2, #4
 80076a6:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076aa:	f013 0f04 	tst.w	r3, #4
 80076ae:	d106      	bne.n	80076be <HAL_UART_IRQHandler+0xf2>
 80076b0:	e00e      	b.n	80076d0 <HAL_UART_IRQHandler+0x104>
 80076b2:	f013 0f04 	tst.w	r3, #4
 80076b6:	d00b      	beq.n	80076d0 <HAL_UART_IRQHandler+0x104>
 80076b8:	f010 0f01 	tst.w	r0, #1
 80076bc:	d008      	beq.n	80076d0 <HAL_UART_IRQHandler+0x104>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076be:	6822      	ldr	r2, [r4, #0]
 80076c0:	2504      	movs	r5, #4
 80076c2:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076c4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80076c8:	f042 0202 	orr.w	r2, r2, #2
 80076cc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076d0:	f013 0f08 	tst.w	r3, #8
 80076d4:	d00c      	beq.n	80076f0 <HAL_UART_IRQHandler+0x124>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076d6:	f001 0220 	and.w	r2, r1, #32
 80076da:	ea52 020e 	orrs.w	r2, r2, lr
 80076de:	d007      	beq.n	80076f0 <HAL_UART_IRQHandler+0x124>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	2508      	movs	r5, #8
 80076e4:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076e6:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80076ea:	432a      	orrs	r2, r5
 80076ec:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076f0:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80076f4:	d00c      	beq.n	8007710 <HAL_UART_IRQHandler+0x144>
 80076f6:	f011 6f80 	tst.w	r1, #67108864	; 0x4000000
 80076fa:	d009      	beq.n	8007710 <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076fc:	6822      	ldr	r2, [r4, #0]
 80076fe:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8007702:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007704:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007708:	f042 0220 	orr.w	r2, r2, #32
 800770c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007710:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007714:	2a00      	cmp	r2, #0
 8007716:	d0ab      	beq.n	8007670 <HAL_UART_IRQHandler+0xa4>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007718:	f013 0f20 	tst.w	r3, #32
 800771c:	d009      	beq.n	8007732 <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800771e:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007722:	f000 5080 	and.w	r0, r0, #268435456	; 0x10000000
 8007726:	4301      	orrs	r1, r0
 8007728:	d003      	beq.n	8007732 <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 800772a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800772c:	b10b      	cbz	r3, 8007732 <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 800772e:	4620      	mov	r0, r4
 8007730:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8007732:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f003 0340 	and.w	r3, r3, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800773e:	f002 0228 	and.w	r2, r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007742:	4313      	orrs	r3, r2
 8007744:	d02f      	beq.n	80077a6 <HAL_UART_IRQHandler+0x1da>
        UART_EndRxTransfer(huart);
 8007746:	4620      	mov	r0, r4
 8007748:	f7ff fe61 	bl	800740e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007754:	d023      	beq.n	800779e <HAL_UART_IRQHandler+0x1d2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007756:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	f102 0308 	add.w	r3, r2, #8
 800775c:	e853 3f00 	ldrex	r3, [r3]
 8007760:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007764:	3208      	adds	r2, #8
 8007766:	e842 3100 	strex	r1, r3, [r2]
 800776a:	2900      	cmp	r1, #0
 800776c:	d1f3      	bne.n	8007756 <HAL_UART_IRQHandler+0x18a>
          if (huart->hdmarx != NULL)
 800776e:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8007772:	b182      	cbz	r2, 8007796 <HAL_UART_IRQHandler+0x1ca>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007774:	f247 53b7 	movw	r3, #30135	; 0x75b7
 8007778:	f6c0 0300 	movt	r3, #2048	; 0x800
 800777c:	6393      	str	r3, [r2, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800777e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007782:	f7fc fa5e 	bl	8003c42 <HAL_DMA_Abort_IT>
 8007786:	2800      	cmp	r0, #0
 8007788:	f43f af72 	beq.w	8007670 <HAL_UART_IRQHandler+0xa4>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800778c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007790:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007792:	4798      	blx	r3
 8007794:	e76c      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
            HAL_UART_ErrorCallback(huart);
 8007796:	4620      	mov	r0, r4
 8007798:	f7ff fee0 	bl	800755c <HAL_UART_ErrorCallback>
 800779c:	e768      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
          HAL_UART_ErrorCallback(huart);
 800779e:	4620      	mov	r0, r4
 80077a0:	f7ff fedc 	bl	800755c <HAL_UART_ErrorCallback>
 80077a4:	e764      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
        HAL_UART_ErrorCallback(huart);
 80077a6:	4620      	mov	r0, r4
 80077a8:	f7ff fed8 	bl	800755c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ac:	2300      	movs	r3, #0
 80077ae:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80077b2:	e75d      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80077b4:	f013 0f10 	tst.w	r3, #16
 80077b8:	f43f af35 	beq.w	8007626 <HAL_UART_IRQHandler+0x5a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80077bc:	f011 0f10 	tst.w	r1, #16
 80077c0:	f43f af31 	beq.w	8007626 <HAL_UART_IRQHandler+0x5a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077c4:	2310      	movs	r3, #16
 80077c6:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80077d0:	d052      	beq.n	8007878 <HAL_UART_IRQHandler+0x2ac>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077d2:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80077d6:	6813      	ldr	r3, [r2, #0]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f43f af47 	beq.w	8007670 <HAL_UART_IRQHandler+0xa4>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077e2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80077e6:	4299      	cmp	r1, r3
 80077e8:	f67f af42 	bls.w	8007670 <HAL_UART_IRQHandler+0xa4>
        huart->RxXferCount = nb_remaining_rx_data;
 80077ec:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077f0:	6813      	ldr	r3, [r2, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f013 0f20 	tst.w	r3, #32
 80077f8:	d132      	bne.n	8007860 <HAL_UART_IRQHandler+0x294>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077fa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	e852 3f00 	ldrex	r3, [r2]
 8007800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	e842 3100 	strex	r1, r3, [r2]
 8007808:	2900      	cmp	r1, #0
 800780a:	d1f6      	bne.n	80077fa <HAL_UART_IRQHandler+0x22e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	f102 0308 	add.w	r3, r2, #8
 8007812:	e853 3f00 	ldrex	r3, [r3]
 8007816:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781a:	3208      	adds	r2, #8
 800781c:	e842 3100 	strex	r1, r3, [r2]
 8007820:	2900      	cmp	r1, #0
 8007822:	d1f3      	bne.n	800780c <HAL_UART_IRQHandler+0x240>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007824:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007826:	f102 0308 	add.w	r3, r2, #8
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	3208      	adds	r2, #8
 8007834:	e842 3100 	strex	r1, r3, [r2]
 8007838:	2900      	cmp	r1, #0
 800783a:	d1f3      	bne.n	8007824 <HAL_UART_IRQHandler+0x258>
          huart->RxState = HAL_UART_STATE_READY;
 800783c:	2320      	movs	r3, #32
 800783e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007842:	2300      	movs	r3, #0
 8007844:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007846:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007848:	e852 3f00 	ldrex	r3, [r2]
 800784c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007850:	e842 3100 	strex	r1, r3, [r2]
 8007854:	2900      	cmp	r1, #0
 8007856:	d1f6      	bne.n	8007846 <HAL_UART_IRQHandler+0x27a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007858:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800785c:	f7fc f9b7 	bl	8003bce <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007860:	2302      	movs	r3, #2
 8007862:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007864:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007868:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800786c:	1ac9      	subs	r1, r1, r3
 800786e:	b289      	uxth	r1, r1
 8007870:	4620      	mov	r0, r4
 8007872:	f7ff feaa 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 8007876:	e6fb      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007878:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800787c:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 800787e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007882:	b29b      	uxth	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	f43f aef3 	beq.w	8007670 <HAL_UART_IRQHandler+0xa4>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800788a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800788e:	1a89      	subs	r1, r1, r2
 8007890:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8007892:	2900      	cmp	r1, #0
 8007894:	f43f aeec 	beq.w	8007670 <HAL_UART_IRQHandler+0xa4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007898:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789a:	e852 3f00 	ldrex	r3, [r2]
 800789e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a2:	e842 3000 	strex	r0, r3, [r2]
 80078a6:	2800      	cmp	r0, #0
 80078a8:	d1f6      	bne.n	8007898 <HAL_UART_IRQHandler+0x2cc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078aa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ac:	f102 0308 	add.w	r3, r2, #8
 80078b0:	e853 3f00 	ldrex	r3, [r3]
 80078b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078b8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078bc:	3208      	adds	r2, #8
 80078be:	e842 3000 	strex	r0, r3, [r2]
 80078c2:	2800      	cmp	r0, #0
 80078c4:	d1f1      	bne.n	80078aa <HAL_UART_IRQHandler+0x2de>
        huart->RxState = HAL_UART_STATE_READY;
 80078c6:	2320      	movs	r3, #32
 80078c8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078cc:	2300      	movs	r3, #0
 80078ce:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80078d0:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078d2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d4:	e852 3f00 	ldrex	r3, [r2]
 80078d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078dc:	e842 3000 	strex	r0, r3, [r2]
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d1f6      	bne.n	80078d2 <HAL_UART_IRQHandler+0x306>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078e4:	2302      	movs	r3, #2
 80078e6:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078e8:	4620      	mov	r0, r4
 80078ea:	f7ff fe6e 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 80078ee:	e6bf      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80078f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078f4:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80078f6:	4620      	mov	r0, r4
 80078f8:	f000 fea0 	bl	800863c <HAL_UARTEx_WakeupCallback>
    return;
 80078fc:	e6b8      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
    if (huart->TxISR != NULL)
 80078fe:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8007900:	2b00      	cmp	r3, #0
 8007902:	f43f aeb5 	beq.w	8007670 <HAL_UART_IRQHandler+0xa4>
      huart->TxISR(huart);
 8007906:	4620      	mov	r0, r4
 8007908:	4798      	blx	r3
 800790a:	e6b1      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800790c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	e852 3f00 	ldrex	r3, [r2]
 8007912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007916:	e842 3100 	strex	r1, r3, [r2]
 800791a:	2900      	cmp	r1, #0
 800791c:	d1f6      	bne.n	800790c <HAL_UART_IRQHandler+0x340>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800791e:	2320      	movs	r3, #32
 8007920:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007924:	2300      	movs	r3, #0
 8007926:	67a3      	str	r3, [r4, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007928:	4620      	mov	r0, r4
 800792a:	f7fb f900 	bl	8002b2e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800792e:	e69f      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007930:	4620      	mov	r0, r4
 8007932:	f000 fe85 	bl	8008640 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8007936:	e69b      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fe80 	bl	800863e <HAL_UARTEx_RxFifoFullCallback>
    return;
 800793e:	e697      	b.n	8007670 <HAL_UART_IRQHandler+0xa4>

08007940 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007940:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007942:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007946:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 800794a:	2b22      	cmp	r3, #34	; 0x22
 800794c:	d005      	beq.n	800795a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800794e:	6802      	ldr	r2, [r0, #0]
 8007950:	6993      	ldr	r3, [r2, #24]
 8007952:	f043 0308 	orr.w	r3, r3, #8
 8007956:	6193      	str	r3, [r2, #24]
  }
}
 8007958:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800795a:	6803      	ldr	r3, [r0, #0]
 800795c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800795e:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8007960:	4013      	ands	r3, r2
 8007962:	700b      	strb	r3, [r1, #0]
    huart->pRxBuffPtr++;
 8007964:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007966:	3301      	adds	r3, #1
 8007968:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800796a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800796e:	3b01      	subs	r3, #1
 8007970:	b29b      	uxth	r3, r3
 8007972:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8007976:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800797a:	b29b      	uxth	r3, r3
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1eb      	bne.n	8007958 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007980:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007982:	e852 3f00 	ldrex	r3, [r2]
 8007986:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798a:	e842 3100 	strex	r1, r3, [r2]
 800798e:	2900      	cmp	r1, #0
 8007990:	d1f6      	bne.n	8007980 <UART_RxISR_8BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007992:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007994:	f102 0308 	add.w	r3, r2, #8
 8007998:	e853 3f00 	ldrex	r3, [r3]
 800799c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a0:	3208      	adds	r2, #8
 80079a2:	e842 3100 	strex	r1, r3, [r2]
 80079a6:	2900      	cmp	r1, #0
 80079a8:	d1f3      	bne.n	8007992 <UART_RxISR_8BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 80079aa:	2320      	movs	r3, #32
 80079ac:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 80079b0:	2300      	movs	r3, #0
 80079b2:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079b4:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079b6:	6802      	ldr	r2, [r0, #0]
 80079b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d00c      	beq.n	80079de <UART_RxISR_8BIT+0x9e>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079c4:	6853      	ldr	r3, [r2, #4]
 80079c6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80079ca:	d008      	beq.n	80079de <UART_RxISR_8BIT+0x9e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ce:	e852 3f00 	ldrex	r3, [r2]
 80079d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	e842 3100 	strex	r1, r3, [r2]
 80079da:	2900      	cmp	r1, #0
 80079dc:	d1f6      	bne.n	80079cc <UART_RxISR_8BIT+0x8c>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079de:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d116      	bne.n	8007a12 <UART_RxISR_8BIT+0xd2>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e4:	2300      	movs	r3, #0
 80079e6:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ea:	e852 3f00 	ldrex	r3, [r2]
 80079ee:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	e842 3100 	strex	r1, r3, [r2]
 80079f6:	2900      	cmp	r1, #0
 80079f8:	d1f6      	bne.n	80079e8 <UART_RxISR_8BIT+0xa8>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079fa:	6803      	ldr	r3, [r0, #0]
 80079fc:	69da      	ldr	r2, [r3, #28]
 80079fe:	f012 0f10 	tst.w	r2, #16
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a02:	bf1c      	itt	ne
 8007a04:	2210      	movne	r2, #16
 8007a06:	621a      	strne	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a08:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8007a0c:	f7ff fddd 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 8007a10:	e7a2      	b.n	8007958 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007a12:	f7fb f89d 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8007a16:	e79f      	b.n	8007958 <UART_RxISR_8BIT+0x18>

08007a18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a18:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a1a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a1e:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8007a22:	2a22      	cmp	r2, #34	; 0x22
 8007a24:	d005      	beq.n	8007a32 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a26:	6802      	ldr	r2, [r0, #0]
 8007a28:	6993      	ldr	r3, [r2, #24]
 8007a2a:	f043 0308 	orr.w	r3, r3, #8
 8007a2e:	6193      	str	r3, [r2, #24]
  }
}
 8007a30:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a32:	6802      	ldr	r2, [r0, #0]
 8007a34:	6a51      	ldr	r1, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a36:	6d82      	ldr	r2, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a38:	400b      	ands	r3, r1
 8007a3a:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8007a3c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007a3e:	3302      	adds	r3, #2
 8007a40:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8007a42:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007a46:	3b01      	subs	r3, #1
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8007a4e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1eb      	bne.n	8007a30 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a58:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5a:	e852 3f00 	ldrex	r3, [r2]
 8007a5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a62:	e842 3100 	strex	r1, r3, [r2]
 8007a66:	2900      	cmp	r1, #0
 8007a68:	d1f6      	bne.n	8007a58 <UART_RxISR_16BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6c:	f102 0308 	add.w	r3, r2, #8
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	3208      	adds	r2, #8
 8007a7a:	e842 3100 	strex	r1, r3, [r2]
 8007a7e:	2900      	cmp	r1, #0
 8007a80:	d1f3      	bne.n	8007a6a <UART_RxISR_16BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 8007a82:	2320      	movs	r3, #32
 8007a84:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a8c:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a8e:	6802      	ldr	r2, [r0, #0]
 8007a90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a94:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d00c      	beq.n	8007ab6 <UART_RxISR_16BIT+0x9e>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a9c:	6853      	ldr	r3, [r2, #4]
 8007a9e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007aa2:	d008      	beq.n	8007ab6 <UART_RxISR_16BIT+0x9e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007aa4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa6:	e852 3f00 	ldrex	r3, [r2]
 8007aaa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	e842 3100 	strex	r1, r3, [r2]
 8007ab2:	2900      	cmp	r1, #0
 8007ab4:	d1f6      	bne.n	8007aa4 <UART_RxISR_16BIT+0x8c>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d116      	bne.n	8007aea <UART_RxISR_16BIT+0xd2>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007abc:	2300      	movs	r3, #0
 8007abe:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac2:	e852 3f00 	ldrex	r3, [r2]
 8007ac6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	e842 3100 	strex	r1, r3, [r2]
 8007ace:	2900      	cmp	r1, #0
 8007ad0:	d1f6      	bne.n	8007ac0 <UART_RxISR_16BIT+0xa8>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ad2:	6803      	ldr	r3, [r0, #0]
 8007ad4:	69da      	ldr	r2, [r3, #28]
 8007ad6:	f012 0f10 	tst.w	r2, #16
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ada:	bf1c      	itt	ne
 8007adc:	2210      	movne	r2, #16
 8007ade:	621a      	strne	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ae0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8007ae4:	f7ff fd71 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 8007ae8:	e7a2      	b.n	8007a30 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007aea:	f7fb f831 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8007aee:	e79f      	b.n	8007a30 <UART_RxISR_16BIT+0x18>

08007af0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007af0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
 8007af4:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007af8:	6803      	ldr	r3, [r0, #0]
 8007afa:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007afc:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007b00:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b04:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8007b08:	2a22      	cmp	r2, #34	; 0x22
 8007b0a:	d005      	beq.n	8007b18 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b0c:	699a      	ldr	r2, [r3, #24]
 8007b0e:	f042 0208 	orr.w	r2, r2, #8
 8007b12:	619a      	str	r2, [r3, #24]
  }
}
 8007b14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b18:	4604      	mov	r4, r0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b1a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f000 80d2 	beq.w	8007cc8 <UART_RxISR_8BIT_FIFOEN+0x1d8>
 8007b24:	f011 0f20 	tst.w	r1, #32
 8007b28:	f000 80a8 	beq.w	8007c7c <UART_RxISR_8BIT_FIFOEN+0x18c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b2c:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b2e:	f04f 0b04 	mov.w	fp, #4
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b32:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
 8007b36:	f2c4 0a00 	movt	sl, #16384	; 0x4000
 8007b3a:	e01b      	b.n	8007b74 <UART_RxISR_8BIT_FIFOEN+0x84>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b3c:	f015 0f04 	tst.w	r5, #4
 8007b40:	d00b      	beq.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x6a>
 8007b42:	f018 0f01 	tst.w	r8, #1
 8007b46:	d008      	beq.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x6a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b48:	6823      	ldr	r3, [r4, #0]
 8007b4a:	f8c3 b020 	str.w	fp, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b4e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007b52:	f043 0302 	orr.w	r3, r3, #2
 8007b56:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b5a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d13b      	bne.n	8007bda <UART_RxISR_8BIT_FIFOEN+0xea>
      if (huart->RxXferCount == 0U)
 8007b62:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d03c      	beq.n	8007be6 <UART_RxISR_8BIT_FIFOEN+0xf6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b6c:	f015 0f20 	tst.w	r5, #32
 8007b70:	f000 8084 	beq.w	8007c7c <UART_RxISR_8BIT_FIFOEN+0x18c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007b78:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007b7a:	4033      	ands	r3, r6
 8007b7c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8007b7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b80:	3301      	adds	r3, #1
 8007b82:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8007b84:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007b90:	6823      	ldr	r3, [r4, #0]
 8007b92:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007b94:	f015 0f07 	tst.w	r5, #7
 8007b98:	d0e3      	beq.n	8007b62 <UART_RxISR_8BIT_FIFOEN+0x72>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007b9a:	f015 0f01 	tst.w	r5, #1
 8007b9e:	d009      	beq.n	8007bb4 <UART_RxISR_8BIT_FIFOEN+0xc4>
 8007ba0:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007ba4:	d006      	beq.n	8007bb4 <UART_RxISR_8BIT_FIFOEN+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007baa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bb4:	f015 0f02 	tst.w	r5, #2
 8007bb8:	d0c0      	beq.n	8007b3c <UART_RxISR_8BIT_FIFOEN+0x4c>
 8007bba:	f018 0f01 	tst.w	r8, #1
 8007bbe:	d0cc      	beq.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x6a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	2202      	movs	r2, #2
 8007bc4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007bc6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007bca:	f043 0304 	orr.w	r3, r3, #4
 8007bce:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bd2:	f015 0f04 	tst.w	r5, #4
 8007bd6:	d1b7      	bne.n	8007b48 <UART_RxISR_8BIT_FIFOEN+0x58>
 8007bd8:	e7bf      	b.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x6a>
          HAL_UART_ErrorCallback(huart);
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f7ff fcbe 	bl	800755c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be0:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
 8007be4:	e7bd      	b.n	8007b62 <UART_RxISR_8BIT_FIFOEN+0x72>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007be6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be8:	e852 3f00 	ldrex	r3, [r2]
 8007bec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	e842 3100 	strex	r1, r3, [r2]
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	d1f6      	bne.n	8007be6 <UART_RxISR_8BIT_FIFOEN+0xf6>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bf8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bfa:	f102 0308 	add.w	r3, r2, #8
 8007bfe:	e853 3f00 	ldrex	r3, [r3]
 8007c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c06:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	3208      	adds	r2, #8
 8007c0c:	e842 3100 	strex	r1, r3, [r2]
 8007c10:	2900      	cmp	r1, #0
 8007c12:	d1f1      	bne.n	8007bf8 <UART_RxISR_8BIT_FIFOEN+0x108>
        huart->RxState = HAL_UART_STATE_READY;
 8007c14:	2320      	movs	r3, #32
 8007c16:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8007c1a:	6767      	str	r7, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c1c:	6727      	str	r7, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	4553      	cmp	r3, sl
 8007c22:	d003      	beq.n	8007c2c <UART_RxISR_8BIT_FIFOEN+0x13c>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007c2a:	d106      	bne.n	8007c3a <UART_RxISR_8BIT_FIFOEN+0x14a>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c2c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d00d      	beq.n	8007c4e <UART_RxISR_8BIT_FIFOEN+0x15e>
          HAL_UART_RxCpltCallback(huart);
 8007c32:	4620      	mov	r0, r4
 8007c34:	f7fa ff8c 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8007c38:	e798      	b.n	8007b6c <UART_RxISR_8BIT_FIFOEN+0x7c>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c3a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	e852 3f00 	ldrex	r3, [r2]
 8007c40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c44:	e842 3100 	strex	r1, r3, [r2]
 8007c48:	2900      	cmp	r1, #0
 8007c4a:	d1f6      	bne.n	8007c3a <UART_RxISR_8BIT_FIFOEN+0x14a>
 8007c4c:	e7ee      	b.n	8007c2c <UART_RxISR_8BIT_FIFOEN+0x13c>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c4e:	66e7      	str	r7, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c50:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c52:	e852 3f00 	ldrex	r3, [r2]
 8007c56:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5a:	e842 3100 	strex	r1, r3, [r2]
 8007c5e:	2900      	cmp	r1, #0
 8007c60:	d1f6      	bne.n	8007c50 <UART_RxISR_8BIT_FIFOEN+0x160>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	69da      	ldr	r2, [r3, #28]
 8007c66:	f012 0f10 	tst.w	r2, #16
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c6a:	bf1c      	itt	ne
 8007c6c:	2210      	movne	r2, #16
 8007c6e:	621a      	strne	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c70:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007c74:	4620      	mov	r0, r4
 8007c76:	f7ff fca8 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 8007c7a:	e777      	b.n	8007b6c <UART_RxISR_8BIT_FIFOEN+0x7c>
    rxdatacount = huart->RxXferCount;
 8007c7c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007c80:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f43f af46 	beq.w	8007b14 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007c88:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	f67f af41 	bls.w	8007b14 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c92:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	f102 0308 	add.w	r3, r2, #8
 8007c98:	e853 3f00 	ldrex	r3, [r3]
 8007c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	3208      	adds	r2, #8
 8007ca2:	e842 3100 	strex	r1, r3, [r2]
 8007ca6:	2900      	cmp	r1, #0
 8007ca8:	d1f3      	bne.n	8007c92 <UART_RxISR_8BIT_FIFOEN+0x1a2>
      huart->RxISR = UART_RxISR_8BIT;
 8007caa:	f647 1341 	movw	r3, #31041	; 0x7941
 8007cae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007cb2:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007cb4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb6:	e852 3f00 	ldrex	r3, [r2]
 8007cba:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cbe:	e842 3100 	strex	r1, r3, [r2]
 8007cc2:	2900      	cmp	r1, #0
 8007cc4:	d1f6      	bne.n	8007cb4 <UART_RxISR_8BIT_FIFOEN+0x1c4>
 8007cc6:	e725      	b.n	8007b14 <UART_RxISR_8BIT_FIFOEN+0x24>
    rxdatacount = huart->RxXferCount;
 8007cc8:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007ccc:	e722      	b.n	8007b14 <UART_RxISR_8BIT_FIFOEN+0x24>

08007cce <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007cce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007cd2:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007cd6:	6803      	ldr	r3, [r0, #0]
 8007cd8:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007cda:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007cde:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ce2:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8007ce6:	2a22      	cmp	r2, #34	; 0x22
 8007ce8:	d005      	beq.n	8007cf6 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cea:	699a      	ldr	r2, [r3, #24]
 8007cec:	f042 0208 	orr.w	r2, r2, #8
 8007cf0:	619a      	str	r2, [r3, #24]
  }
}
 8007cf2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	4604      	mov	r4, r0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007cf8:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f000 80d2 	beq.w	8007ea6 <UART_RxISR_16BIT_FIFOEN+0x1d8>
 8007d02:	f011 0f20 	tst.w	r1, #32
 8007d06:	f000 80a8 	beq.w	8007e5a <UART_RxISR_16BIT_FIFOEN+0x18c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d0a:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d0c:	f04f 0b04 	mov.w	fp, #4
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d10:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
 8007d14:	f2c4 0a00 	movt	sl, #16384	; 0x4000
 8007d18:	e01b      	b.n	8007d52 <UART_RxISR_16BIT_FIFOEN+0x84>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d1a:	f015 0f04 	tst.w	r5, #4
 8007d1e:	d00b      	beq.n	8007d38 <UART_RxISR_16BIT_FIFOEN+0x6a>
 8007d20:	f018 0f01 	tst.w	r8, #1
 8007d24:	d008      	beq.n	8007d38 <UART_RxISR_16BIT_FIFOEN+0x6a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d26:	6823      	ldr	r3, [r4, #0]
 8007d28:	f8c3 b020 	str.w	fp, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d2c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007d30:	f043 0302 	orr.w	r3, r3, #2
 8007d34:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d38:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d13b      	bne.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0xea>
      if (huart->RxXferCount == 0U)
 8007d40:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d03c      	beq.n	8007dc4 <UART_RxISR_16BIT_FIFOEN+0xf6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d4a:	f015 0f20 	tst.w	r5, #32
 8007d4e:	f000 8084 	beq.w	8007e5a <UART_RxISR_16BIT_FIFOEN+0x18c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007d56:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007d58:	4033      	ands	r3, r6
 8007d5a:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8007d5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d5e:	3302      	adds	r3, #2
 8007d60:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8007d62:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007d66:	3b01      	subs	r3, #1
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007d72:	f015 0f07 	tst.w	r5, #7
 8007d76:	d0e3      	beq.n	8007d40 <UART_RxISR_16BIT_FIFOEN+0x72>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d78:	f015 0f01 	tst.w	r5, #1
 8007d7c:	d009      	beq.n	8007d92 <UART_RxISR_16BIT_FIFOEN+0xc4>
 8007d7e:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007d82:	d006      	beq.n	8007d92 <UART_RxISR_16BIT_FIFOEN+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d84:	2201      	movs	r2, #1
 8007d86:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d88:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d92:	f015 0f02 	tst.w	r5, #2
 8007d96:	d0c0      	beq.n	8007d1a <UART_RxISR_16BIT_FIFOEN+0x4c>
 8007d98:	f018 0f01 	tst.w	r8, #1
 8007d9c:	d0cc      	beq.n	8007d38 <UART_RxISR_16BIT_FIFOEN+0x6a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	2202      	movs	r2, #2
 8007da2:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007da4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007da8:	f043 0304 	orr.w	r3, r3, #4
 8007dac:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007db0:	f015 0f04 	tst.w	r5, #4
 8007db4:	d1b7      	bne.n	8007d26 <UART_RxISR_16BIT_FIFOEN+0x58>
 8007db6:	e7bf      	b.n	8007d38 <UART_RxISR_16BIT_FIFOEN+0x6a>
          HAL_UART_ErrorCallback(huart);
 8007db8:	4620      	mov	r0, r4
 8007dba:	f7ff fbcf 	bl	800755c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dbe:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
 8007dc2:	e7bd      	b.n	8007d40 <UART_RxISR_16BIT_FIFOEN+0x72>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dc4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	e852 3f00 	ldrex	r3, [r2]
 8007dca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dce:	e842 3100 	strex	r1, r3, [r2]
 8007dd2:	2900      	cmp	r1, #0
 8007dd4:	d1f6      	bne.n	8007dc4 <UART_RxISR_16BIT_FIFOEN+0xf6>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007dd6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd8:	f102 0308 	add.w	r3, r2, #8
 8007ddc:	e853 3f00 	ldrex	r3, [r3]
 8007de0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007de4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de8:	3208      	adds	r2, #8
 8007dea:	e842 3100 	strex	r1, r3, [r2]
 8007dee:	2900      	cmp	r1, #0
 8007df0:	d1f1      	bne.n	8007dd6 <UART_RxISR_16BIT_FIFOEN+0x108>
        huart->RxState = HAL_UART_STATE_READY;
 8007df2:	2320      	movs	r3, #32
 8007df4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8007df8:	6767      	str	r7, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007dfa:	6727      	str	r7, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007dfc:	6823      	ldr	r3, [r4, #0]
 8007dfe:	4553      	cmp	r3, sl
 8007e00:	d003      	beq.n	8007e0a <UART_RxISR_16BIT_FIFOEN+0x13c>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007e08:	d106      	bne.n	8007e18 <UART_RxISR_16BIT_FIFOEN+0x14a>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e0a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d00d      	beq.n	8007e2c <UART_RxISR_16BIT_FIFOEN+0x15e>
          HAL_UART_RxCpltCallback(huart);
 8007e10:	4620      	mov	r0, r4
 8007e12:	f7fa fe9d 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8007e16:	e798      	b.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x7c>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e18:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1a:	e852 3f00 	ldrex	r3, [r2]
 8007e1e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e22:	e842 3100 	strex	r1, r3, [r2]
 8007e26:	2900      	cmp	r1, #0
 8007e28:	d1f6      	bne.n	8007e18 <UART_RxISR_16BIT_FIFOEN+0x14a>
 8007e2a:	e7ee      	b.n	8007e0a <UART_RxISR_16BIT_FIFOEN+0x13c>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e2c:	66e7      	str	r7, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	e852 3f00 	ldrex	r3, [r2]
 8007e34:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e38:	e842 3100 	strex	r1, r3, [r2]
 8007e3c:	2900      	cmp	r1, #0
 8007e3e:	d1f6      	bne.n	8007e2e <UART_RxISR_16BIT_FIFOEN+0x160>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	69da      	ldr	r2, [r3, #28]
 8007e44:	f012 0f10 	tst.w	r2, #16
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e48:	bf1c      	itt	ne
 8007e4a:	2210      	movne	r2, #16
 8007e4c:	621a      	strne	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e4e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007e52:	4620      	mov	r0, r4
 8007e54:	f7ff fbb9 	bl	80075ca <HAL_UARTEx_RxEventCallback>
 8007e58:	e777      	b.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x7c>
    rxdatacount = huart->RxXferCount;
 8007e5a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007e5e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f43f af46 	beq.w	8007cf2 <UART_RxISR_16BIT_FIFOEN+0x24>
 8007e66:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	f67f af41 	bls.w	8007cf2 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e70:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	f102 0308 	add.w	r3, r2, #8
 8007e76:	e853 3f00 	ldrex	r3, [r3]
 8007e7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7e:	3208      	adds	r2, #8
 8007e80:	e842 3100 	strex	r1, r3, [r2]
 8007e84:	2900      	cmp	r1, #0
 8007e86:	d1f3      	bne.n	8007e70 <UART_RxISR_16BIT_FIFOEN+0x1a2>
      huart->RxISR = UART_RxISR_16BIT;
 8007e88:	f647 2319 	movw	r3, #31257	; 0x7a19
 8007e8c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007e90:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e92:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e94:	e852 3f00 	ldrex	r3, [r2]
 8007e98:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9c:	e842 3100 	strex	r1, r3, [r2]
 8007ea0:	2900      	cmp	r1, #0
 8007ea2:	d1f6      	bne.n	8007e92 <UART_RxISR_16BIT_FIFOEN+0x1c4>
 8007ea4:	e725      	b.n	8007cf2 <UART_RxISR_16BIT_FIFOEN+0x24>
    rxdatacount = huart->RxXferCount;
 8007ea6:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007eaa:	e722      	b.n	8007cf2 <UART_RxISR_16BIT_FIFOEN+0x24>

08007eac <UART_SetConfig>:
{
 8007eac:	b570      	push	{r4, r5, r6, lr}
 8007eae:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8007eb0:	6801      	ldr	r1, [r0, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007eb2:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007eb4:	68a3      	ldr	r3, [r4, #8]
 8007eb6:	6922      	ldr	r2, [r4, #16]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	6962      	ldr	r2, [r4, #20]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	69e2      	ldr	r2, [r4, #28]
 8007ec0:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ec2:	f646 12f3 	movw	r2, #27123	; 0x69f3
 8007ec6:	f6cc 72ff 	movt	r2, #53247	; 0xcfff
 8007eca:	4002      	ands	r2, r0
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ed0:	6822      	ldr	r2, [r4, #0]
 8007ed2:	6853      	ldr	r3, [r2, #4]
 8007ed4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007ed8:	68e1      	ldr	r1, [r4, #12]
 8007eda:	430b      	orrs	r3, r1
 8007edc:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ede:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ee0:	6822      	ldr	r2, [r4, #0]
 8007ee2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ee6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007eea:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8007eec:	bf1c      	itt	ne
 8007eee:	6a23      	ldrne	r3, [r4, #32]
 8007ef0:	4319      	orrne	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ef2:	6893      	ldr	r3, [r2, #8]
 8007ef4:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007ef8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007efc:	430b      	orrs	r3, r1
 8007efe:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f00:	6822      	ldr	r2, [r4, #0]
 8007f02:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007f04:	f023 030f 	bic.w	r3, r3, #15
 8007f08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007f0a:	430b      	orrs	r3, r1
 8007f0c:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f0e:	6823      	ldr	r3, [r4, #0]
 8007f10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007f14:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d01f      	beq.n	8007f5c <UART_SetConfig+0xb0>
 8007f1c:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8007f20:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d02f      	beq.n	8007f88 <UART_SetConfig+0xdc>
 8007f28:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007f2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d04a      	beq.n	8007fca <UART_SetConfig+0x11e>
 8007f34:	2210      	movs	r2, #16
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f36:	69e0      	ldr	r0, [r4, #28]
 8007f38:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007f3c:	f000 80c7 	beq.w	80080ce <UART_SetConfig+0x222>
    switch (clocksource)
 8007f40:	2a08      	cmp	r2, #8
 8007f42:	f200 813c 	bhi.w	80081be <UART_SetConfig+0x312>
 8007f46:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007f4a:	00fc      	.short	0x00fc
 8007f4c:	01270121 	.word	0x01270121
 8007f50:	0124013a 	.word	0x0124013a
 8007f54:	013a013a 	.word	0x013a013a
 8007f58:	00f9013a 	.word	0x00f9013a
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007f5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f60:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007f64:	f002 0203 	and.w	r2, r2, #3
 8007f68:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f6c:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 8007f70:	2a03      	cmp	r2, #3
 8007f72:	d807      	bhi.n	8007f84 <UART_SetConfig+0xd8>
 8007f74:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007f78:	00040076 	.word	0x00040076
 8007f7c:	012b0129 	.word	0x012b0129
 8007f80:	2204      	movs	r2, #4
 8007f82:	e7d8      	b.n	8007f36 <UART_SetConfig+0x8a>
 8007f84:	2210      	movs	r2, #16
 8007f86:	e7d6      	b.n	8007f36 <UART_SetConfig+0x8a>
 8007f88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f8c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007f90:	f002 020c 	and.w	r2, r2, #12
 8007f94:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8007f98:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 8007f9c:	2a0c      	cmp	r2, #12
 8007f9e:	d812      	bhi.n	8007fc6 <UART_SetConfig+0x11a>
 8007fa0:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007fa4:	00110080 	.word	0x00110080
 8007fa8:	00110011 	.word	0x00110011
 8007fac:	0011000d 	.word	0x0011000d
 8007fb0:	00110011 	.word	0x00110011
 8007fb4:	00110117 	.word	0x00110117
 8007fb8:	00110011 	.word	0x00110011
 8007fbc:	000f      	.short	0x000f
 8007fbe:	2204      	movs	r2, #4
 8007fc0:	e7b9      	b.n	8007f36 <UART_SetConfig+0x8a>
 8007fc2:	2208      	movs	r2, #8
 8007fc4:	e7b7      	b.n	8007f36 <UART_SetConfig+0x8a>
 8007fc6:	2210      	movs	r2, #16
 8007fc8:	e7b5      	b.n	8007f36 <UART_SetConfig+0x8a>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007fca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007fd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fda:	d070      	beq.n	80080be <UART_SetConfig+0x212>
 8007fdc:	d80a      	bhi.n	8007ff4 <UART_SetConfig+0x148>
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d067      	beq.n	80080b2 <UART_SetConfig+0x206>
 8007fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fe6:	bf18      	it	ne
 8007fe8:	2001      	movne	r0, #1
 8007fea:	f040 80c6 	bne.w	800817a <UART_SetConfig+0x2ce>
        pclk = HAL_RCC_GetSysClockFreq();
 8007fee:	f7fd fb01 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
        break;
 8007ff2:	e060      	b.n	80080b6 <UART_SetConfig+0x20a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ff4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ff8:	d132      	bne.n	8008060 <UART_SetConfig+0x1b4>
 8007ffa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ffe:	f244 7360 	movw	r3, #18272	; 0x4760
 8008002:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008006:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008008:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800800c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008010:	6865      	ldr	r5, [r4, #4]
 8008012:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008016:	4299      	cmp	r1, r3
 8008018:	f200 80c5 	bhi.w	80081a6 <UART_SetConfig+0x2fa>
 800801c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008020:	f200 80c3 	bhi.w	80081aa <UART_SetConfig+0x2fe>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008024:	2600      	movs	r6, #0
 8008026:	4633      	mov	r3, r6
 8008028:	4631      	mov	r1, r6
 800802a:	f7f8 feaf 	bl	8000d8c <__aeabi_uldivmod>
 800802e:	0209      	lsls	r1, r1, #8
 8008030:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008034:	0200      	lsls	r0, r0, #8
 8008036:	086b      	lsrs	r3, r5, #1
 8008038:	18c0      	adds	r0, r0, r3
 800803a:	462a      	mov	r2, r5
 800803c:	4633      	mov	r3, r6
 800803e:	f141 0100 	adc.w	r1, r1, #0
 8008042:	f7f8 fea3 	bl	8000d8c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008046:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800804a:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800804e:	f2c0 030f 	movt	r3, #15
 8008052:	429a      	cmp	r2, r3
 8008054:	f200 80ab 	bhi.w	80081ae <UART_SetConfig+0x302>
          huart->Instance->BRR = usartdiv;
 8008058:	6823      	ldr	r3, [r4, #0]
 800805a:	60d8      	str	r0, [r3, #12]
 800805c:	4630      	mov	r0, r6
 800805e:	e08c      	b.n	800817a <UART_SetConfig+0x2ce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008060:	2001      	movs	r0, #1
 8008062:	e08a      	b.n	800817a <UART_SetConfig+0x2ce>
 8008064:	2201      	movs	r2, #1
  if (UART_INSTANCE_LOWPOWER(huart))
 8008066:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800806a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800806e:	428b      	cmp	r3, r1
 8008070:	f47f af61 	bne.w	8007f36 <UART_SetConfig+0x8a>
    switch (clocksource)
 8008074:	2a08      	cmp	r2, #8
 8008076:	f200 8094 	bhi.w	80081a2 <UART_SetConfig+0x2f6>
 800807a:	a301      	add	r3, pc, #4	; (adr r3, 8008080 <UART_SetConfig+0x1d4>)
 800807c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8008080:	080080b3 	.word	0x080080b3
 8008084:	080081a3 	.word	0x080081a3
 8008088:	080080a9 	.word	0x080080a9
 800808c:	080081a3 	.word	0x080081a3
 8008090:	08007fef 	.word	0x08007fef
 8008094:	080081a3 	.word	0x080081a3
 8008098:	080081a3 	.word	0x080081a3
 800809c:	080081a3 	.word	0x080081a3
 80080a0:	080080c9 	.word	0x080080c9
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080a4:	2200      	movs	r2, #0
 80080a6:	e7de      	b.n	8008066 <UART_SetConfig+0x1ba>
    switch (clocksource)
 80080a8:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 80080ac:	f2c0 00f4 	movt	r0, #244	; 0xf4
 80080b0:	e7a5      	b.n	8007ffe <UART_SetConfig+0x152>
        pclk = HAL_RCC_GetPCLK1Freq();
 80080b2:	f7fd ffa5 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80080b6:	2800      	cmp	r0, #0
 80080b8:	d1a1      	bne.n	8007ffe <UART_SetConfig+0x152>
 80080ba:	2000      	movs	r0, #0
 80080bc:	e05d      	b.n	800817a <UART_SetConfig+0x2ce>
        pclk = (uint32_t) HSI_VALUE;
 80080be:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 80080c2:	f2c0 00f4 	movt	r0, #244	; 0xf4
 80080c6:	e79a      	b.n	8007ffe <UART_SetConfig+0x152>
        pclk = (uint32_t) LSE_VALUE;
 80080c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80080cc:	e797      	b.n	8007ffe <UART_SetConfig+0x152>
    switch (clocksource)
 80080ce:	2a08      	cmp	r2, #8
 80080d0:	d86f      	bhi.n	80081b2 <UART_SetConfig+0x306>
 80080d2:	e8df f002 	tbb	[pc, r2]
 80080d6:	2805      	.short	0x2805
 80080d8:	6e2b6e2e 	.word	0x6e2b6e2e
 80080dc:	6e6e      	.short	0x6e6e
 80080de:	09          	.byte	0x09
 80080df:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 80080e0:	f7fd ff8e 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d066      	beq.n	80081b6 <UART_SetConfig+0x30a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080e8:	6862      	ldr	r2, [r4, #4]
 80080ea:	f244 7360 	movw	r3, #18272	; 0x4760
 80080ee:	f6c0 0301 	movt	r3, #2049	; 0x801
 80080f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80080f4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80080f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80080fc:	0853      	lsrs	r3, r2, #1
 80080fe:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008102:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008106:	f1a3 0110 	sub.w	r1, r3, #16
 800810a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800810e:	4291      	cmp	r1, r2
 8008110:	d853      	bhi.n	80081ba <UART_SetConfig+0x30e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008112:	f023 020f 	bic.w	r2, r3, #15
 8008116:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8008118:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800811a:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800811e:	4313      	orrs	r3, r2
 8008120:	60cb      	str	r3, [r1, #12]
 8008122:	2000      	movs	r0, #0
 8008124:	e029      	b.n	800817a <UART_SetConfig+0x2ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008126:	f7fd ff7b 	bl	8006020 <HAL_RCC_GetPCLK2Freq>
        break;
 800812a:	e7db      	b.n	80080e4 <UART_SetConfig+0x238>
        pclk = HAL_RCC_GetSysClockFreq();
 800812c:	f7fd fa62 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
        break;
 8008130:	e7d8      	b.n	80080e4 <UART_SetConfig+0x238>
        pclk = (uint32_t) HSI_VALUE;
 8008132:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8008136:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800813a:	e7d5      	b.n	80080e8 <UART_SetConfig+0x23c>
    switch (clocksource)
 800813c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008140:	e003      	b.n	800814a <UART_SetConfig+0x29e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008142:	f7fd ff5d 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008146:	2800      	cmp	r0, #0
 8008148:	d03b      	beq.n	80081c2 <UART_SetConfig+0x316>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	f244 7360 	movw	r3, #18272	; 0x4760
 8008150:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008154:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008156:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800815a:	fbb0 f0f3 	udiv	r0, r0, r3
 800815e:	eb00 0052 	add.w	r0, r0, r2, lsr #1
 8008162:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008166:	f1a0 0210 	sub.w	r2, r0, #16
 800816a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800816e:	429a      	cmp	r2, r3
 8008170:	d829      	bhi.n	80081c6 <UART_SetConfig+0x31a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	b280      	uxth	r0, r0
 8008176:	60d8      	str	r0, [r3, #12]
 8008178:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800817a:	2301      	movs	r3, #1
 800817c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008180:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8008184:	2300      	movs	r3, #0
 8008186:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8008188:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800818a:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800818c:	f7fd ff48 	bl	8006020 <HAL_RCC_GetPCLK2Freq>
        break;
 8008190:	e7d9      	b.n	8008146 <UART_SetConfig+0x29a>
        pclk = HAL_RCC_GetSysClockFreq();
 8008192:	f7fd fa2f 	bl	80055f4 <HAL_RCC_GetSysClockFreq>
        break;
 8008196:	e7d6      	b.n	8008146 <UART_SetConfig+0x29a>
        pclk = (uint32_t) HSI_VALUE;
 8008198:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800819c:	f2c0 00f4 	movt	r0, #244	; 0xf4
 80081a0:	e7d3      	b.n	800814a <UART_SetConfig+0x29e>
    switch (clocksource)
 80081a2:	2001      	movs	r0, #1
 80081a4:	e7e9      	b.n	800817a <UART_SetConfig+0x2ce>
        ret = HAL_ERROR;
 80081a6:	2001      	movs	r0, #1
 80081a8:	e7e7      	b.n	800817a <UART_SetConfig+0x2ce>
 80081aa:	2001      	movs	r0, #1
 80081ac:	e7e5      	b.n	800817a <UART_SetConfig+0x2ce>
          ret = HAL_ERROR;
 80081ae:	2001      	movs	r0, #1
 80081b0:	e7e3      	b.n	800817a <UART_SetConfig+0x2ce>
    switch (clocksource)
 80081b2:	2001      	movs	r0, #1
 80081b4:	e7e1      	b.n	800817a <UART_SetConfig+0x2ce>
 80081b6:	2000      	movs	r0, #0
 80081b8:	e7df      	b.n	800817a <UART_SetConfig+0x2ce>
        ret = HAL_ERROR;
 80081ba:	2001      	movs	r0, #1
 80081bc:	e7dd      	b.n	800817a <UART_SetConfig+0x2ce>
    switch (clocksource)
 80081be:	2001      	movs	r0, #1
 80081c0:	e7db      	b.n	800817a <UART_SetConfig+0x2ce>
 80081c2:	2000      	movs	r0, #0
 80081c4:	e7d9      	b.n	800817a <UART_SetConfig+0x2ce>
        ret = HAL_ERROR;
 80081c6:	2001      	movs	r0, #1
 80081c8:	e7d7      	b.n	800817a <UART_SetConfig+0x2ce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081ca:	2202      	movs	r2, #2
 80081cc:	e6b3      	b.n	8007f36 <UART_SetConfig+0x8a>
 80081ce:	2208      	movs	r2, #8
 80081d0:	e6b1      	b.n	8007f36 <UART_SetConfig+0x8a>
 80081d2:	2202      	movs	r2, #2
 80081d4:	e6af      	b.n	8007f36 <UART_SetConfig+0x8a>
 80081d6:	bf00      	nop

080081d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80081d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80081da:	f013 0f01 	tst.w	r3, #1
 80081de:	d006      	beq.n	80081ee <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80081e0:	6802      	ldr	r2, [r0, #0]
 80081e2:	6853      	ldr	r3, [r2, #4]
 80081e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80081e8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80081ea:	430b      	orrs	r3, r1
 80081ec:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081ee:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80081f0:	f013 0f02 	tst.w	r3, #2
 80081f4:	d006      	beq.n	8008204 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081f6:	6802      	ldr	r2, [r0, #0]
 80081f8:	6853      	ldr	r3, [r2, #4]
 80081fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081fe:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8008200:	430b      	orrs	r3, r1
 8008202:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008204:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008206:	f013 0f04 	tst.w	r3, #4
 800820a:	d006      	beq.n	800821a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800820c:	6802      	ldr	r2, [r0, #0]
 800820e:	6853      	ldr	r3, [r2, #4]
 8008210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008214:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8008216:	430b      	orrs	r3, r1
 8008218:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800821a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800821c:	f013 0f08 	tst.w	r3, #8
 8008220:	d006      	beq.n	8008230 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008222:	6802      	ldr	r2, [r0, #0]
 8008224:	6853      	ldr	r3, [r2, #4]
 8008226:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800822a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800822c:	430b      	orrs	r3, r1
 800822e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008230:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008232:	f013 0f10 	tst.w	r3, #16
 8008236:	d006      	beq.n	8008246 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008238:	6802      	ldr	r2, [r0, #0]
 800823a:	6893      	ldr	r3, [r2, #8]
 800823c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008240:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8008242:	430b      	orrs	r3, r1
 8008244:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008246:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008248:	f013 0f20 	tst.w	r3, #32
 800824c:	d006      	beq.n	800825c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800824e:	6802      	ldr	r2, [r0, #0]
 8008250:	6893      	ldr	r3, [r2, #8]
 8008252:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008256:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008258:	430b      	orrs	r3, r1
 800825a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800825c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800825e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008262:	d00a      	beq.n	800827a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008264:	6802      	ldr	r2, [r0, #0]
 8008266:	6853      	ldr	r3, [r2, #4]
 8008268:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800826c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800826e:	430b      	orrs	r3, r1
 8008270:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008272:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008274:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008278:	d00b      	beq.n	8008292 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800827a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800827c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008280:	d006      	beq.n	8008290 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008282:	6802      	ldr	r2, [r0, #0]
 8008284:	6853      	ldr	r3, [r2, #4]
 8008286:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800828a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800828c:	430b      	orrs	r3, r1
 800828e:	6053      	str	r3, [r2, #4]
}
 8008290:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008292:	6802      	ldr	r2, [r0, #0]
 8008294:	6853      	ldr	r3, [r2, #4]
 8008296:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800829a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800829c:	430b      	orrs	r3, r1
 800829e:	6053      	str	r3, [r2, #4]
 80082a0:	e7eb      	b.n	800827a <UART_AdvFeatureConfig+0xa2>

080082a2 <UART_WaitOnFlagUntilTimeout>:
{
 80082a2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082a6:	4680      	mov	r8, r0
 80082a8:	460e      	mov	r6, r1
 80082aa:	4615      	mov	r5, r2
 80082ac:	4699      	mov	r9, r3
 80082ae:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082b0:	f8d8 3000 	ldr.w	r3, [r8]
 80082b4:	69dc      	ldr	r4, [r3, #28]
 80082b6:	ea36 0404 	bics.w	r4, r6, r4
 80082ba:	bf0c      	ite	eq
 80082bc:	2401      	moveq	r4, #1
 80082be:	2400      	movne	r4, #0
 80082c0:	42ac      	cmp	r4, r5
 80082c2:	d15a      	bne.n	800837a <UART_WaitOnFlagUntilTimeout+0xd8>
    if (Timeout != HAL_MAX_DELAY)
 80082c4:	f1b7 3fff 	cmp.w	r7, #4294967295
 80082c8:	d0f4      	beq.n	80082b4 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082ca:	f7f9 ffb7 	bl	800223c <HAL_GetTick>
 80082ce:	eba0 0009 	sub.w	r0, r0, r9
 80082d2:	42b8      	cmp	r0, r7
 80082d4:	d830      	bhi.n	8008338 <UART_WaitOnFlagUntilTimeout+0x96>
 80082d6:	b37f      	cbz	r7, 8008338 <UART_WaitOnFlagUntilTimeout+0x96>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80082d8:	f8d8 3000 	ldr.w	r3, [r8]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	f012 0f04 	tst.w	r2, #4
 80082e2:	d0e5      	beq.n	80082b0 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082e4:	69da      	ldr	r2, [r3, #28]
 80082e6:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80082ea:	d0e1      	beq.n	80082b0 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082f0:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80082f2:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f6:	e852 3f00 	ldrex	r3, [r2]
 80082fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fe:	e842 3100 	strex	r1, r3, [r2]
 8008302:	2900      	cmp	r1, #0
 8008304:	d1f5      	bne.n	80082f2 <UART_WaitOnFlagUntilTimeout+0x50>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008306:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	f102 0308 	add.w	r3, r2, #8
 800830e:	e853 3f00 	ldrex	r3, [r3]
 8008312:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008316:	3208      	adds	r2, #8
 8008318:	e842 3100 	strex	r1, r3, [r2]
 800831c:	2900      	cmp	r1, #0
 800831e:	d1f2      	bne.n	8008306 <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 8008320:	2320      	movs	r3, #32
 8008322:	f8c8 3088 	str.w	r3, [r8, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8008326:	f8c8 308c 	str.w	r3, [r8, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800832a:	f8c8 3090 	str.w	r3, [r8, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800832e:	2300      	movs	r3, #0
 8008330:	f888 3084 	strb.w	r3, [r8, #132]	; 0x84
          return HAL_TIMEOUT;
 8008334:	2003      	movs	r0, #3
 8008336:	e021      	b.n	800837c <UART_WaitOnFlagUntilTimeout+0xda>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008338:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833c:	e852 3f00 	ldrex	r3, [r2]
 8008340:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008344:	e842 3100 	strex	r1, r3, [r2]
 8008348:	2900      	cmp	r1, #0
 800834a:	d1f5      	bne.n	8008338 <UART_WaitOnFlagUntilTimeout+0x96>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800834c:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	f102 0308 	add.w	r3, r2, #8
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835c:	3208      	adds	r2, #8
 800835e:	e842 3100 	strex	r1, r3, [r2]
 8008362:	2900      	cmp	r1, #0
 8008364:	d1f2      	bne.n	800834c <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 8008366:	2320      	movs	r3, #32
 8008368:	f8c8 3088 	str.w	r3, [r8, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 800836c:	f8c8 308c 	str.w	r3, [r8, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 8008370:	2300      	movs	r3, #0
 8008372:	f888 3084 	strb.w	r3, [r8, #132]	; 0x84
        return HAL_TIMEOUT;
 8008376:	2003      	movs	r0, #3
 8008378:	e000      	b.n	800837c <UART_WaitOnFlagUntilTimeout+0xda>
  return HAL_OK;
 800837a:	2000      	movs	r0, #0
}
 800837c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008380 <UART_CheckIdleState>:
{
 8008380:	b530      	push	{r4, r5, lr}
 8008382:	b083      	sub	sp, #12
 8008384:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008386:	2300      	movs	r3, #0
 8008388:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800838c:	f7f9 ff56 	bl	800223c <HAL_GetTick>
 8008390:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008392:	6822      	ldr	r2, [r4, #0]
 8008394:	6812      	ldr	r2, [r2, #0]
 8008396:	f012 0f08 	tst.w	r2, #8
 800839a:	d110      	bne.n	80083be <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800839c:	6823      	ldr	r3, [r4, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f013 0f04 	tst.w	r3, #4
 80083a4:	d119      	bne.n	80083da <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 80083a6:	2320      	movs	r3, #32
 80083a8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80083ac:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b0:	2000      	movs	r0, #0
 80083b2:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083b4:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 80083b6:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80083ba:	b003      	add	sp, #12
 80083bc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	4603      	mov	r3, r0
 80083c6:	2200      	movs	r2, #0
 80083c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80083cc:	4620      	mov	r0, r4
 80083ce:	f7ff ff68 	bl	80082a2 <UART_WaitOnFlagUntilTimeout>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d0e2      	beq.n	800839c <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 80083d6:	2003      	movs	r0, #3
 80083d8:	e7ef      	b.n	80083ba <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083de:	9300      	str	r3, [sp, #0]
 80083e0:	462b      	mov	r3, r5
 80083e2:	2200      	movs	r2, #0
 80083e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80083e8:	4620      	mov	r0, r4
 80083ea:	f7ff ff5a 	bl	80082a2 <UART_WaitOnFlagUntilTimeout>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	d0d9      	beq.n	80083a6 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 80083f2:	2003      	movs	r0, #3
 80083f4:	e7e1      	b.n	80083ba <UART_CheckIdleState+0x3a>

080083f6 <HAL_UART_Init>:
  if (huart == NULL)
 80083f6:	b378      	cbz	r0, 8008458 <HAL_UART_Init+0x62>
{
 80083f8:	b510      	push	{r4, lr}
 80083fa:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80083fc:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008400:	b30b      	cbz	r3, 8008446 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8008402:	2324      	movs	r3, #36	; 0x24
 8008404:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8008408:	6822      	ldr	r2, [r4, #0]
 800840a:	6813      	ldr	r3, [r2, #0]
 800840c:	f023 0301 	bic.w	r3, r3, #1
 8008410:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008412:	4620      	mov	r0, r4
 8008414:	f7ff fd4a 	bl	8007eac <UART_SetConfig>
 8008418:	2801      	cmp	r0, #1
 800841a:	d013      	beq.n	8008444 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800841c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800841e:	b9bb      	cbnz	r3, 8008450 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008420:	6822      	ldr	r2, [r4, #0]
 8008422:	6853      	ldr	r3, [r2, #4]
 8008424:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008428:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800842a:	6822      	ldr	r2, [r4, #0]
 800842c:	6893      	ldr	r3, [r2, #8]
 800842e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8008432:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8008434:	6822      	ldr	r2, [r4, #0]
 8008436:	6813      	ldr	r3, [r2, #0]
 8008438:	f043 0301 	orr.w	r3, r3, #1
 800843c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800843e:	4620      	mov	r0, r4
 8008440:	f7ff ff9e 	bl	8008380 <UART_CheckIdleState>
}
 8008444:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8008446:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800844a:	f7fa f9c3 	bl	80027d4 <HAL_UART_MspInit>
 800844e:	e7d8      	b.n	8008402 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008450:	4620      	mov	r0, r4
 8008452:	f7ff fec1 	bl	80081d8 <UART_AdvFeatureConfig>
 8008456:	e7e3      	b.n	8008420 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8008458:	2001      	movs	r0, #1
}
 800845a:	4770      	bx	lr

0800845c <UART_Start_Receive_IT>:
{
 800845c:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 800845e:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008460:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008464:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008468:	2300      	movs	r3, #0
 800846a:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 800846c:	6883      	ldr	r3, [r0, #8]
 800846e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008472:	d007      	beq.n	8008484 <UART_Start_Receive_IT+0x28>
 8008474:	2b00      	cmp	r3, #0
 8008476:	d13b      	bne.n	80084f0 <UART_Start_Receive_IT+0x94>
 8008478:	6903      	ldr	r3, [r0, #16]
 800847a:	2b00      	cmp	r3, #0
 800847c:	bf14      	ite	ne
 800847e:	237f      	movne	r3, #127	; 0x7f
 8008480:	23ff      	moveq	r3, #255	; 0xff
 8008482:	e005      	b.n	8008490 <UART_Start_Receive_IT+0x34>
 8008484:	6903      	ldr	r3, [r0, #16]
 8008486:	2b00      	cmp	r3, #0
 8008488:	f240 13ff 	movw	r3, #511	; 0x1ff
 800848c:	bf18      	it	ne
 800848e:	23ff      	movne	r3, #255	; 0xff
 8008490:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008494:	2300      	movs	r3, #0
 8008496:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800849a:	2322      	movs	r3, #34	; 0x22
 800849c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a0:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a2:	f101 0308 	add.w	r3, r1, #8
 80084a6:	e853 3f00 	ldrex	r3, [r3]
 80084aa:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	3108      	adds	r1, #8
 80084b0:	e841 3400 	strex	r4, r3, [r1]
 80084b4:	2c00      	cmp	r4, #0
 80084b6:	d1f3      	bne.n	80084a0 <UART_Start_Receive_IT+0x44>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80084b8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80084ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084be:	d022      	beq.n	8008506 <UART_Start_Receive_IT+0xaa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084c0:	6883      	ldr	r3, [r0, #8]
 80084c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084c6:	d04b      	beq.n	8008560 <UART_Start_Receive_IT+0x104>
      huart->RxISR = UART_RxISR_8BIT;
 80084c8:	f647 1341 	movw	r3, #31041	; 0x7941
 80084cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80084d0:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80084d2:	6903      	ldr	r3, [r0, #16]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d056      	beq.n	8008586 <UART_Start_Receive_IT+0x12a>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80084d8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	e852 3f00 	ldrex	r3, [r2]
 80084de:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e2:	e842 3100 	strex	r1, r3, [r2]
 80084e6:	2900      	cmp	r1, #0
 80084e8:	d1f6      	bne.n	80084d8 <UART_Start_Receive_IT+0x7c>
}
 80084ea:	2000      	movs	r0, #0
 80084ec:	bc10      	pop	{r4}
 80084ee:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80084f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084f4:	d001      	beq.n	80084fa <UART_Start_Receive_IT+0x9e>
 80084f6:	2300      	movs	r3, #0
 80084f8:	e7ca      	b.n	8008490 <UART_Start_Receive_IT+0x34>
 80084fa:	6903      	ldr	r3, [r0, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	bf14      	ite	ne
 8008500:	233f      	movne	r3, #63	; 0x3f
 8008502:	237f      	moveq	r3, #127	; 0x7f
 8008504:	e7c4      	b.n	8008490 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008506:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800850a:	4293      	cmp	r3, r2
 800850c:	d8d8      	bhi.n	80084c0 <UART_Start_Receive_IT+0x64>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800850e:	6883      	ldr	r3, [r0, #8]
 8008510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008514:	d01c      	beq.n	8008550 <UART_Start_Receive_IT+0xf4>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008516:	f647 23f1 	movw	r3, #31473	; 0x7af1
 800851a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800851e:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008520:	6903      	ldr	r3, [r0, #16]
 8008522:	b143      	cbz	r3, 8008536 <UART_Start_Receive_IT+0xda>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008524:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008526:	e852 3f00 	ldrex	r3, [r2]
 800852a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852e:	e842 3100 	strex	r1, r3, [r2]
 8008532:	2900      	cmp	r1, #0
 8008534:	d1f6      	bne.n	8008524 <UART_Start_Receive_IT+0xc8>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008536:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008538:	f102 0308 	add.w	r3, r2, #8
 800853c:	e853 3f00 	ldrex	r3, [r3]
 8008540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008544:	3208      	adds	r2, #8
 8008546:	e842 3100 	strex	r1, r3, [r2]
 800854a:	2900      	cmp	r1, #0
 800854c:	d1f3      	bne.n	8008536 <UART_Start_Receive_IT+0xda>
 800854e:	e7cc      	b.n	80084ea <UART_Start_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008550:	6903      	ldr	r3, [r0, #16]
 8008552:	b16b      	cbz	r3, 8008570 <UART_Start_Receive_IT+0x114>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008554:	f647 23f1 	movw	r3, #31473	; 0x7af1
 8008558:	f6c0 0300 	movt	r3, #2048	; 0x800
 800855c:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800855e:	e7e1      	b.n	8008524 <UART_Start_Receive_IT+0xc8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008560:	6903      	ldr	r3, [r0, #16]
 8008562:	b15b      	cbz	r3, 800857c <UART_Start_Receive_IT+0x120>
      huart->RxISR = UART_RxISR_8BIT;
 8008564:	f647 1341 	movw	r3, #31041	; 0x7941
 8008568:	f6c0 0300 	movt	r3, #2048	; 0x800
 800856c:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800856e:	e7b3      	b.n	80084d8 <UART_Start_Receive_IT+0x7c>
 8008570:	f647 43cf 	movw	r3, #31951	; 0x7ccf
 8008574:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008578:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800857a:	e7dc      	b.n	8008536 <UART_Start_Receive_IT+0xda>
 800857c:	f647 2319 	movw	r3, #31257	; 0x7a19
 8008580:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008584:	6743      	str	r3, [r0, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008586:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008588:	e852 3f00 	ldrex	r3, [r2]
 800858c:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008590:	e842 3100 	strex	r1, r3, [r2]
 8008594:	2900      	cmp	r1, #0
 8008596:	d1f6      	bne.n	8008586 <UART_Start_Receive_IT+0x12a>
 8008598:	e7a7      	b.n	80084ea <UART_Start_Receive_IT+0x8e>

0800859a <HAL_UART_Receive_IT>:
{
 800859a:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800859c:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	d11a      	bne.n	80085da <HAL_UART_Receive_IT+0x40>
    if ((pData == NULL) || (Size == 0U))
 80085a4:	b1d9      	cbz	r1, 80085de <HAL_UART_Receive_IT+0x44>
 80085a6:	b1e2      	cbz	r2, 80085e2 <HAL_UART_Receive_IT+0x48>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a8:	2300      	movs	r3, #0
 80085aa:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085ac:	6804      	ldr	r4, [r0, #0]
 80085ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085b2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80085b6:	429c      	cmp	r4, r3
 80085b8:	d00c      	beq.n	80085d4 <HAL_UART_Receive_IT+0x3a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085ba:	6863      	ldr	r3, [r4, #4]
 80085bc:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80085c0:	d008      	beq.n	80085d4 <HAL_UART_Receive_IT+0x3a>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085c2:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c4:	e854 3f00 	ldrex	r3, [r4]
 80085c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085cc:	e844 3500 	strex	r5, r3, [r4]
 80085d0:	2d00      	cmp	r5, #0
 80085d2:	d1f6      	bne.n	80085c2 <HAL_UART_Receive_IT+0x28>
    return (UART_Start_Receive_IT(huart, pData, Size));
 80085d4:	f7ff ff42 	bl	800845c <UART_Start_Receive_IT>
 80085d8:	e000      	b.n	80085dc <HAL_UART_Receive_IT+0x42>
    return HAL_BUSY;
 80085da:	2002      	movs	r0, #2
}
 80085dc:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80085de:	2001      	movs	r0, #1
 80085e0:	e7fc      	b.n	80085dc <HAL_UART_Receive_IT+0x42>
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7fa      	b.n	80085dc <HAL_UART_Receive_IT+0x42>

080085e6 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80085e6:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80085e8:	b92b      	cbnz	r3, 80085f6 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80085ea:	2301      	movs	r3, #1
 80085ec:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80085f0:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 80085f4:	4770      	bx	lr
{
 80085f6:	b500      	push	{lr}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80085f8:	6803      	ldr	r3, [r0, #0]
 80085fa:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	ea4f 7e53 	mov.w	lr, r3, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008602:	f244 7c80 	movw	ip, #18304	; 0x4780
 8008606:	f6c0 0c01 	movt	ip, #2049	; 0x801
 800860a:	f81c 300e 	ldrb.w	r3, [ip, lr]
 800860e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008610:	f244 7178 	movw	r1, #18296	; 0x4778
 8008614:	f6c0 0101 	movt	r1, #2049	; 0x801
 8008618:	f811 e00e 	ldrb.w	lr, [r1, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800861c:	fb93 f3fe 	sdiv	r3, r3, lr
 8008620:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008624:	f3c2 6242 	ubfx	r2, r2, #25, #3
 8008628:	f81c 3002 	ldrb.w	r3, [ip, r2]
 800862c:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800862e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008630:	fb93 f3f2 	sdiv	r3, r3, r2
    huart->NbRxDataToProcess = 1U;
 8008634:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8008638:	f85d fb04 	ldr.w	pc, [sp], #4

0800863c <HAL_UARTEx_WakeupCallback>:
}
 800863c:	4770      	bx	lr

0800863e <HAL_UARTEx_RxFifoFullCallback>:
}
 800863e:	4770      	bx	lr

08008640 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8008640:	4770      	bx	lr

08008642 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8008642:	b510      	push	{r4, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	ab04      	add	r3, sp, #16
 8008648:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 800864c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008650:	2b01      	cmp	r3, #1
 8008652:	d041      	beq.n	80086d8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x96>
 8008654:	4604      	mov	r4, r0
 8008656:	460a      	mov	r2, r1
 8008658:	2301      	movs	r3, #1
 800865a:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800865e:	2324      	movs	r3, #36	; 0x24
 8008660:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8008664:	6801      	ldr	r1, [r0, #0]
 8008666:	680b      	ldr	r3, [r1, #0]
 8008668:	f023 0301 	bic.w	r3, r3, #1
 800866c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800866e:	6801      	ldr	r1, [r0, #0]
 8008670:	688b      	ldr	r3, [r1, #8]
 8008672:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008676:	4313      	orrs	r3, r2
 8008678:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800867a:	b1aa      	cbz	r2, 80086a8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 800867c:	6822      	ldr	r2, [r4, #0]
 800867e:	6813      	ldr	r3, [r2, #0]
 8008680:	f043 0301 	orr.w	r3, r3, #1
 8008684:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8008686:	f7f9 fdd9 	bl	800223c <HAL_GetTick>
 800868a:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800868c:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8008690:	9200      	str	r2, [sp, #0]
 8008692:	2200      	movs	r2, #0
 8008694:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008698:	4620      	mov	r0, r4
 800869a:	f7ff fe02 	bl	80082a2 <UART_WaitOnFlagUntilTimeout>
 800869e:	b9a8      	cbnz	r0, 80086cc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x8a>
    huart->gState = HAL_UART_STATE_READY;
 80086a0:	2320      	movs	r3, #32
 80086a2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80086a6:	e012      	b.n	80086ce <HAL_UARTEx_StopModeWakeUpSourceConfig+0x8c>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80086a8:	f89d 100e 	ldrb.w	r1, [sp, #14]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80086ac:	6802      	ldr	r2, [r0, #0]
 80086ae:	6853      	ldr	r3, [r2, #4]
 80086b0:	f023 0310 	bic.w	r3, r3, #16
 80086b4:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 80086b8:	4303      	orrs	r3, r0
 80086ba:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80086bc:	6822      	ldr	r2, [r4, #0]
 80086be:	6853      	ldr	r3, [r2, #4]
 80086c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80086c4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80086c8:	6053      	str	r3, [r2, #4]
 80086ca:	e7d7      	b.n	800867c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 80086cc:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 80086ce:	2300      	movs	r3, #0
 80086d0:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 80086d4:	b004      	add	sp, #16
 80086d6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 80086d8:	2002      	movs	r0, #2
 80086da:	e7fb      	b.n	80086d4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x92>

080086dc <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 80086dc:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d010      	beq.n	8008706 <HAL_UARTEx_EnableStopMode+0x2a>
 80086e4:	2301      	movs	r3, #1
 80086e6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80086ea:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ec:	e852 3f00 	ldrex	r3, [r2]
 80086f0:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f4:	e842 3100 	strex	r1, r3, [r2]
 80086f8:	2900      	cmp	r1, #0
 80086fa:	d1f6      	bne.n	80086ea <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 80086fc:	2300      	movs	r3, #0
 80086fe:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8008702:	4618      	mov	r0, r3
 8008704:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008706:	2002      	movs	r0, #2
}
 8008708:	4770      	bx	lr

0800870a <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 800870a:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800870e:	2b01      	cmp	r3, #1
 8008710:	d01d      	beq.n	800874e <HAL_UARTEx_EnableFifoMode+0x44>
{
 8008712:	b510      	push	{r4, lr}
 8008714:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8008716:	2301      	movs	r3, #1
 8008718:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800871c:	2324      	movs	r3, #36	; 0x24
 800871e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008722:	6802      	ldr	r2, [r0, #0]
 8008724:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8008726:	6811      	ldr	r1, [r2, #0]
 8008728:	f021 0101 	bic.w	r1, r1, #1
 800872c:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800872e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008732:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008736:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008738:	6802      	ldr	r2, [r0, #0]
 800873a:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 800873c:	f7ff ff53 	bl	80085e6 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8008740:	2320      	movs	r3, #32
 8008742:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008746:	2000      	movs	r0, #0
 8008748:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 800874c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 800874e:	2002      	movs	r0, #2
}
 8008750:	4770      	bx	lr

08008752 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8008752:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008756:	2b01      	cmp	r3, #1
 8008758:	d018      	beq.n	800878c <HAL_UARTEx_DisableFifoMode+0x3a>
 800875a:	2301      	movs	r3, #1
 800875c:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008760:	2324      	movs	r3, #36	; 0x24
 8008762:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008766:	6803      	ldr	r3, [r0, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800876a:	6819      	ldr	r1, [r3, #0]
 800876c:	f021 0101 	bic.w	r1, r1, #1
 8008770:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008772:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008776:	2300      	movs	r3, #0
 8008778:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800877a:	6801      	ldr	r1, [r0, #0]
 800877c:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800877e:	2220      	movs	r2, #32
 8008780:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008784:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8008788:	4618      	mov	r0, r3
 800878a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800878c:	2002      	movs	r0, #2
}
 800878e:	4770      	bx	lr

08008790 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8008790:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008792:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008796:	2b01      	cmp	r3, #1
 8008798:	d01d      	beq.n	80087d6 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800879a:	4604      	mov	r4, r0
 800879c:	2301      	movs	r3, #1
 800879e:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80087a2:	2324      	movs	r3, #36	; 0x24
 80087a4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087a8:	6803      	ldr	r3, [r0, #0]
 80087aa:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	f022 0201 	bic.w	r2, r2, #1
 80087b2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087b4:	6802      	ldr	r2, [r0, #0]
 80087b6:	6893      	ldr	r3, [r2, #8]
 80087b8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80087bc:	4319      	orrs	r1, r3
 80087be:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80087c0:	f7ff ff11 	bl	80085e6 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80087c8:	2320      	movs	r3, #32
 80087ca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 80087ce:	2000      	movs	r0, #0
 80087d0:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80087d4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80087d6:	2002      	movs	r0, #2
 80087d8:	e7fc      	b.n	80087d4 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080087da <HAL_UARTEx_SetRxFifoThreshold>:
{
 80087da:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80087dc:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d01d      	beq.n	8008820 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80087e4:	4604      	mov	r4, r0
 80087e6:	2301      	movs	r3, #1
 80087e8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80087ec:	2324      	movs	r3, #36	; 0x24
 80087ee:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087f2:	6803      	ldr	r3, [r0, #0]
 80087f4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	f022 0201 	bic.w	r2, r2, #1
 80087fc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087fe:	6802      	ldr	r2, [r0, #0]
 8008800:	6893      	ldr	r3, [r2, #8]
 8008802:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8008806:	4319      	orrs	r1, r3
 8008808:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800880a:	f7ff feec 	bl	80085e6 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800880e:	6823      	ldr	r3, [r4, #0]
 8008810:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008812:	2320      	movs	r3, #32
 8008814:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8008818:	2000      	movs	r0, #0
 800881a:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 800881e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008820:	2002      	movs	r0, #2
 8008822:	e7fc      	b.n	800881e <HAL_UARTEx_SetRxFifoThreshold+0x44>

08008824 <HAL_UARTEx_ReceiveToIdle>:
{
 8008824:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	461d      	mov	r5, r3
 800882a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 800882c:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008830:	2b20      	cmp	r3, #32
 8008832:	f040 8096 	bne.w	8008962 <HAL_UARTEx_ReceiveToIdle+0x13e>
 8008836:	4604      	mov	r4, r0
 8008838:	460f      	mov	r7, r1
 800883a:	4691      	mov	r9, r2
    if ((pData == NULL) || (Size == 0U))
 800883c:	2900      	cmp	r1, #0
 800883e:	f000 8093 	beq.w	8008968 <HAL_UARTEx_ReceiveToIdle+0x144>
 8008842:	b90a      	cbnz	r2, 8008848 <HAL_UARTEx_ReceiveToIdle+0x24>
      return  HAL_ERROR;
 8008844:	2001      	movs	r0, #1
 8008846:	e08d      	b.n	8008964 <HAL_UARTEx_ReceiveToIdle+0x140>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008848:	2300      	movs	r3, #0
 800884a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800884e:	2222      	movs	r2, #34	; 0x22
 8008850:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008854:	2201      	movs	r2, #1
 8008856:	66c2      	str	r2, [r0, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008858:	6703      	str	r3, [r0, #112]	; 0x70
    tickstart = HAL_GetTick();
 800885a:	f7f9 fcef 	bl	800223c <HAL_GetTick>
 800885e:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 8008860:	f8a4 905c 	strh.w	r9, [r4, #92]	; 0x5c
    huart->RxXferCount = Size;
 8008864:	f8a4 905e 	strh.w	r9, [r4, #94]	; 0x5e
    UART_MASK_COMPUTATION(huart);
 8008868:	68a3      	ldr	r3, [r4, #8]
 800886a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800886e:	d015      	beq.n	800889c <HAL_UARTEx_ReceiveToIdle+0x78>
 8008870:	b9f3      	cbnz	r3, 80088b0 <HAL_UARTEx_ReceiveToIdle+0x8c>
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	2b00      	cmp	r3, #0
 8008876:	bf0c      	ite	eq
 8008878:	f04f 09ff 	moveq.w	r9, #255	; 0xff
 800887c:	f04f 097f 	movne.w	r9, #127	; 0x7f
 8008880:	f8a4 9060 	strh.w	r9, [r4, #96]	; 0x60
      pdata16bits = NULL;
 8008884:	f04f 0b00 	mov.w	fp, #0
    *RxLen = 0U;
 8008888:	2300      	movs	r3, #0
 800888a:	802b      	strh	r3, [r5, #0]
    while (huart->RxXferCount > 0U)
 800888c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008890:	b29b      	uxth	r3, r3
 8008892:	2b00      	cmp	r3, #0
 8008894:	d05a      	beq.n	800894c <HAL_UARTEx_ReceiveToIdle+0x128>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008896:	f04f 0a10 	mov.w	sl, #16
 800889a:	e033      	b.n	8008904 <HAL_UARTEx_ReceiveToIdle+0xe0>
    UART_MASK_COMPUTATION(huart);
 800889c:	6923      	ldr	r3, [r4, #16]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d064      	beq.n	800896c <HAL_UARTEx_ReceiveToIdle+0x148>
 80088a2:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80088a6:	f8a4 9060 	strh.w	r9, [r4, #96]	; 0x60
      pdata16bits = NULL;
 80088aa:	f04f 0b00 	mov.w	fp, #0
 80088ae:	e7eb      	b.n	8008888 <HAL_UARTEx_ReceiveToIdle+0x64>
    UART_MASK_COMPUTATION(huart);
 80088b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088b4:	d002      	beq.n	80088bc <HAL_UARTEx_ReceiveToIdle+0x98>
 80088b6:	f04f 0900 	mov.w	r9, #0
 80088ba:	e7e1      	b.n	8008880 <HAL_UARTEx_ReceiveToIdle+0x5c>
 80088bc:	6923      	ldr	r3, [r4, #16]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	bf14      	ite	ne
 80088c2:	f04f 093f 	movne.w	r9, #63	; 0x3f
 80088c6:	f04f 097f 	moveq.w	r9, #127	; 0x7f
 80088ca:	e7d9      	b.n	8008880 <HAL_UARTEx_ReceiveToIdle+0x5c>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088cc:	2302      	movs	r3, #2
 80088ce:	6723      	str	r3, [r4, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 80088d0:	2320      	movs	r3, #32
 80088d2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_OK;
 80088d6:	2000      	movs	r0, #0
 80088d8:	e044      	b.n	8008964 <HAL_UARTEx_ReceiveToIdle+0x140>
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	ea09 0303 	and.w	r3, r9, r3
 80088e0:	f82b 3b02 	strh.w	r3, [fp], #2
        *RxLen += 1U;
 80088e4:	882b      	ldrh	r3, [r5, #0]
 80088e6:	3301      	adds	r3, #1
 80088e8:	802b      	strh	r3, [r5, #0]
        huart->RxXferCount--;
 80088ea:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80088ee:	3b01      	subs	r3, #1
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (Timeout != HAL_MAX_DELAY)
 80088f6:	f1b6 3fff 	cmp.w	r6, #4294967295
 80088fa:	d11a      	bne.n	8008932 <HAL_UARTEx_ReceiveToIdle+0x10e>
    while (huart->RxXferCount > 0U)
 80088fc:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008900:	b29b      	uxth	r3, r3
 8008902:	b31b      	cbz	r3, 800894c <HAL_UARTEx_ReceiveToIdle+0x128>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	69da      	ldr	r2, [r3, #28]
 8008908:	f012 0f10 	tst.w	r2, #16
 800890c:	d004      	beq.n	8008918 <HAL_UARTEx_ReceiveToIdle+0xf4>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800890e:	f8c3 a020 	str.w	sl, [r3, #32]
        if (*RxLen > 0U)
 8008912:	882b      	ldrh	r3, [r5, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1d9      	bne.n	80088cc <HAL_UARTEx_ReceiveToIdle+0xa8>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8008918:	6823      	ldr	r3, [r4, #0]
 800891a:	69da      	ldr	r2, [r3, #28]
 800891c:	f012 0f20 	tst.w	r2, #32
 8008920:	d0e9      	beq.n	80088f6 <HAL_UARTEx_ReceiveToIdle+0xd2>
        if (pdata8bits == NULL)
 8008922:	2f00      	cmp	r7, #0
 8008924:	d0d9      	beq.n	80088da <HAL_UARTEx_ReceiveToIdle+0xb6>
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008928:	ea03 0309 	and.w	r3, r3, r9
 800892c:	f807 3b01 	strb.w	r3, [r7], #1
          pdata8bits++;
 8008930:	e7d8      	b.n	80088e4 <HAL_UARTEx_ReceiveToIdle+0xc0>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008932:	f7f9 fc83 	bl	800223c <HAL_GetTick>
 8008936:	eba0 0008 	sub.w	r0, r0, r8
 800893a:	42b0      	cmp	r0, r6
 800893c:	d801      	bhi.n	8008942 <HAL_UARTEx_ReceiveToIdle+0x11e>
 800893e:	2e00      	cmp	r6, #0
 8008940:	d1dc      	bne.n	80088fc <HAL_UARTEx_ReceiveToIdle+0xd8>
          huart->RxState = HAL_UART_STATE_READY;
 8008942:	2320      	movs	r3, #32
 8008944:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 8008948:	2003      	movs	r0, #3
 800894a:	e00b      	b.n	8008964 <HAL_UARTEx_ReceiveToIdle+0x140>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800894c:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
 8008950:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8008954:	1a9b      	subs	r3, r3, r2
 8008956:	802b      	strh	r3, [r5, #0]
    huart->RxState = HAL_UART_STATE_READY;
 8008958:	2320      	movs	r3, #32
 800895a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    return HAL_OK;
 800895e:	2000      	movs	r0, #0
 8008960:	e000      	b.n	8008964 <HAL_UARTEx_ReceiveToIdle+0x140>
    return HAL_BUSY;
 8008962:	2002      	movs	r0, #2
}
 8008964:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return  HAL_ERROR;
 8008968:	2001      	movs	r0, #1
 800896a:	e7fb      	b.n	8008964 <HAL_UARTEx_ReceiveToIdle+0x140>
    UART_MASK_COMPUTATION(huart);
 800896c:	f240 19ff 	movw	r9, #511	; 0x1ff
 8008970:	f8a4 9060 	strh.w	r9, [r4, #96]	; 0x60
      pdata16bits = (uint16_t *) pData;
 8008974:	46bb      	mov	fp, r7
      pdata8bits  = NULL;
 8008976:	2700      	movs	r7, #0
 8008978:	e786      	b.n	8008888 <HAL_UARTEx_ReceiveToIdle+0x64>

0800897a <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800897a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800897c:	f7f9 fb9f 	bl	80020be <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8008980:	f000 fb59 	bl	8009036 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8008984:	bd08      	pop	{r3, pc}

08008986 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8008986:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008988:	f04f 30ff 	mov.w	r0, #4294967295
 800898c:	f00b f8ce 	bl	8013b2c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8008990:	bd08      	pop	{r3, pc}

08008992 <OnTxTimerLedEvent>:
static void OnTxTimerLedEvent(void *context)
{
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 8008992:	4770      	bx	lr

08008994 <OnRxTimerLedEvent>:
static void OnRxTimerLedEvent(void *context)
{
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 8008994:	4770      	bx	lr

08008996 <OnJoinTimerLedEvent>:
static void OnJoinTimerLedEvent(void *context)
{
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 8008996:	4770      	bx	lr

08008998 <OnSysTimeUpdate>:
static void OnSysTimeUpdate(void)
{
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 8008998:	4770      	bx	lr

0800899a <OnTxFrameCtrlChanged>:
static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800899a:	f240 0368 	movw	r3, #104	; 0x68
 800899e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089a2:	70d8      	strb	r0, [r3, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 80089a4:	4770      	bx	lr

080089a6 <OnPingSlotPeriodicityChanged>:
static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 80089a6:	f240 0368 	movw	r3, #104	; 0x68
 80089aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089ae:	7418      	strb	r0, [r3, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 80089b0:	4770      	bx	lr

080089b2 <OnBeaconStatusChange>:
  if (params != NULL)
 80089b2:	2800      	cmp	r0, #0
 80089b4:	d040      	beq.n	8008a38 <OnBeaconStatusChange+0x86>
{
 80089b6:	b500      	push	{lr}
 80089b8:	b08d      	sub	sp, #52	; 0x34
    switch (params->State)
 80089ba:	7842      	ldrb	r2, [r0, #1]
 80089bc:	2a02      	cmp	r2, #2
 80089be:	d00d      	beq.n	80089dc <OnBeaconStatusChange+0x2a>
 80089c0:	2a03      	cmp	r2, #3
 80089c2:	d02f      	beq.n	8008a24 <OnBeaconStatusChange+0x72>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 80089c4:	f244 7388 	movw	r3, #18312	; 0x4788
 80089c8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80089cc:	2200      	movs	r2, #0
 80089ce:	4611      	mov	r1, r2
 80089d0:	2002      	movs	r0, #2
 80089d2:	f00b fc15 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 80089d6:	b00d      	add	sp, #52	; 0x34
 80089d8:	f85d fb04 	ldr.w	pc, [sp], #4
        APP_LOG(TS_OFF, VLEVEL_M,
 80089dc:	7ec2      	ldrb	r2, [r0, #27]
 80089de:	920b      	str	r2, [sp, #44]	; 0x2c
 80089e0:	7e82      	ldrb	r2, [r0, #26]
 80089e2:	920a      	str	r2, [sp, #40]	; 0x28
 80089e4:	7e42      	ldrb	r2, [r0, #25]
 80089e6:	9209      	str	r2, [sp, #36]	; 0x24
 80089e8:	7e02      	ldrb	r2, [r0, #24]
 80089ea:	9208      	str	r2, [sp, #32]
 80089ec:	7dc2      	ldrb	r2, [r0, #23]
 80089ee:	9207      	str	r2, [sp, #28]
 80089f0:	7d82      	ldrb	r2, [r0, #22]
 80089f2:	9206      	str	r2, [sp, #24]
 80089f4:	7d42      	ldrb	r2, [r0, #21]
 80089f6:	9205      	str	r2, [sp, #20]
 80089f8:	6842      	ldr	r2, [r0, #4]
 80089fa:	9204      	str	r2, [sp, #16]
 80089fc:	68c2      	ldr	r2, [r0, #12]
 80089fe:	9203      	str	r2, [sp, #12]
 8008a00:	f990 2014 	ldrsb.w	r2, [r0, #20]
 8008a04:	9202      	str	r2, [sp, #8]
 8008a06:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
 8008a0a:	9201      	str	r2, [sp, #4]
 8008a0c:	7c03      	ldrb	r3, [r0, #16]
 8008a0e:	9300      	str	r3, [sp, #0]
 8008a10:	f244 73a0 	movw	r3, #18336	; 0x47a0
 8008a14:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008a18:	2200      	movs	r2, #0
 8008a1a:	4611      	mov	r1, r2
 8008a1c:	2002      	movs	r0, #2
 8008a1e:	f00b fbef 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8008a22:	e7d8      	b.n	80089d6 <OnBeaconStatusChange+0x24>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 8008a24:	f644 0314 	movw	r3, #18452	; 0x4814
 8008a28:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	4611      	mov	r1, r2
 8008a30:	2002      	movs	r0, #2
 8008a32:	f00b fbe5 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008a36:	e7ce      	b.n	80089d6 <OnBeaconStatusChange+0x24>
 8008a38:	4770      	bx	lr

08008a3a <OnClassChange>:
{
 8008a3a:	b500      	push	{lr}
 8008a3c:	b083      	sub	sp, #12
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 8008a3e:	f644 0350 	movw	r3, #18512	; 0x4850
 8008a42:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008a46:	5c1b      	ldrb	r3, [r3, r0]
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	f644 0334 	movw	r3, #18484	; 0x4834
 8008a4e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008a52:	2200      	movs	r2, #0
 8008a54:	4611      	mov	r1, r2
 8008a56:	2002      	movs	r0, #2
 8008a58:	f00b fbd2 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008a5c:	b003      	add	sp, #12
 8008a5e:	f85d fb04 	ldr.w	pc, [sp], #4

08008a62 <OnNvmDataChange>:

  /* USER CODE END StoreContext_Last */
}

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 8008a62:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 8008a64:	2801      	cmp	r0, #1
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 8008a66:	bf07      	ittee	eq
 8008a68:	f644 0354 	movweq	r3, #18516	; 0x4854
 8008a6c:	f6c0 0301 	movteq	r3, #2049	; 0x801
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 8008a70:	f644 0368 	movwne	r3, #18536	; 0x4868
 8008a74:	f6c0 0301 	movtne	r3, #2049	; 0x801
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	2002      	movs	r0, #2
 8008a7e:	f00b fbbf 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 8008a82:	bd08      	pop	{r3, pc}

08008a84 <OnTxData>:
  if ((params != NULL))
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d055      	beq.n	8008b34 <OnTxData+0xb0>
{
 8008a88:	b510      	push	{r4, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	4604      	mov	r4, r0
    if (params->IsMcpsConfirm != 0)
 8008a8e:	7803      	ldrb	r3, [r0, #0]
 8008a90:	b90b      	cbnz	r3, 8008a96 <OnTxData+0x12>
}
 8008a92:	b004      	add	sp, #16
 8008a94:	bd10      	pop	{r4, pc}
      UTIL_TIMER_Start(&TxLedTimer);
 8008a96:	f240 7068 	movw	r0, #1896	; 0x768
 8008a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008a9e:	f00b f9fa 	bl	8013e96 <UTIL_TIMER_Start>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 8008aa2:	f644 0388 	movw	r3, #18568	; 0x4888
 8008aa6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008aaa:	2200      	movs	r2, #0
 8008aac:	4611      	mov	r1, r2
 8008aae:	2002      	movs	r0, #2
 8008ab0:	f00b fba6 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8008ab4:	f994 3018 	ldrsb.w	r3, [r4, #24]
 8008ab8:	9303      	str	r3, [sp, #12]
 8008aba:	f994 300a 	ldrsb.w	r3, [r4, #10]
 8008abe:	9302      	str	r3, [sp, #8]
 8008ac0:	7c23      	ldrb	r3, [r4, #16]
 8008ac2:	9301      	str	r3, [sp, #4]
 8008ac4:	68e3      	ldr	r3, [r4, #12]
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	f644 03bc 	movw	r3, #18620	; 0x48bc
 8008acc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	2003      	movs	r0, #3
 8008ad6:	f00b fb93 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8008ada:	f644 03f0 	movw	r3, #18672	; 0x48f0
 8008ade:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	4611      	mov	r1, r2
 8008ae6:	2003      	movs	r0, #3
 8008ae8:	f00b fb8a 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8008aec:	7a23      	ldrb	r3, [r4, #8]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d116      	bne.n	8008b20 <OnTxData+0x9c>
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8008af2:	7a61      	ldrb	r1, [r4, #9]
 8008af4:	f644 037c 	movw	r3, #18556	; 0x487c
 8008af8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008afc:	f644 0280 	movw	r2, #18560	; 0x4880
 8008b00:	f6c0 0201 	movt	r2, #2049	; 0x801
 8008b04:	2900      	cmp	r1, #0
 8008b06:	bf08      	it	eq
 8008b08:	4613      	moveq	r3, r2
 8008b0a:	9300      	str	r3, [sp, #0]
 8008b0c:	f644 1300 	movw	r3, #18688	; 0x4900
 8008b10:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008b14:	2200      	movs	r2, #0
 8008b16:	4611      	mov	r1, r2
 8008b18:	2003      	movs	r0, #3
 8008b1a:	f00b fb71 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
 8008b1e:	e7b8      	b.n	8008a92 <OnTxData+0xe>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8008b20:	f644 1314 	movw	r3, #18708	; 0x4914
 8008b24:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008b28:	2200      	movs	r2, #0
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	2003      	movs	r0, #3
 8008b2e:	f00b fb67 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008b32:	e7ae      	b.n	8008a92 <OnTxData+0xe>
 8008b34:	4770      	bx	lr

08008b36 <OnTxTimerEvent>:
{
 8008b36:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8008b38:	2100      	movs	r1, #0
 8008b3a:	2002      	movs	r0, #2
 8008b3c:	f00a ffc0 	bl	8013ac0 <UTIL_SEQ_SetTask>
  UTIL_TIMER_Start(&TxTimer);
 8008b40:	f240 7080 	movw	r0, #1920	; 0x780
 8008b44:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008b48:	f00b f9a5 	bl	8013e96 <UTIL_TIMER_Start>
}
 8008b4c:	bd08      	pop	{r3, pc}

08008b4e <OnMacProcessNotify>:
{
 8008b4e:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8008b50:	2100      	movs	r1, #0
 8008b52:	2001      	movs	r0, #1
 8008b54:	f00a ffb4 	bl	8013ac0 <UTIL_SEQ_SetTask>
}
 8008b58:	bd08      	pop	{r3, pc}

08008b5a <OnStopJoinTimerEvent>:
{
 8008b5a:	b508      	push	{r3, lr}
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 8008b5c:	f240 0310 	movw	r3, #16
 8008b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d000      	beq.n	8008b6c <OnStopJoinTimerEvent+0x12>
}
 8008b6a:	bd08      	pop	{r3, pc}
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	2008      	movs	r0, #8
 8008b70:	f00a ffa6 	bl	8013ac0 <UTIL_SEQ_SetTask>
}
 8008b74:	e7f9      	b.n	8008b6a <OnStopJoinTimerEvent+0x10>

08008b76 <OnSystemReset>:
{
 8008b76:	b508      	push	{r3, lr}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8008b78:	f001 fea4 	bl	800a8c4 <LmHandlerHalt>
 8008b7c:	b100      	cbz	r0, 8008b80 <OnSystemReset+0xa>
}
 8008b7e:	bd08      	pop	{r3, pc}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8008b80:	f001 fb16 	bl	800a1b0 <LmHandlerJoinStatus>
 8008b84:	2801      	cmp	r0, #1
 8008b86:	d1fa      	bne.n	8008b7e <OnSystemReset+0x8>
  __ASM volatile ("dsb 0xF":::"memory");
 8008b88:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008b8c:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8008b90:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8008b94:	68d1      	ldr	r1, [r2, #12]
 8008b96:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008b9a:	2304      	movs	r3, #4
 8008b9c:	f2c0 53fa 	movt	r3, #1530	; 0x5fa
 8008ba0:	430b      	orrs	r3, r1
 8008ba2:	60d3      	str	r3, [r2, #12]
 8008ba4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008ba8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8008baa:	e7fd      	b.n	8008ba8 <OnSystemReset+0x32>

08008bac <OnJoinRequest>:
  if (joinParams != NULL)
 8008bac:	2800      	cmp	r0, #0
 8008bae:	d042      	beq.n	8008c36 <OnJoinRequest+0x8a>
{
 8008bb0:	b510      	push	{r4, lr}
 8008bb2:	4604      	mov	r4, r0
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8008bb4:	f990 3006 	ldrsb.w	r3, [r0, #6]
 8008bb8:	b9fb      	cbnz	r3, 8008bfa <OnJoinRequest+0x4e>
      UTIL_TIMER_Stop(&JoinLedTimer);
 8008bba:	f240 7020 	movw	r0, #1824	; 0x720
 8008bbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008bc2:	f00b f8fd 	bl	8013dc0 <UTIL_TIMER_Stop>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8008bc6:	f644 1324 	movw	r3, #18724	; 0x4924
 8008bca:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008bce:	2200      	movs	r2, #0
 8008bd0:	4611      	mov	r1, r2
 8008bd2:	2002      	movs	r0, #2
 8008bd4:	f00b fb14 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8008bd8:	79e3      	ldrb	r3, [r4, #7]
 8008bda:	2b01      	cmp	r3, #1
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8008bdc:	bf07      	ittee	eq
 8008bde:	f644 133c 	movweq	r3, #18748	; 0x493c
 8008be2:	f6c0 0301 	movteq	r3, #2049	; 0x801
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8008be6:	f644 135c 	movwne	r3, #18780	; 0x495c
 8008bea:	f6c0 0301 	movtne	r3, #2049	; 0x801
 8008bee:	2200      	movs	r2, #0
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	2002      	movs	r0, #2
 8008bf4:	f00b fb04 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008bf8:	bd10      	pop	{r4, pc}
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 8008bfa:	f644 137c 	movw	r3, #18812	; 0x497c
 8008bfe:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008c02:	2200      	movs	r2, #0
 8008c04:	4611      	mov	r1, r2
 8008c06:	2002      	movs	r0, #2
 8008c08:	f00b fafa 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 8008c0c:	79e3      	ldrb	r3, [r4, #7]
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d1f2      	bne.n	8008bf8 <OnJoinRequest+0x4c>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 8008c12:	f644 1398 	movw	r3, #18840	; 0x4998
 8008c16:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	4611      	mov	r1, r2
 8008c1e:	2002      	movs	r0, #2
 8008c20:	f00b faee 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 8008c24:	f240 0310 	movw	r3, #16
 8008c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c2c:	2101      	movs	r1, #1
 8008c2e:	7818      	ldrb	r0, [r3, #0]
 8008c30:	f001 fb31 	bl	800a296 <LmHandlerJoin>
}
 8008c34:	e7e0      	b.n	8008bf8 <OnJoinRequest+0x4c>
 8008c36:	4770      	bx	lr

08008c38 <OnTxPeriodicityChanged>:
{
 8008c38:	b510      	push	{r4, lr}
  if (TxPeriodicity == 0)
 8008c3a:	b128      	cbz	r0, 8008c48 <OnTxPeriodicityChanged+0x10>
  TxPeriodicity = periodicity;
 8008c3c:	f240 0380 	movw	r3, #128	; 0x80
 8008c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c44:	6018      	str	r0, [r3, #0]
 8008c46:	e006      	b.n	8008c56 <OnTxPeriodicityChanged+0x1e>
    TxPeriodicity = APP_TX_DUTYCYCLE;
 8008c48:	f240 0380 	movw	r3, #128	; 0x80
 8008c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c50:	f242 7210 	movw	r2, #10000	; 0x2710
 8008c54:	601a      	str	r2, [r3, #0]
  UTIL_TIMER_Stop(&TxTimer);
 8008c56:	f240 7480 	movw	r4, #1920	; 0x780
 8008c5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f00b f8ae 	bl	8013dc0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 8008c64:	f240 0380 	movw	r3, #128	; 0x80
 8008c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c6c:	6819      	ldr	r1, [r3, #0]
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f00b f961 	bl	8013f36 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 8008c74:	4620      	mov	r0, r4
 8008c76:	f00b f90e 	bl	8013e96 <UTIL_TIMER_Start>
}
 8008c7a:	bd10      	pop	{r4, pc}

08008c7c <OnRxData>:
  if (params != NULL)
 8008c7c:	2900      	cmp	r1, #0
 8008c7e:	d079      	beq.n	8008d74 <OnRxData+0xf8>
{
 8008c80:	b570      	push	{r4, r5, r6, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	4604      	mov	r4, r0
 8008c86:	460d      	mov	r5, r1
    UTIL_TIMER_Start(&RxLedTimer);
 8008c88:	f240 7038 	movw	r0, #1848	; 0x738
 8008c8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008c90:	f00b f901 	bl	8013e96 <UTIL_TIMER_Start>
    if (params->IsMcpsIndication)
 8008c94:	782e      	ldrb	r6, [r5, #0]
 8008c96:	2e00      	cmp	r6, #0
 8008c98:	d04a      	beq.n	8008d30 <OnRxData+0xb4>
      if (appData != NULL)
 8008c9a:	2c00      	cmp	r4, #0
 8008c9c:	d047      	beq.n	8008d2e <OnRxData+0xb2>
        RxPort = appData->Port;
 8008c9e:	7826      	ldrb	r6, [r4, #0]
        if (appData->Buffer != NULL)
 8008ca0:	6863      	ldr	r3, [r4, #4]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d044      	beq.n	8008d30 <OnRxData+0xb4>
    switch (appData->Port)
 8008ca6:	2e02      	cmp	r6, #2
 8008ca8:	d016      	beq.n	8008cd8 <OnRxData+0x5c>
 8008caa:	2e03      	cmp	r6, #3
 8008cac:	d140      	bne.n	8008d30 <OnRxData+0xb4>
        if (appData->BufferSize == 1)
 8008cae:	7862      	ldrb	r2, [r4, #1]
 8008cb0:	2a01      	cmp	r2, #1
 8008cb2:	d13d      	bne.n	8008d30 <OnRxData+0xb4>
          switch (appData->Buffer[0])
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d006      	beq.n	8008cc8 <OnRxData+0x4c>
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d008      	beq.n	8008cd0 <OnRxData+0x54>
 8008cbe:	bbbb      	cbnz	r3, 8008d30 <OnRxData+0xb4>
              LmHandlerRequestClass(CLASS_A);
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	f001 fa88 	bl	800a1d6 <LmHandlerRequestClass>
              break;
 8008cc6:	e033      	b.n	8008d30 <OnRxData+0xb4>
              LmHandlerRequestClass(CLASS_B);
 8008cc8:	2001      	movs	r0, #1
 8008cca:	f001 fa84 	bl	800a1d6 <LmHandlerRequestClass>
              break;
 8008cce:	e02f      	b.n	8008d30 <OnRxData+0xb4>
              LmHandlerRequestClass(CLASS_C);
 8008cd0:	2002      	movs	r0, #2
 8008cd2:	f001 fa80 	bl	800a1d6 <LmHandlerRequestClass>
              break;
 8008cd6:	e02b      	b.n	8008d30 <OnRxData+0xb4>
        if (appData->BufferSize == 1)
 8008cd8:	7862      	ldrb	r2, [r4, #1]
 8008cda:	2a01      	cmp	r2, #1
 8008cdc:	d128      	bne.n	8008d30 <OnRxData+0xb4>
          AppLedStateOn = appData->Buffer[0] & 0x01;
 8008cde:	781b      	ldrb	r3, [r3, #0]
          if (AppLedStateOn == RESET)
 8008ce0:	f013 0f01 	tst.w	r3, #1
 8008ce4:	d111      	bne.n	8008d0a <OnRxData+0x8e>
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 8008ce6:	f644 13bc 	movw	r3, #18876	; 0x49bc
 8008cea:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008cee:	2200      	movs	r2, #0
 8008cf0:	4611      	mov	r1, r2
 8008cf2:	2003      	movs	r0, #3
 8008cf4:	f00b fa84 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	2120      	movs	r1, #32
 8008cfc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008d00:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8008d04:	f7fb fb3b 	bl	800437e <HAL_GPIO_WritePin>
 8008d08:	e012      	b.n	8008d30 <OnRxData+0xb4>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8008d0a:	f644 13c8 	movw	r3, #18888	; 0x49c8
 8008d0e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d12:	2200      	movs	r2, #0
 8008d14:	4611      	mov	r1, r2
 8008d16:	2003      	movs	r0, #3
 8008d18:	f00b fa72 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	2120      	movs	r1, #32
 8008d20:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008d24:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8008d28:	f7fb fb29 	bl	800437e <HAL_GPIO_WritePin>
 8008d2c:	e000      	b.n	8008d30 <OnRxData+0xb4>
 uint8_t RxPort = 0;
 8008d2e:	2600      	movs	r6, #0
    if (params->RxSlot < RX_SLOT_NONE)
 8008d30:	7c2b      	ldrb	r3, [r5, #16]
 8008d32:	2b05      	cmp	r3, #5
 8008d34:	d901      	bls.n	8008d3a <OnRxData+0xbe>
}
 8008d36:	b006      	add	sp, #24
 8008d38:	bd70      	pop	{r4, r5, r6, pc}
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 8008d3a:	f995 200a 	ldrsb.w	r2, [r5, #10]
 8008d3e:	9205      	str	r2, [sp, #20]
 8008d40:	f995 2009 	ldrsb.w	r2, [r5, #9]
 8008d44:	9204      	str	r2, [sp, #16]
 8008d46:	f644 32a8 	movw	r2, #19368	; 0x4ba8
 8008d4a:	f6c0 0201 	movt	r2, #2049	; 0x801
 8008d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d52:	9303      	str	r3, [sp, #12]
 8008d54:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8008d58:	9302      	str	r3, [sp, #8]
 8008d5a:	9601      	str	r6, [sp, #4]
 8008d5c:	68eb      	ldr	r3, [r5, #12]
 8008d5e:	9300      	str	r3, [sp, #0]
 8008d60:	f644 13d4 	movw	r3, #18900	; 0x49d4
 8008d64:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d68:	2200      	movs	r2, #0
 8008d6a:	4611      	mov	r1, r2
 8008d6c:	2003      	movs	r0, #3
 8008d6e:	f00b fa47 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008d72:	e7e0      	b.n	8008d36 <OnRxData+0xba>
 8008d74:	4770      	bx	lr

08008d76 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8008d76:	b538      	push	{r3, r4, r5, lr}
 8008d78:	4604      	mov	r4, r0
 8008d7a:	460d      	mov	r5, r1
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 8008d7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008d80:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8008d84:	f6c0 0003 	movt	r0, #2051	; 0x803
 8008d88:	f7f8 fc16 	bl	80015b8 <FLASH_IF_Erase>
 8008d8c:	b100      	cbz	r0, 8008d90 <OnStoreContextRequest+0x1a>
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 8008d8e:	bd38      	pop	{r3, r4, r5, pc}
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 8008d90:	462a      	mov	r2, r5
 8008d92:	4621      	mov	r1, r4
 8008d94:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8008d98:	f6c0 0003 	movt	r0, #2051	; 0x803
 8008d9c:	f7f8 faeb 	bl	8001376 <FLASH_IF_Write>
}
 8008da0:	e7f5      	b.n	8008d8e <OnStoreContextRequest+0x18>

08008da2 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8008da2:	b508      	push	{r3, lr}
 8008da4:	460a      	mov	r2, r1
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 8008da6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8008daa:	f6c0 0103 	movt	r1, #2051	; 0x803
 8008dae:	f7f8 fbdb 	bl	8001568 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 8008db2:	bd08      	pop	{r3, pc}

08008db4 <StopJoin>:
{
 8008db4:	b538      	push	{r3, r4, r5, lr}
  UTIL_TIMER_Stop(&TxTimer);
 8008db6:	f240 7080 	movw	r0, #1920	; 0x780
 8008dba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008dbe:	f00a ffff 	bl	8013dc0 <UTIL_TIMER_Stop>
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 8008dc2:	f001 fd76 	bl	800a8b2 <LmHandlerStop>
 8008dc6:	b178      	cbz	r0, 8008de8 <StopJoin+0x34>
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 8008dc8:	f644 231c 	movw	r3, #18972	; 0x4a1c
 8008dcc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	4611      	mov	r1, r2
 8008dd4:	2002      	movs	r0, #2
 8008dd6:	f00b fa13 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Start(&StopJoinTimer);
 8008dda:	f240 7050 	movw	r0, #1872	; 0x750
 8008dde:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008de2:	f00b f858 	bl	8013e96 <UTIL_TIMER_Start>
}
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 8008de8:	f644 233c 	movw	r3, #19004	; 0x4a3c
 8008dec:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008df0:	2200      	movs	r2, #0
 8008df2:	4611      	mov	r1, r2
 8008df4:	2002      	movs	r0, #2
 8008df6:	f00b fa03 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_ABP;
 8008dfa:	f240 0410 	movw	r4, #16
 8008dfe:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008e02:	2501      	movs	r5, #1
 8008e04:	7025      	strb	r5, [r4, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 8008e06:	f644 2350 	movw	r3, #19024	; 0x4a50
 8008e0a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e0e:	2200      	movs	r2, #0
 8008e10:	4611      	mov	r1, r2
 8008e12:	2002      	movs	r0, #2
 8008e14:	f00b f9f4 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
    LmHandlerConfigure(&LmHandlerParams);
 8008e18:	f240 0068 	movw	r0, #104	; 0x68
 8008e1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008e20:	f001 fc0f 	bl	800a642 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 8008e24:	4629      	mov	r1, r5
 8008e26:	7820      	ldrb	r0, [r4, #0]
 8008e28:	f001 fa35 	bl	800a296 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 8008e2c:	f240 7080 	movw	r0, #1920	; 0x780
 8008e30:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008e34:	f00b f82f 	bl	8013e96 <UTIL_TIMER_Start>
 8008e38:	e7cf      	b.n	8008dda <StopJoin+0x26>

08008e3a <StoreContext>:
{
 8008e3a:	b508      	push	{r3, lr}
  status = LmHandlerNvmDataStore();
 8008e3c:	f001 fe03 	bl	800aa46 <LmHandlerNvmDataStore>
  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 8008e40:	f110 0f08 	cmn.w	r0, #8
 8008e44:	d003      	beq.n	8008e4e <StoreContext+0x14>
  else if (status == LORAMAC_HANDLER_ERROR)
 8008e46:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e4a:	d00a      	beq.n	8008e62 <StoreContext+0x28>
}
 8008e4c:	bd08      	pop	{r3, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 8008e4e:	f644 2370 	movw	r3, #19056	; 0x4a70
 8008e52:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e56:	2200      	movs	r2, #0
 8008e58:	4611      	mov	r1, r2
 8008e5a:	2002      	movs	r0, #2
 8008e5c:	f00b f9d0 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
 8008e60:	e7f4      	b.n	8008e4c <StoreContext+0x12>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 8008e62:	f644 2388 	movw	r3, #19080	; 0x4a88
 8008e66:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	4611      	mov	r1, r2
 8008e6e:	2002      	movs	r0, #2
 8008e70:	f00b f9c6 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8008e74:	e7ea      	b.n	8008e4c <StoreContext+0x12>

08008e76 <SendTxData>:
{
 8008e76:	b570      	push	{r4, r5, r6, lr}
 8008e78:	b082      	sub	sp, #8
  uint8_t batteryLevel = GetBatteryLevel();
 8008e7a:	f7f9 f956 	bl	800212a <GetBatteryLevel>
  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 8008e7e:	9000      	str	r0, [sp, #0]
 8008e80:	f644 23a0 	movw	r3, #19104	; 0x4aa0
 8008e84:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e88:	2201      	movs	r2, #1
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	2002      	movs	r0, #2
 8008e8e:	f00b f9b7 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  AppData.Port = LORAWAN_USER_APP_PORT;
 8008e92:	f240 0414 	movw	r4, #20
 8008e96:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008e9a:	2302      	movs	r3, #2
 8008e9c:	7023      	strb	r3, [r4, #0]
  AppData.Buffer[i++] = (PM1/100) >> 8;
 8008e9e:	6861      	ldr	r1, [r4, #4]
 8008ea0:	f240 220c 	movw	r2, #524	; 0x20c
 8008ea4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008ea8:	6813      	ldr	r3, [r2, #0]
 8008eaa:	f248 551f 	movw	r5, #34079	; 0x851f
 8008eae:	f2c5 15eb 	movt	r5, #20971	; 0x51eb
 8008eb2:	fba5 0303 	umull	r0, r3, r5, r3
 8008eb6:	0b5b      	lsrs	r3, r3, #13
 8008eb8:	700b      	strb	r3, [r1, #0]
  AppData.Buffer[i++] = (PM1/100)%256;
 8008eba:	6861      	ldr	r1, [r4, #4]
 8008ebc:	6813      	ldr	r3, [r2, #0]
 8008ebe:	fba5 2303 	umull	r2, r3, r5, r3
 8008ec2:	095b      	lsrs	r3, r3, #5
 8008ec4:	704b      	strb	r3, [r1, #1]
  AppData.Buffer[i++] = (PM2_5/100)>>8;
 8008ec6:	6861      	ldr	r1, [r4, #4]
 8008ec8:	f240 2214 	movw	r2, #532	; 0x214
 8008ecc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008ed0:	6813      	ldr	r3, [r2, #0]
 8008ed2:	fba5 0303 	umull	r0, r3, r5, r3
 8008ed6:	0b5b      	lsrs	r3, r3, #13
 8008ed8:	708b      	strb	r3, [r1, #2]
  AppData.Buffer[i++] = (PM2_5/100)%256;
 8008eda:	6861      	ldr	r1, [r4, #4]
 8008edc:	6813      	ldr	r3, [r2, #0]
 8008ede:	fba5 2303 	umull	r2, r3, r5, r3
 8008ee2:	095b      	lsrs	r3, r3, #5
 8008ee4:	70cb      	strb	r3, [r1, #3]
  AppData.Buffer[i++] = (PM10/100)>>8;
 8008ee6:	f240 2310 	movw	r3, #528	; 0x210
 8008eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	fba5 2303 	umull	r2, r3, r5, r3
 8008ef4:	095a      	lsrs	r2, r3, #5
 8008ef6:	6861      	ldr	r1, [r4, #4]
 8008ef8:	0b5b      	lsrs	r3, r3, #13
 8008efa:	710b      	strb	r3, [r1, #4]
  AppData.Buffer[i++] = (PM10/100)%256;
 8008efc:	6863      	ldr	r3, [r4, #4]
 8008efe:	715a      	strb	r2, [r3, #5]
  tempVar = ((int16_t)(temp*100.0));
 8008f00:	f240 2334 	movw	r3, #564	; 0x234
 8008f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f08:	6818      	ldr	r0, [r3, #0]
 8008f0a:	f7f7 faa1 	bl	8000450 <__aeabi_f2d>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	2300      	movs	r3, #0
 8008f12:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8008f16:	f7f7 faf3 	bl	8000500 <__aeabi_dmul>
 8008f1a:	f7f7 fd8b 	bl	8000a34 <__aeabi_d2iz>
 8008f1e:	b200      	sxth	r0, r0
  AppData.Buffer[i++] = tempVar/100;
 8008f20:	6862      	ldr	r2, [r4, #4]
 8008f22:	fb85 3100 	smull	r3, r1, r5, r0
 8008f26:	17c3      	asrs	r3, r0, #31
 8008f28:	ebc3 1361 	rsb	r3, r3, r1, asr #5
 8008f2c:	7193      	strb	r3, [r2, #6]
  AppData.Buffer[i++] = tempVar%100;
 8008f2e:	6862      	ldr	r2, [r4, #4]
 8008f30:	2664      	movs	r6, #100	; 0x64
 8008f32:	fb06 0013 	mls	r0, r6, r3, r0
 8008f36:	71d0      	strb	r0, [r2, #7]
  tempVar = ((int16_t)(humidity*100.0));
 8008f38:	f240 2330 	movw	r3, #560	; 0x230
 8008f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f40:	6818      	ldr	r0, [r3, #0]
 8008f42:	f7f7 fa85 	bl	8000450 <__aeabi_f2d>
 8008f46:	2200      	movs	r2, #0
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8008f4e:	f7f7 fad7 	bl	8000500 <__aeabi_dmul>
 8008f52:	f7f7 fd6f 	bl	8000a34 <__aeabi_d2iz>
 8008f56:	b200      	sxth	r0, r0
  AppData.Buffer[i++] = tempVar/100;
 8008f58:	6863      	ldr	r3, [r4, #4]
 8008f5a:	fb85 2500 	smull	r2, r5, r5, r0
 8008f5e:	17c2      	asrs	r2, r0, #31
 8008f60:	ebc2 1265 	rsb	r2, r2, r5, asr #5
 8008f64:	721a      	strb	r2, [r3, #8]
  AppData.Buffer[i++] = tempVar%100;
 8008f66:	fb06 0012 	mls	r0, r6, r2, r0
 8008f6a:	7258      	strb	r0, [r3, #9]
  AppData.Buffer[i++] = OzonePPB/256;
 8008f6c:	f240 2208 	movw	r2, #520	; 0x208
 8008f70:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008f74:	8812      	ldrh	r2, [r2, #0]
 8008f76:	0a11      	lsrs	r1, r2, #8
 8008f78:	7299      	strb	r1, [r3, #10]
  AppData.Buffer[i++] = OzonePPB%256;
 8008f7a:	72da      	strb	r2, [r3, #11]
  AppData.BufferSize = i;
 8008f7c:	230c      	movs	r3, #12
 8008f7e:	7063      	strb	r3, [r4, #1]
  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8008f80:	f240 7320 	movw	r3, #1824	; 0x720
 8008f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f88:	7a5b      	ldrb	r3, [r3, #9]
 8008f8a:	bb3b      	cbnz	r3, 8008fdc <SendTxData+0x166>
  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 8008f8c:	f240 0368 	movw	r3, #104	; 0x68
 8008f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f94:	2200      	movs	r2, #0
 8008f96:	78d9      	ldrb	r1, [r3, #3]
 8008f98:	f240 0014 	movw	r0, #20
 8008f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008fa0:	f001 f9f8 	bl	800a394 <LmHandlerSend>
  if (LORAMAC_HANDLER_SUCCESS == status)
 8008fa4:	b328      	cbz	r0, 8008ff2 <SendTxData+0x17c>
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 8008fa6:	f110 0f06 	cmn.w	r0, #6
 8008faa:	d02d      	beq.n	8009008 <SendTxData+0x192>
  UTIL_TIMER_Time_t nextTxIn = 0;
 8008fac:	2500      	movs	r5, #0
    UTIL_TIMER_Stop(&TxTimer);
 8008fae:	f240 7480 	movw	r4, #1920	; 0x780
 8008fb2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f00a ff02 	bl	8013dc0 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 8008fbc:	f240 0380 	movw	r3, #128	; 0x80
 8008fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fc4:	6819      	ldr	r1, [r3, #0]
 8008fc6:	42a9      	cmp	r1, r5
 8008fc8:	bf38      	it	cc
 8008fca:	4629      	movcc	r1, r5
 8008fcc:	4620      	mov	r0, r4
 8008fce:	f00a ffb2 	bl	8013f36 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f00a ff5f 	bl	8013e96 <UTIL_TIMER_Start>
}
 8008fd8:	b002      	add	sp, #8
 8008fda:	bd70      	pop	{r4, r5, r6, pc}
  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8008fdc:	f001 f8e8 	bl	800a1b0 <LmHandlerJoinStatus>
 8008fe0:	2801      	cmp	r0, #1
 8008fe2:	d1d3      	bne.n	8008f8c <SendTxData+0x116>
    UTIL_TIMER_Stop(&JoinLedTimer);
 8008fe4:	f240 7020 	movw	r0, #1824	; 0x720
 8008fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008fec:	f00a fee8 	bl	8013dc0 <UTIL_TIMER_Stop>
 8008ff0:	e7cc      	b.n	8008f8c <SendTxData+0x116>
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8008ff2:	f644 23ac 	movw	r3, #19116	; 0x4aac
 8008ff6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	4610      	mov	r0, r2
 8009000:	f00b f8fe 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Time_t nextTxIn = 0;
 8009004:	2500      	movs	r5, #0
 8009006:	e7d2      	b.n	8008fae <SendTxData+0x138>
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 8009008:	f001 f8cc 	bl	800a1a4 <LmHandlerGetDutyCycleWaitTime>
    if (nextTxIn > 0)
 800900c:	4605      	mov	r5, r0
 800900e:	2800      	cmp	r0, #0
 8009010:	d0cd      	beq.n	8008fae <SendTxData+0x138>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8009012:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8009016:	f2c1 0362 	movt	r3, #4194	; 0x1062
 800901a:	fba3 2300 	umull	r2, r3, r3, r0
 800901e:	099b      	lsrs	r3, r3, #6
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	f644 23bc 	movw	r3, #19132	; 0x4abc
 8009026:	f6c0 0301 	movt	r3, #2049	; 0x801
 800902a:	2201      	movs	r2, #1
 800902c:	2100      	movs	r1, #0
 800902e:	4610      	mov	r0, r2
 8009030:	f00b f8e6 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
 8009034:	e7bb      	b.n	8008fae <SendTxData+0x138>

08009036 <LoRaWAN_Init>:
{
 8009036:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009038:	b087      	sub	sp, #28
  uint32_t feature_version = 0UL;
 800903a:	2400      	movs	r4, #0
 800903c:	9405      	str	r4, [sp, #20]
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800903e:	9402      	str	r4, [sp, #8]
 8009040:	2703      	movs	r7, #3
 8009042:	9701      	str	r7, [sp, #4]
 8009044:	2501      	movs	r5, #1
 8009046:	9500      	str	r5, [sp, #0]
 8009048:	f644 23dc 	movw	r3, #19164	; 0x4adc
 800904c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009050:	4622      	mov	r2, r4
 8009052:	4621      	mov	r1, r4
 8009054:	2002      	movs	r0, #2
 8009056:	f00b f8d3 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800905a:	9402      	str	r4, [sp, #8]
 800905c:	2305      	movs	r3, #5
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	2602      	movs	r6, #2
 8009062:	9600      	str	r6, [sp, #0]
 8009064:	f644 3300 	movw	r3, #19200	; 0x4b00
 8009068:	f6c0 0301 	movt	r3, #2049	; 0x801
 800906c:	4622      	mov	r2, r4
 800906e:	4621      	mov	r1, r4
 8009070:	4630      	mov	r0, r6
 8009072:	f00b f8c5 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8009076:	9402      	str	r4, [sp, #8]
 8009078:	9701      	str	r7, [sp, #4]
 800907a:	9500      	str	r5, [sp, #0]
 800907c:	f644 3320 	movw	r3, #19232	; 0x4b20
 8009080:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009084:	4622      	mov	r2, r4
 8009086:	4621      	mov	r1, r4
 8009088:	4630      	mov	r0, r6
 800908a:	f00b f8b9 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800908e:	a905      	add	r1, sp, #20
 8009090:	4620      	mov	r0, r4
 8009092:	f001 fbf8 	bl	800a886 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 8009096:	9b05      	ldr	r3, [sp, #20]
 8009098:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800909c:	9202      	str	r2, [sp, #8]
 800909e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80090a2:	9201      	str	r2, [sp, #4]
 80090a4:	0e1b      	lsrs	r3, r3, #24
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	f644 3340 	movw	r3, #19264	; 0x4b40
 80090ac:	f6c0 0301 	movt	r3, #2049	; 0x801
 80090b0:	4622      	mov	r2, r4
 80090b2:	4621      	mov	r1, r4
 80090b4:	4630      	mov	r0, r6
 80090b6:	f00b f8a3 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 80090ba:	a905      	add	r1, sp, #20
 80090bc:	4628      	mov	r0, r5
 80090be:	f001 fbe2 	bl	800a886 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 80090c2:	9b05      	ldr	r3, [sp, #20]
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	9203      	str	r2, [sp, #12]
 80090c8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80090cc:	9202      	str	r2, [sp, #8]
 80090ce:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80090d2:	9201      	str	r2, [sp, #4]
 80090d4:	0e1b      	lsrs	r3, r3, #24
 80090d6:	9300      	str	r3, [sp, #0]
 80090d8:	f644 3364 	movw	r3, #19300	; 0x4b64
 80090dc:	f6c0 0301 	movt	r3, #2049	; 0x801
 80090e0:	4622      	mov	r2, r4
 80090e2:	4621      	mov	r1, r4
 80090e4:	4630      	mov	r0, r6
 80090e6:	f00b f88b 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 80090ea:	9400      	str	r4, [sp, #0]
 80090ec:	f648 1393 	movw	r3, #35219	; 0x8993
 80090f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80090f4:	4622      	mov	r2, r4
 80090f6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80090fa:	f240 7068 	movw	r0, #1896	; 0x768
 80090fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009102:	f00a fdf5 	bl	8013cf0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8009106:	9400      	str	r4, [sp, #0]
 8009108:	f648 1395 	movw	r3, #35221	; 0x8995
 800910c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009110:	4622      	mov	r2, r4
 8009112:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009116:	f240 7038 	movw	r0, #1848	; 0x738
 800911a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800911e:	f00a fde7 	bl	8013cf0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8009122:	f240 7720 	movw	r7, #1824	; 0x720
 8009126:	f2c2 0700 	movt	r7, #8192	; 0x2000
 800912a:	9400      	str	r4, [sp, #0]
 800912c:	f648 1397 	movw	r3, #35223	; 0x8997
 8009130:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009134:	462a      	mov	r2, r5
 8009136:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800913a:	4638      	mov	r0, r7
 800913c:	f00a fdd8 	bl	8013cf0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 8009140:	9400      	str	r4, [sp, #0]
 8009142:	f648 335b 	movw	r3, #35675	; 0x8b5b
 8009146:	f6c0 0300 	movt	r3, #2048	; 0x800
 800914a:	4622      	mov	r2, r4
 800914c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009150:	f240 7050 	movw	r0, #1872	; 0x750
 8009154:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009158:	f00a fdca 	bl	8013cf0 <UTIL_TIMER_Create>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800915c:	f24a 1259 	movw	r2, #41305	; 0xa159
 8009160:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009164:	4621      	mov	r1, r4
 8009166:	4628      	mov	r0, r5
 8009168:	f00a fda4 	bl	8013cb4 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800916c:	f648 6277 	movw	r2, #36471	; 0x8e77
 8009170:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009174:	4621      	mov	r1, r4
 8009176:	4630      	mov	r0, r6
 8009178:	f00a fd9c 	bl	8013cb4 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800917c:	f648 623b 	movw	r2, #36411	; 0x8e3b
 8009180:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009184:	4621      	mov	r1, r4
 8009186:	2004      	movs	r0, #4
 8009188:	f00a fd94 	bl	8013cb4 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800918c:	f648 52b5 	movw	r2, #36277	; 0x8db5
 8009190:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009194:	4621      	mov	r1, r4
 8009196:	2008      	movs	r0, #8
 8009198:	f00a fd8c 	bl	8013cb4 <UTIL_SEQ_RegTask>
  LoraInfo_Init();
 800919c:	f000 f831 	bl	8009202 <LoraInfo_Init>
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 80091a0:	4621      	mov	r1, r4
 80091a2:	f2c0 1103 	movt	r1, #259	; 0x103
 80091a6:	f240 001c 	movw	r0, #28
 80091aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80091ae:	f001 fb22 	bl	800a7f6 <LmHandlerInit>
  LmHandlerConfigure(&LmHandlerParams);
 80091b2:	f240 0068 	movw	r0, #104	; 0x68
 80091b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80091ba:	f001 fa42 	bl	800a642 <LmHandlerConfigure>
  UTIL_TIMER_Start(&JoinLedTimer);
 80091be:	4638      	mov	r0, r7
 80091c0:	f00a fe69 	bl	8013e96 <UTIL_TIMER_Start>
  LmHandlerJoin(ActivationType, ForceRejoin);
 80091c4:	f240 0310 	movw	r3, #16
 80091c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80091cc:	4629      	mov	r1, r5
 80091ce:	7818      	ldrb	r0, [r3, #0]
 80091d0:	f001 f861 	bl	800a296 <LmHandlerJoin>
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 80091d4:	f240 0180 	movw	r1, #128	; 0x80
 80091d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80091dc:	f240 7580 	movw	r5, #1920	; 0x780
 80091e0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80091e4:	9400      	str	r4, [sp, #0]
 80091e6:	f648 3337 	movw	r3, #35639	; 0x8b37
 80091ea:	f6c0 0300 	movt	r3, #2048	; 0x800
 80091ee:	4622      	mov	r2, r4
 80091f0:	6809      	ldr	r1, [r1, #0]
 80091f2:	4628      	mov	r0, r5
 80091f4:	f00a fd7c 	bl	8013cf0 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 80091f8:	4628      	mov	r0, r5
 80091fa:	f00a fe4c 	bl	8013e96 <UTIL_TIMER_Start>
}
 80091fe:	b007      	add	sp, #28
 8009200:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009202 <LoraInfo_Init>:
/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
  loraInfo.ContextManagement = 0;
 8009202:	f240 7398 	movw	r3, #1944	; 0x798
 8009206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800920a:	2200      	movs	r2, #0
 800920c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
  loraInfo.ClassB = 0;
 800920e:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8009210:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 8009212:	2220      	movs	r2, #32
 8009214:	605a      	str	r2, [r3, #4]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8009216:	4770      	bx	lr

08009218 <LoraInfo_GetPtr>:
{
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
}
 8009218:	f240 7098 	movw	r0, #1944	; 0x798
 800921c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009220:	4770      	bx	lr

08009222 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8009222:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8009224:	f7f9 fced 	bl	8002c02 <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009228:	bd08      	pop	{r3, pc}

0800922a <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800922a:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800922c:	f7f9 fd0f 	bl	8002c4e <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8009230:	bd08      	pop	{r3, pc}

08009232 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8009232:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8009234:	f7f9 fd47 	bl	8002cc6 <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8009238:	bd08      	pop	{r3, pc}

0800923a <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800923a:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800923c:	f7f9 fd45 	bl	8002cca <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009240:	bd08      	pop	{r3, pc}

08009242 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8009242:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8009244:	f7f9 fd43 	bl	8002cce <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009248:	bd08      	pop	{r3, pc}

0800924a <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800924a:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800924c:	f7f9 fd41 	bl	8002cd2 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8009250:	bd08      	pop	{r3, pc}

08009252 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8009252:	b510      	push	{r4, lr}
 8009254:	4604      	mov	r4, r0
    memset1( ctx->X, 0, sizeof ctx->X );
 8009256:	2210      	movs	r2, #16
 8009258:	2100      	movs	r1, #0
 800925a:	30f1      	adds	r0, #241	; 0xf1
 800925c:	f007 fe7a 	bl	8010f54 <memset1>
    ctx->M_n = 0;
 8009260:	2100      	movs	r1, #0
 8009262:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8009266:	22f0      	movs	r2, #240	; 0xf0
 8009268:	4620      	mov	r0, r4
 800926a:	f007 fe73 	bl	8010f54 <memset1>
}
 800926e:	bd10      	pop	{r4, pc}

08009270 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8009270:	b508      	push	{r3, lr}
 8009272:	4602      	mov	r2, r0
 8009274:	4608      	mov	r0, r1
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8009276:	2110      	movs	r1, #16
 8009278:	f000 f9d9 	bl	800962e <lorawan_aes_set_key>
}
 800927c:	bd08      	pop	{r3, pc}

0800927e <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800927e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009282:	b085      	sub	sp, #20
 8009284:	4606      	mov	r6, r0
 8009286:	460d      	mov	r5, r1
 8009288:	4692      	mov	sl, r2
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800928a:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 800928e:	bbf3      	cbnz	r3, 800930e <AES_CMAC_Update+0x90>
        memcpy1( &ctx->X[0], in, 16 );

        data += mlen;
        len -= mlen;
    }
    while( len > 16 )
 8009290:	f1ba 0f10 	cmp.w	sl, #16
 8009294:	d970      	bls.n	8009378 <AES_CMAC_Update+0xfa>
 8009296:	f1aa 0b11 	sub.w	fp, sl, #17
 800929a:	ea4f 1b1b 	mov.w	fp, fp, lsr #4
 800929e:	f10b 0901 	add.w	r9, fp, #1
 80092a2:	eb05 1909 	add.w	r9, r5, r9, lsl #4
 80092a6:	f506 7480 	add.w	r4, r6, #256	; 0x100
    { /* not last block */

        XOR( data, ctx->X );

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80092aa:	f106 08f1 	add.w	r8, r6, #241	; 0xf1
 80092ae:	2710      	movs	r7, #16
        XOR( data, ctx->X );
 80092b0:	f106 03f0 	add.w	r3, r6, #240	; 0xf0
 80092b4:	1e69      	subs	r1, r5, #1
 80092b6:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80092ba:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80092be:	4042      	eors	r2, r0
 80092c0:	701a      	strb	r2, [r3, #0]
 80092c2:	42a3      	cmp	r3, r4
 80092c4:	d1f7      	bne.n	80092b6 <AES_CMAC_Update+0x38>
        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80092c6:	463a      	mov	r2, r7
 80092c8:	4641      	mov	r1, r8
 80092ca:	4668      	mov	r0, sp
 80092cc:	f007 fe28 	bl	8010f20 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80092d0:	4632      	mov	r2, r6
 80092d2:	4669      	mov	r1, sp
 80092d4:	4668      	mov	r0, sp
 80092d6:	f000 fa36 	bl	8009746 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 80092da:	463a      	mov	r2, r7
 80092dc:	4669      	mov	r1, sp
 80092de:	4640      	mov	r0, r8
 80092e0:	f007 fe1e 	bl	8010f20 <memcpy1>

        data += 16;
 80092e4:	3510      	adds	r5, #16
    while( len > 16 )
 80092e6:	454d      	cmp	r5, r9
 80092e8:	d1e2      	bne.n	80092b0 <AES_CMAC_Update+0x32>
 80092ea:	f1aa 0a10 	sub.w	sl, sl, #16
        len -= 16;
 80092ee:	ebcb 7b0b 	rsb	fp, fp, fp, lsl #28
 80092f2:	eb0a 1a0b 	add.w	sl, sl, fp, lsl #4
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 80092f6:	fa1f f28a 	uxth.w	r2, sl
 80092fa:	4649      	mov	r1, r9
 80092fc:	f206 1001 	addw	r0, r6, #257	; 0x101
 8009300:	f007 fe0e 	bl	8010f20 <memcpy1>
    ctx->M_n = len;
 8009304:	f8c6 a114 	str.w	sl, [r6, #276]	; 0x114
}
 8009308:	b005      	add	sp, #20
 800930a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mlen = MIN( 16 - ctx->M_n, len );
 800930e:	f1c3 0710 	rsb	r7, r3, #16
 8009312:	463c      	mov	r4, r7
 8009314:	4297      	cmp	r7, r2
 8009316:	bf28      	it	cs
 8009318:	4614      	movcs	r4, r2
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800931a:	f200 1001 	addw	r0, r0, #257	; 0x101
 800931e:	b2a2      	uxth	r2, r4
 8009320:	4418      	add	r0, r3
 8009322:	f007 fdfd 	bl	8010f20 <memcpy1>
        ctx->M_n += mlen;
 8009326:	f8d6 3114 	ldr.w	r3, [r6, #276]	; 0x114
 800932a:	4423      	add	r3, r4
 800932c:	f8c6 3114 	str.w	r3, [r6, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8009330:	2b0f      	cmp	r3, #15
 8009332:	d9e9      	bls.n	8009308 <AES_CMAC_Update+0x8a>
 8009334:	4557      	cmp	r7, sl
 8009336:	d2e7      	bcs.n	8009308 <AES_CMAC_Update+0x8a>
 8009338:	f106 03f0 	add.w	r3, r6, #240	; 0xf0
 800933c:	f506 7080 	add.w	r0, r6, #256	; 0x100
        XOR( ctx->M_last, ctx->X );
 8009340:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009344:	7c19      	ldrb	r1, [r3, #16]
 8009346:	404a      	eors	r2, r1
 8009348:	701a      	strb	r2, [r3, #0]
 800934a:	4283      	cmp	r3, r0
 800934c:	d1f8      	bne.n	8009340 <AES_CMAC_Update+0xc2>
        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800934e:	f106 07f1 	add.w	r7, r6, #241	; 0xf1
 8009352:	2210      	movs	r2, #16
 8009354:	4639      	mov	r1, r7
 8009356:	4668      	mov	r0, sp
 8009358:	f007 fde2 	bl	8010f20 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800935c:	4632      	mov	r2, r6
 800935e:	4669      	mov	r1, sp
 8009360:	4668      	mov	r0, sp
 8009362:	f000 f9f0 	bl	8009746 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009366:	2210      	movs	r2, #16
 8009368:	4669      	mov	r1, sp
 800936a:	4638      	mov	r0, r7
 800936c:	f007 fdd8 	bl	8010f20 <memcpy1>
        data += mlen;
 8009370:	4425      	add	r5, r4
        len -= mlen;
 8009372:	ebaa 0a04 	sub.w	sl, sl, r4
 8009376:	e78b      	b.n	8009290 <AES_CMAC_Update+0x12>
    while( len > 16 )
 8009378:	46a9      	mov	r9, r5
 800937a:	e7bc      	b.n	80092f6 <AES_CMAC_Update+0x78>

0800937c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800937c:	b530      	push	{r4, r5, lr}
 800937e:	b089      	sub	sp, #36	; 0x24
 8009380:	4605      	mov	r5, r0
 8009382:	460c      	mov	r4, r1
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8009384:	2210      	movs	r2, #16
 8009386:	2100      	movs	r1, #0
 8009388:	eb0d 0002 	add.w	r0, sp, r2
 800938c:	f007 fde2 	bl	8010f54 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8009390:	4622      	mov	r2, r4
 8009392:	a904      	add	r1, sp, #16
 8009394:	4608      	mov	r0, r1
 8009396:	f000 f9d6 	bl	8009746 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800939a:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	db39      	blt.n	8009416 <AES_CMAC_Final+0x9a>
 80093a2:	aa04      	add	r2, sp, #16
 80093a4:	f10d 001f 	add.w	r0, sp, #31
    {
        LSHIFT( K, K );
        K[15] ^= 0x87;
    }
    else
        LSHIFT( K, K );
 80093a8:	7813      	ldrb	r3, [r2, #0]
 80093aa:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80093ae:	005b      	lsls	r3, r3, #1
 80093b0:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
 80093b4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80093b8:	4282      	cmp	r2, r0
 80093ba:	d1f5      	bne.n	80093a8 <AES_CMAC_Final+0x2c>
 80093bc:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80093c0:	005b      	lsls	r3, r3, #1
 80093c2:	b2db      	uxtb	r3, r3
        K[15] ^= 0x87;
 80093c4:	f88d 301f 	strb.w	r3, [sp, #31]

    if( ctx->M_n == 16 )
 80093c8:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d036      	beq.n	800943e <AES_CMAC_Final+0xc2>
        XOR( K, ctx->M_last );
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80093d0:	f99d 2010 	ldrsb.w	r2, [sp, #16]
 80093d4:	2a00      	cmp	r2, #0
 80093d6:	db40      	blt.n	800945a <AES_CMAC_Final+0xde>
 80093d8:	a904      	add	r1, sp, #16
 80093da:	f10d 0c1f 	add.w	ip, sp, #31
        {
            LSHIFT( K, K );
            K[15] ^= 0x87;
        }
        else
            LSHIFT( K, K );
 80093de:	780a      	ldrb	r2, [r1, #0]
 80093e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093e4:	0052      	lsls	r2, r2, #1
 80093e6:	ea42 12d0 	orr.w	r2, r2, r0, lsr #7
 80093ea:	f801 2c01 	strb.w	r2, [r1, #-1]
 80093ee:	4561      	cmp	r1, ip
 80093f0:	d1f5      	bne.n	80093de <AES_CMAC_Final+0x62>
 80093f2:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80093f6:	0052      	lsls	r2, r2, #1
 80093f8:	b2d2      	uxtb	r2, r2
            K[15] ^= 0x87;
 80093fa:	f88d 201f 	strb.w	r2, [sp, #31]

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 80093fe:	18e2      	adds	r2, r4, r3
 8009400:	2180      	movs	r1, #128	; 0x80
 8009402:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8009406:	3301      	adds	r3, #1
 8009408:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 800940c:	2b0f      	cmp	r3, #15
 800940e:	d841      	bhi.n	8009494 <AES_CMAC_Final+0x118>
 8009410:	461a      	mov	r2, r3
            ctx->M_last[ctx->M_n] = 0;
 8009412:	2100      	movs	r1, #0
 8009414:	e036      	b.n	8009484 <AES_CMAC_Final+0x108>
 8009416:	aa04      	add	r2, sp, #16
 8009418:	f10d 001f 	add.w	r0, sp, #31
        LSHIFT( K, K );
 800941c:	7813      	ldrb	r3, [r2, #0]
 800941e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8009422:	005b      	lsls	r3, r3, #1
 8009424:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
 8009428:	f802 3c01 	strb.w	r3, [r2, #-1]
 800942c:	4282      	cmp	r2, r0
 800942e:	d1f5      	bne.n	800941c <AES_CMAC_Final+0xa0>
 8009430:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8009434:	005b      	lsls	r3, r3, #1
        K[15] ^= 0x87;
 8009436:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 800943a:	b2db      	uxtb	r3, r3
 800943c:	e7c2      	b.n	80093c4 <AES_CMAC_Final+0x48>
 800943e:	f504 7180 	add.w	r1, r4, #256	; 0x100
 8009442:	aa04      	add	r2, sp, #16
 8009444:	f10d 0c20 	add.w	ip, sp, #32
        XOR( K, ctx->M_last );
 8009448:	f812 3b01 	ldrb.w	r3, [r2], #1
 800944c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009450:	4043      	eors	r3, r0
 8009452:	700b      	strb	r3, [r1, #0]
 8009454:	4562      	cmp	r2, ip
 8009456:	d1f7      	bne.n	8009448 <AES_CMAC_Final+0xcc>
 8009458:	e029      	b.n	80094ae <AES_CMAC_Final+0x132>
 800945a:	a904      	add	r1, sp, #16
 800945c:	f10d 0c1f 	add.w	ip, sp, #31
            LSHIFT( K, K );
 8009460:	780a      	ldrb	r2, [r1, #0]
 8009462:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009466:	0052      	lsls	r2, r2, #1
 8009468:	ea42 12d0 	orr.w	r2, r2, r0, lsr #7
 800946c:	f801 2c01 	strb.w	r2, [r1, #-1]
 8009470:	4561      	cmp	r1, ip
 8009472:	d1f5      	bne.n	8009460 <AES_CMAC_Final+0xe4>
 8009474:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8009478:	0052      	lsls	r2, r2, #1
            K[15] ^= 0x87;
 800947a:	f082 0287 	eor.w	r2, r2, #135	; 0x87
 800947e:	b2d2      	uxtb	r2, r2
 8009480:	e7bb      	b.n	80093fa <AES_CMAC_Final+0x7e>
        while( ++ctx->M_n < 16 )
 8009482:	461a      	mov	r2, r3
            ctx->M_last[ctx->M_n] = 0;
 8009484:	4423      	add	r3, r4
 8009486:	f883 1101 	strb.w	r1, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800948a:	1c53      	adds	r3, r2, #1
 800948c:	2b0f      	cmp	r3, #15
 800948e:	d9f8      	bls.n	8009482 <AES_CMAC_Final+0x106>
 8009490:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114

        XOR( K, ctx->M_last );
 8009494:	f504 7180 	add.w	r1, r4, #256	; 0x100
 8009498:	aa04      	add	r2, sp, #16
 800949a:	f10d 0c20 	add.w	ip, sp, #32
 800949e:	f812 3b01 	ldrb.w	r3, [r2], #1
 80094a2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094a6:	4043      	eors	r3, r0
 80094a8:	700b      	strb	r3, [r1, #0]
 80094aa:	4562      	cmp	r2, ip
 80094ac:	d1f7      	bne.n	800949e <AES_CMAC_Final+0x122>
    }
    XOR( ctx->M_last, ctx->X );
 80094ae:	f104 03f0 	add.w	r3, r4, #240	; 0xf0
 80094b2:	f504 7180 	add.w	r1, r4, #256	; 0x100
 80094b6:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 80094ba:	7c1a      	ldrb	r2, [r3, #16]
 80094bc:	ea8c 0c02 	eor.w	ip, ip, r2
 80094c0:	f883 c000 	strb.w	ip, [r3]
 80094c4:	4299      	cmp	r1, r3
 80094c6:	d1f6      	bne.n	80094b6 <AES_CMAC_Final+0x13a>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80094c8:	2210      	movs	r2, #16
 80094ca:	f104 01f1 	add.w	r1, r4, #241	; 0xf1
 80094ce:	4668      	mov	r0, sp
 80094d0:	f007 fd26 	bl	8010f20 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 80094d4:	4622      	mov	r2, r4
 80094d6:	4629      	mov	r1, r5
 80094d8:	4668      	mov	r0, sp
 80094da:	f000 f934 	bl	8009746 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 80094de:	2210      	movs	r2, #16
 80094e0:	2100      	movs	r1, #0
 80094e2:	eb0d 0002 	add.w	r0, sp, r2
 80094e6:	f007 fd35 	bl	8010f54 <memset1>
}
 80094ea:	b009      	add	sp, #36	; 0x24
 80094ec:	bd30      	pop	{r4, r5, pc}

080094ee <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 80094ee:	7803      	ldrb	r3, [r0, #0]
 80094f0:	780a      	ldrb	r2, [r1, #0]
 80094f2:	4053      	eors	r3, r2
 80094f4:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 80094f6:	7843      	ldrb	r3, [r0, #1]
 80094f8:	784a      	ldrb	r2, [r1, #1]
 80094fa:	4053      	eors	r3, r2
 80094fc:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 80094fe:	7883      	ldrb	r3, [r0, #2]
 8009500:	788a      	ldrb	r2, [r1, #2]
 8009502:	4053      	eors	r3, r2
 8009504:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8009506:	78c3      	ldrb	r3, [r0, #3]
 8009508:	78ca      	ldrb	r2, [r1, #3]
 800950a:	4053      	eors	r3, r2
 800950c:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800950e:	7903      	ldrb	r3, [r0, #4]
 8009510:	790a      	ldrb	r2, [r1, #4]
 8009512:	4053      	eors	r3, r2
 8009514:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8009516:	7943      	ldrb	r3, [r0, #5]
 8009518:	794a      	ldrb	r2, [r1, #5]
 800951a:	4053      	eors	r3, r2
 800951c:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800951e:	7983      	ldrb	r3, [r0, #6]
 8009520:	798a      	ldrb	r2, [r1, #6]
 8009522:	4053      	eors	r3, r2
 8009524:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8009526:	79c3      	ldrb	r3, [r0, #7]
 8009528:	79ca      	ldrb	r2, [r1, #7]
 800952a:	4053      	eors	r3, r2
 800952c:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800952e:	7a03      	ldrb	r3, [r0, #8]
 8009530:	7a0a      	ldrb	r2, [r1, #8]
 8009532:	4053      	eors	r3, r2
 8009534:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8009536:	7a43      	ldrb	r3, [r0, #9]
 8009538:	7a4a      	ldrb	r2, [r1, #9]
 800953a:	4053      	eors	r3, r2
 800953c:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800953e:	7a83      	ldrb	r3, [r0, #10]
 8009540:	7a8a      	ldrb	r2, [r1, #10]
 8009542:	4053      	eors	r3, r2
 8009544:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8009546:	7ac3      	ldrb	r3, [r0, #11]
 8009548:	7aca      	ldrb	r2, [r1, #11]
 800954a:	4053      	eors	r3, r2
 800954c:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800954e:	7b03      	ldrb	r3, [r0, #12]
 8009550:	7b0a      	ldrb	r2, [r1, #12]
 8009552:	4053      	eors	r3, r2
 8009554:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8009556:	7b43      	ldrb	r3, [r0, #13]
 8009558:	7b4a      	ldrb	r2, [r1, #13]
 800955a:	4053      	eors	r3, r2
 800955c:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800955e:	7b83      	ldrb	r3, [r0, #14]
 8009560:	7b8a      	ldrb	r2, [r1, #14]
 8009562:	4053      	eors	r3, r2
 8009564:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8009566:	7bc3      	ldrb	r3, [r0, #15]
 8009568:	7bca      	ldrb	r2, [r1, #15]
 800956a:	4053      	eors	r3, r2
 800956c:	73c3      	strb	r3, [r0, #15]
#endif
}
 800956e:	4770      	bx	lr

08009570 <copy_and_key>:
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8009570:	780b      	ldrb	r3, [r1, #0]
 8009572:	f892 c000 	ldrb.w	ip, [r2]
 8009576:	ea83 030c 	eor.w	r3, r3, ip
 800957a:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800957c:	784b      	ldrb	r3, [r1, #1]
 800957e:	f892 c001 	ldrb.w	ip, [r2, #1]
 8009582:	ea83 030c 	eor.w	r3, r3, ip
 8009586:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009588:	788b      	ldrb	r3, [r1, #2]
 800958a:	f892 c002 	ldrb.w	ip, [r2, #2]
 800958e:	ea83 030c 	eor.w	r3, r3, ip
 8009592:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8009594:	78cb      	ldrb	r3, [r1, #3]
 8009596:	f892 c003 	ldrb.w	ip, [r2, #3]
 800959a:	ea83 030c 	eor.w	r3, r3, ip
 800959e:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 80095a0:	790b      	ldrb	r3, [r1, #4]
 80095a2:	f892 c004 	ldrb.w	ip, [r2, #4]
 80095a6:	ea83 030c 	eor.w	r3, r3, ip
 80095aa:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 80095ac:	794b      	ldrb	r3, [r1, #5]
 80095ae:	f892 c005 	ldrb.w	ip, [r2, #5]
 80095b2:	ea83 030c 	eor.w	r3, r3, ip
 80095b6:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 80095b8:	798b      	ldrb	r3, [r1, #6]
 80095ba:	f892 c006 	ldrb.w	ip, [r2, #6]
 80095be:	ea83 030c 	eor.w	r3, r3, ip
 80095c2:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 80095c4:	79cb      	ldrb	r3, [r1, #7]
 80095c6:	f892 c007 	ldrb.w	ip, [r2, #7]
 80095ca:	ea83 030c 	eor.w	r3, r3, ip
 80095ce:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 80095d0:	7a0b      	ldrb	r3, [r1, #8]
 80095d2:	f892 c008 	ldrb.w	ip, [r2, #8]
 80095d6:	ea83 030c 	eor.w	r3, r3, ip
 80095da:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 80095dc:	7a4b      	ldrb	r3, [r1, #9]
 80095de:	f892 c009 	ldrb.w	ip, [r2, #9]
 80095e2:	ea83 030c 	eor.w	r3, r3, ip
 80095e6:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80095e8:	7a8b      	ldrb	r3, [r1, #10]
 80095ea:	f892 c00a 	ldrb.w	ip, [r2, #10]
 80095ee:	ea83 030c 	eor.w	r3, r3, ip
 80095f2:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80095f4:	7acb      	ldrb	r3, [r1, #11]
 80095f6:	f892 c00b 	ldrb.w	ip, [r2, #11]
 80095fa:	ea83 030c 	eor.w	r3, r3, ip
 80095fe:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8009600:	7b0b      	ldrb	r3, [r1, #12]
 8009602:	f892 c00c 	ldrb.w	ip, [r2, #12]
 8009606:	ea83 030c 	eor.w	r3, r3, ip
 800960a:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800960c:	7b4b      	ldrb	r3, [r1, #13]
 800960e:	f892 c00d 	ldrb.w	ip, [r2, #13]
 8009612:	ea83 030c 	eor.w	r3, r3, ip
 8009616:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8009618:	7b8b      	ldrb	r3, [r1, #14]
 800961a:	f892 c00e 	ldrb.w	ip, [r2, #14]
 800961e:	ea83 030c 	eor.w	r3, r3, ip
 8009622:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009624:	7bcb      	ldrb	r3, [r1, #15]
 8009626:	7bd2      	ldrb	r2, [r2, #15]
 8009628:	4053      	eors	r3, r2
 800962a:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800962c:	4770      	bx	lr

0800962e <lorawan_aes_set_key>:

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
    uint8_t cc, rc, hi;

    switch( keylen )
 800962e:	f1a1 0310 	sub.w	r3, r1, #16
 8009632:	b2db      	uxtb	r3, r3
 8009634:	2b10      	cmp	r3, #16
 8009636:	f200 8081 	bhi.w	800973c <lorawan_aes_set_key+0x10e>
{
 800963a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    switch( keylen )
 800963e:	f240 1401 	movw	r4, #257	; 0x101
 8009642:	f2c0 0401 	movt	r4, #1
 8009646:	40dc      	lsrs	r4, r3
 8009648:	f014 0f01 	tst.w	r4, #1
 800964c:	d104      	bne.n	8009658 <lorawan_aes_set_key+0x2a>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800964e:	2300      	movs	r3, #0
 8009650:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 8009654:	20ff      	movs	r0, #255	; 0xff
 8009656:	e06f      	b.n	8009738 <lorawan_aes_set_key+0x10a>
    while( nn-- )
 8009658:	1e53      	subs	r3, r2, #1
 800965a:	1845      	adds	r5, r0, r1
        *d++ = *s++;
 800965c:	f810 4b01 	ldrb.w	r4, [r0], #1
 8009660:	f803 4f01 	strb.w	r4, [r3, #1]!
    while( nn-- )
 8009664:	42a8      	cmp	r0, r5
 8009666:	d1f9      	bne.n	800965c <lorawan_aes_set_key+0x2e>
    }
    block_copy_nn(ctx->ksch, key, keylen);
    hi = (keylen + 28) << 2;
 8009668:	f101 031c 	add.w	r3, r1, #28
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	fa5f fa83 	uxtb.w	sl, r3
    ctx->rnd = (hi >> 4) - 1;
 8009672:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009676:	3b01      	subs	r3, #1
 8009678:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
 800967c:	460b      	mov	r3, r1
 800967e:	f04f 0e00 	mov.w	lr, #0
 8009682:	f04f 0801 	mov.w	r8, #1
            t3 = s_box(tt);
            rc = f2(rc);
        }
        else if( keylen > 24 && cc % keylen == 16 )
        {
            t0 = s_box(t0);
 8009686:	f644 59c0 	movw	r9, #19904	; 0x4dc0
 800968a:	f6c0 0901 	movt	r9, #2049	; 0x801
 800968e:	e01f      	b.n	80096d0 <lorawan_aes_set_key+0xa2>
        else if( keylen > 24 && cc % keylen == 16 )
 8009690:	2918      	cmp	r1, #24
 8009692:	d902      	bls.n	800969a <lorawan_aes_set_key+0x6c>
 8009694:	f1bc 0f10 	cmp.w	ip, #16
 8009698:	d044      	beq.n	8009724 <lorawan_aes_set_key+0xf6>
            t1 = s_box(t1);
            t2 = s_box(t2);
            t3 = s_box(t3);
        }
        tt = cc - keylen;
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800969a:	f812 c00e 	ldrb.w	ip, [r2, lr]
 800969e:	ea87 070c 	eor.w	r7, r7, ip
 80096a2:	5417      	strb	r7, [r2, r0]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 80096a4:	4410      	add	r0, r2
 80096a6:	eb02 070e 	add.w	r7, r2, lr
 80096aa:	f897 c001 	ldrb.w	ip, [r7, #1]
 80096ae:	ea86 060c 	eor.w	r6, r6, ip
 80096b2:	7046      	strb	r6, [r0, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 80096b4:	78be      	ldrb	r6, [r7, #2]
 80096b6:	4075      	eors	r5, r6
 80096b8:	7085      	strb	r5, [r0, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 80096ba:	78fd      	ldrb	r5, [r7, #3]
 80096bc:	406c      	eors	r4, r5
 80096be:	70c4      	strb	r4, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80096c0:	3304      	adds	r3, #4
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	f10e 0e04 	add.w	lr, lr, #4
 80096c8:	fa5f fe8e 	uxtb.w	lr, lr
 80096cc:	459a      	cmp	sl, r3
 80096ce:	d932      	bls.n	8009736 <lorawan_aes_set_key+0x108>
        t0 = ctx->ksch[cc - 4];
 80096d0:	4618      	mov	r0, r3
 80096d2:	18d4      	adds	r4, r2, r3
 80096d4:	f814 7c04 	ldrb.w	r7, [r4, #-4]
        t1 = ctx->ksch[cc - 3];
 80096d8:	f814 6c03 	ldrb.w	r6, [r4, #-3]
        t2 = ctx->ksch[cc - 2];
 80096dc:	f814 5c02 	ldrb.w	r5, [r4, #-2]
        t3 = ctx->ksch[cc - 1];
 80096e0:	f814 4c01 	ldrb.w	r4, [r4, #-1]
        if( cc % keylen == 0 )
 80096e4:	fbb3 fcf1 	udiv	ip, r3, r1
 80096e8:	fb01 3c1c 	mls	ip, r1, ip, r3
 80096ec:	f01c 0cff 	ands.w	ip, ip, #255	; 0xff
 80096f0:	d1ce      	bne.n	8009690 <lorawan_aes_set_key+0x62>
            t0 = s_box(t1) ^ rc;
 80096f2:	f819 c006 	ldrb.w	ip, [r9, r6]
 80096f6:	ea88 0c0c 	eor.w	ip, r8, ip
            t1 = s_box(t2);
 80096fa:	f819 6005 	ldrb.w	r6, [r9, r5]
            t2 = s_box(t3);
 80096fe:	f819 5004 	ldrb.w	r5, [r9, r4]
            t3 = s_box(tt);
 8009702:	f819 4007 	ldrb.w	r4, [r9, r7]
            rc = f2(rc);
 8009706:	ea4f 17d8 	mov.w	r7, r8, lsr #7
 800970a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800970e:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 8009712:	b2ff      	uxtb	r7, r7
 8009714:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8009718:	fa5f f888 	uxtb.w	r8, r8
 800971c:	ea87 0808 	eor.w	r8, r7, r8
            t0 = s_box(t1) ^ rc;
 8009720:	4667      	mov	r7, ip
 8009722:	e7ba      	b.n	800969a <lorawan_aes_set_key+0x6c>
            t0 = s_box(t0);
 8009724:	f819 7007 	ldrb.w	r7, [r9, r7]
            t1 = s_box(t1);
 8009728:	f819 6006 	ldrb.w	r6, [r9, r6]
            t2 = s_box(t2);
 800972c:	f819 5005 	ldrb.w	r5, [r9, r5]
            t3 = s_box(t3);
 8009730:	f819 4004 	ldrb.w	r4, [r9, r4]
 8009734:	e7b1      	b.n	800969a <lorawan_aes_set_key+0x6c>
    }
    return 0;
 8009736:	2000      	movs	r0, #0
}
 8009738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ctx->rnd = 0;
 800973c:	2300      	movs	r3, #0
 800973e:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 8009742:	20ff      	movs	r0, #255	; 0xff
}
 8009744:	4770      	bx	lr

08009746 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 8009746:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974a:	b093      	sub	sp, #76	; 0x4c
 800974c:	910c      	str	r1, [sp, #48]	; 0x30
 800974e:	920d      	str	r2, [sp, #52]	; 0x34
    if( ctx->rnd )
 8009750:	f892 40f0 	ldrb.w	r4, [r2, #240]	; 0xf0
 8009754:	940b      	str	r4, [sp, #44]	; 0x2c
 8009756:	2c00      	cmp	r4, #0
 8009758:	f000 8171 	beq.w	8009a3e <lorawan_aes_encrypt+0x2f8>
 800975c:	4615      	mov	r5, r2
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800975e:	4601      	mov	r1, r0
 8009760:	a80e      	add	r0, sp, #56	; 0x38
 8009762:	f7ff ff05 	bl	8009570 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8009766:	2c01      	cmp	r4, #1
 8009768:	f240 8166 	bls.w	8009a38 <lorawan_aes_encrypt+0x2f2>
 800976c:	462a      	mov	r2, r5
 800976e:	f105 0110 	add.w	r1, r5, #16
 8009772:	9100      	str	r1, [sp, #0]
 8009774:	1ea3      	subs	r3, r4, #2
 8009776:	b2db      	uxtb	r3, r3
 8009778:	3220      	adds	r2, #32
 800977a:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800977e:	930a      	str	r3, [sp, #40]	; 0x28
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8009780:	f644 57c0 	movw	r7, #19904	; 0x4dc0
 8009784:	f6c0 0701 	movt	r7, #2049	; 0x801
 8009788:	f644 3bc0 	movw	fp, #19392	; 0x4bc0
 800978c:	f6c0 0b01 	movt	fp, #2049	; 0x801
 8009790:	f644 4ac0 	movw	sl, #19648	; 0x4cc0
 8009794:	f6c0 0a01 	movt	sl, #2049	; 0x801
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8009798:	f89d 4039 	ldrb.w	r4, [sp, #57]	; 0x39
 800979c:	9401      	str	r4, [sp, #4]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800979e:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 80097a2:	9502      	str	r5, [sp, #8]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 80097a4:	f89d 103b 	ldrb.w	r1, [sp, #59]	; 0x3b
 80097a8:	9103      	str	r1, [sp, #12]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80097aa:	f89d c03c 	ldrb.w	ip, [sp, #60]	; 0x3c
 80097ae:	f8cd c010 	str.w	ip, [sp, #16]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80097b2:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 80097b6:	9305      	str	r3, [sp, #20]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80097b8:	f89d 603f 	ldrb.w	r6, [sp, #63]	; 0x3f
 80097bc:	9606      	str	r6, [sp, #24]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80097be:	f89d c040 	ldrb.w	ip, [sp, #64]	; 0x40
 80097c2:	f8cd c01c 	str.w	ip, [sp, #28]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80097c6:	f89d 4041 	ldrb.w	r4, [sp, #65]	; 0x41
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 80097ca:	f89d 8043 	ldrb.w	r8, [sp, #67]	; 0x43
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80097ce:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 80097d2:	9208      	str	r2, [sp, #32]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 80097d4:	f89d e045 	ldrb.w	lr, [sp, #69]	; 0x45
 80097d8:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 80097dc:	f89d 0046 	ldrb.w	r0, [sp, #70]	; 0x46
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80097e0:	f89d 6038 	ldrb.w	r6, [sp, #56]	; 0x38
 80097e4:	f89d e03d 	ldrb.w	lr, [sp, #61]	; 0x3d
 80097e8:	f89d c042 	ldrb.w	ip, [sp, #66]	; 0x42
 80097ec:	f817 900c 	ldrb.w	r9, [r7, ip]
 80097f0:	4649      	mov	r1, r9
 80097f2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
 80097f6:	5d7b      	ldrb	r3, [r7, r5]
 80097f8:	f81b 2006 	ldrb.w	r2, [fp, r6]
 80097fc:	f81a 900e 	ldrb.w	r9, [sl, lr]
 8009800:	ea82 0209 	eor.w	r2, r2, r9
 8009804:	404a      	eors	r2, r1
 8009806:	405a      	eors	r2, r3
 8009808:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800980c:	5dba      	ldrb	r2, [r7, r6]
 800980e:	4053      	eors	r3, r2
 8009810:	f81b 900e 	ldrb.w	r9, [fp, lr]
 8009814:	ea89 0303 	eor.w	r3, r9, r3
 8009818:	f81a 900c 	ldrb.w	r9, [sl, ip]
 800981c:	ea83 0309 	eor.w	r3, r3, r9
 8009820:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8009824:	f817 300e 	ldrb.w	r3, [r7, lr]
 8009828:	405a      	eors	r2, r3
 800982a:	f81b c00c 	ldrb.w	ip, [fp, ip]
 800982e:	ea82 020c 	eor.w	r2, r2, ip
 8009832:	f81a c005 	ldrb.w	ip, [sl, r5]
 8009836:	ea82 020c 	eor.w	r2, r2, ip
 800983a:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800983e:	404b      	eors	r3, r1
 8009840:	f81a 2006 	ldrb.w	r2, [sl, r6]
 8009844:	405a      	eors	r2, r3
 8009846:	f81b 3005 	ldrb.w	r3, [fp, r5]
 800984a:	405a      	eors	r2, r3
 800984c:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009850:	5c3d      	ldrb	r5, [r7, r0]
 8009852:	9903      	ldr	r1, [sp, #12]
 8009854:	5c7b      	ldrb	r3, [r7, r1]
 8009856:	f8dd c010 	ldr.w	ip, [sp, #16]
 800985a:	f81b 200c 	ldrb.w	r2, [fp, ip]
 800985e:	f81a 6004 	ldrb.w	r6, [sl, r4]
 8009862:	4072      	eors	r2, r6
 8009864:	406a      	eors	r2, r5
 8009866:	405a      	eors	r2, r3
 8009868:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800986c:	f817 200c 	ldrb.w	r2, [r7, ip]
 8009870:	4053      	eors	r3, r2
 8009872:	f81b 6004 	ldrb.w	r6, [fp, r4]
 8009876:	4073      	eors	r3, r6
 8009878:	f81a 6000 	ldrb.w	r6, [sl, r0]
 800987c:	4073      	eors	r3, r6
 800987e:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009882:	5d3b      	ldrb	r3, [r7, r4]
 8009884:	405a      	eors	r2, r3
 8009886:	f81b 0000 	ldrb.w	r0, [fp, r0]
 800988a:	4042      	eors	r2, r0
 800988c:	f81a 0001 	ldrb.w	r0, [sl, r1]
 8009890:	4042      	eors	r2, r0
 8009892:	f88d 203e 	strb.w	r2, [sp, #62]	; 0x3e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009896:	406b      	eors	r3, r5
 8009898:	f81a 200c 	ldrb.w	r2, [sl, ip]
 800989c:	405a      	eors	r2, r3
 800989e:	f81b 3001 	ldrb.w	r3, [fp, r1]
 80098a2:	405a      	eors	r2, r3
 80098a4:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 80098a8:	9d02      	ldr	r5, [sp, #8]
 80098aa:	5d7a      	ldrb	r2, [r7, r5]
 80098ac:	9e06      	ldr	r6, [sp, #24]
 80098ae:	5dbb      	ldrb	r3, [r7, r6]
 80098b0:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80098b4:	f81b 100c 	ldrb.w	r1, [fp, ip]
 80098b8:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 80098bc:	f81a 000e 	ldrb.w	r0, [sl, lr]
 80098c0:	4041      	eors	r1, r0
 80098c2:	4051      	eors	r1, r2
 80098c4:	4059      	eors	r1, r3
 80098c6:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 80098ca:	f817 100c 	ldrb.w	r1, [r7, ip]
 80098ce:	404b      	eors	r3, r1
 80098d0:	f81b 000e 	ldrb.w	r0, [fp, lr]
 80098d4:	4043      	eors	r3, r0
 80098d6:	f81a 0005 	ldrb.w	r0, [sl, r5]
 80098da:	4043      	eors	r3, r0
 80098dc:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 80098e0:	f817 300e 	ldrb.w	r3, [r7, lr]
 80098e4:	4059      	eors	r1, r3
 80098e6:	f81b 0005 	ldrb.w	r0, [fp, r5]
 80098ea:	4041      	eors	r1, r0
 80098ec:	f81a 0006 	ldrb.w	r0, [sl, r6]
 80098f0:	4041      	eors	r1, r0
 80098f2:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80098f6:	405a      	eors	r2, r3
 80098f8:	f81a 300c 	ldrb.w	r3, [sl, ip]
 80098fc:	4053      	eors	r3, r2
 80098fe:	f81b 2006 	ldrb.w	r2, [fp, r6]
 8009902:	4053      	eors	r3, r2
 8009904:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8009908:	9d05      	ldr	r5, [sp, #20]
 800990a:	5d7b      	ldrb	r3, [r7, r5]
 800990c:	f817 1008 	ldrb.w	r1, [r7, r8]
 8009910:	9e08      	ldr	r6, [sp, #32]
 8009912:	f81b 2006 	ldrb.w	r2, [fp, r6]
 8009916:	9c01      	ldr	r4, [sp, #4]
 8009918:	f81a 0004 	ldrb.w	r0, [sl, r4]
 800991c:	4042      	eors	r2, r0
 800991e:	405a      	eors	r2, r3
 8009920:	404a      	eors	r2, r1
 8009922:	f88d 2044 	strb.w	r2, [sp, #68]	; 0x44
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8009926:	5dba      	ldrb	r2, [r7, r6]
 8009928:	4051      	eors	r1, r2
 800992a:	f81b 0004 	ldrb.w	r0, [fp, r4]
 800992e:	4041      	eors	r1, r0
 8009930:	f81a 0005 	ldrb.w	r0, [sl, r5]
 8009934:	4041      	eors	r1, r0
 8009936:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800993a:	5d39      	ldrb	r1, [r7, r4]
 800993c:	404a      	eors	r2, r1
 800993e:	f81b 0005 	ldrb.w	r0, [fp, r5]
 8009942:	4042      	eors	r2, r0
 8009944:	f81a 0008 	ldrb.w	r0, [sl, r8]
 8009948:	4042      	eors	r2, r0
 800994a:	f88d 2046 	strb.w	r2, [sp, #70]	; 0x46
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800994e:	404b      	eors	r3, r1
 8009950:	f81a 2006 	ldrb.w	r2, [sl, r6]
 8009954:	4053      	eors	r3, r2
 8009956:	f81b 2008 	ldrb.w	r2, [fp, r8]
 800995a:	4053      	eors	r3, r2
 800995c:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
    xor_block(d, k);
 8009960:	9c00      	ldr	r4, [sp, #0]
 8009962:	4621      	mov	r1, r4
 8009964:	a80e      	add	r0, sp, #56	; 0x38
 8009966:	f7ff fdc2 	bl	80094ee <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800996a:	4623      	mov	r3, r4
 800996c:	3310      	adds	r3, #16
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009972:	4293      	cmp	r3, r2
 8009974:	f47f af10 	bne.w	8009798 <lorawan_aes_encrypt+0x52>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009978:	f644 53c0 	movw	r3, #19904	; 0x4dc0
 800997c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009980:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8009984:	5c9a      	ldrb	r2, [r3, r2]
 8009986:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
 800998a:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 800998e:	5c9a      	ldrb	r2, [r3, r2]
 8009990:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8009994:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8009998:	5c9a      	ldrb	r2, [r3, r2]
 800999a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 800999e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 80099a2:	5c9a      	ldrb	r2, [r3, r2]
 80099a4:	f88d 2044 	strb.w	r2, [sp, #68]	; 0x44
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 80099a8:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 80099ac:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 80099b0:	5c59      	ldrb	r1, [r3, r1]
 80099b2:	f88d 1039 	strb.w	r1, [sp, #57]	; 0x39
 80099b6:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
 80099ba:	5c59      	ldrb	r1, [r3, r1]
 80099bc:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 80099c0:	f89d 1045 	ldrb.w	r1, [sp, #69]	; 0x45
 80099c4:	5c59      	ldrb	r1, [r3, r1]
 80099c6:	f88d 1041 	strb.w	r1, [sp, #65]	; 0x41
 80099ca:	5c9a      	ldrb	r2, [r3, r2]
 80099cc:	f88d 2045 	strb.w	r2, [sp, #69]	; 0x45
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 80099d0:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
 80099d4:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
 80099d8:	5c59      	ldrb	r1, [r3, r1]
 80099da:	f88d 103a 	strb.w	r1, [sp, #58]	; 0x3a
 80099de:	5c9a      	ldrb	r2, [r3, r2]
 80099e0:	f88d 2042 	strb.w	r2, [sp, #66]	; 0x42
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 80099e4:	f89d 203e 	ldrb.w	r2, [sp, #62]	; 0x3e
 80099e8:	f89d 1046 	ldrb.w	r1, [sp, #70]	; 0x46
 80099ec:	5c59      	ldrb	r1, [r3, r1]
 80099ee:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
 80099f2:	5c9a      	ldrb	r2, [r3, r2]
 80099f4:	f88d 2046 	strb.w	r2, [sp, #70]	; 0x46
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 80099f8:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 80099fc:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8009a00:	5c59      	ldrb	r1, [r3, r1]
 8009a02:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 8009a06:	f89d 103f 	ldrb.w	r1, [sp, #63]	; 0x3f
 8009a0a:	5c59      	ldrb	r1, [r3, r1]
 8009a0c:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009a10:	f89d 103b 	ldrb.w	r1, [sp, #59]	; 0x3b
 8009a14:	5c59      	ldrb	r1, [r3, r1]
 8009a16:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 8009a1a:	5c9b      	ldrb	r3, [r3, r2]
 8009a1c:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8009a20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a24:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8009a28:	a90e      	add	r1, sp, #56	; 0x38
 8009a2a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009a2c:	f7ff fda0 	bl	8009570 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8009a30:	2000      	movs	r0, #0
}
 8009a32:	b013      	add	sp, #76	; 0x4c
 8009a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for( r = 1 ; r < ctx->rnd ; ++r )
 8009a38:	2301      	movs	r3, #1
 8009a3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a3c:	e79c      	b.n	8009978 <lorawan_aes_encrypt+0x232>
        return ( uint8_t )-1;
 8009a3e:	20ff      	movs	r0, #255	; 0xff
 8009a40:	e7f7      	b.n	8009a32 <lorawan_aes_encrypt+0x2ec>

08009a42 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 8009a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a46:	b0ca      	sub	sp, #296	; 0x128
 8009a48:	9c50      	ldr	r4, [sp, #320]	; 0x140
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 8009a4a:	2900      	cmp	r1, #0
 8009a4c:	d047      	beq.n	8009ade <ComputeCmac+0x9c>
 8009a4e:	4605      	mov	r5, r0
 8009a50:	4616      	mov	r6, r2
 8009a52:	4698      	mov	r8, r3
 8009a54:	460f      	mov	r7, r1
 8009a56:	2c00      	cmp	r4, #0
 8009a58:	d043      	beq.n	8009ae2 <ComputeCmac+0xa0>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 8009a5a:	4668      	mov	r0, sp
 8009a5c:	f7ff fbf9 	bl	8009252 <AES_CMAC_Init>
        if( SeNvm->KeyList[i].KeyID == keyID )
 8009a60:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a68:	6819      	ldr	r1, [r3, #0]
 8009a6a:	468e      	mov	lr, r1
 8009a6c:	f04f 0c00 	mov.w	ip, #0
 8009a70:	f89e 2018 	ldrb.w	r2, [lr, #24]
 8009a74:	4542      	cmp	r2, r8
 8009a76:	d00a      	beq.n	8009a8e <ComputeCmac+0x4c>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009a78:	f10c 0c01 	add.w	ip, ip, #1
 8009a7c:	f10e 0e11 	add.w	lr, lr, #17
 8009a80:	f1bc 0f0b 	cmp.w	ip, #11
 8009a84:	d1f4      	bne.n	8009a70 <ComputeCmac+0x2e>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009a86:	2003      	movs	r0, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
}
 8009a88:	b04a      	add	sp, #296	; 0x128
 8009a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 8009a8e:	eb0c 1c0c 	add.w	ip, ip, ip, lsl #4
 8009a92:	f10c 0c19 	add.w	ip, ip, #25
 8009a96:	4461      	add	r1, ip
 8009a98:	4668      	mov	r0, sp
 8009a9a:	f7ff fbe9 	bl	8009270 <AES_CMAC_SetKey>
        if( micBxBuffer != NULL )
 8009a9e:	b125      	cbz	r5, 8009aaa <ComputeCmac+0x68>
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 8009aa0:	2210      	movs	r2, #16
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	4668      	mov	r0, sp
 8009aa6:	f7ff fbea 	bl	800927e <AES_CMAC_Update>
        AES_CMAC_Update( aesCmacCtx, buffer, size );
 8009aaa:	4632      	mov	r2, r6
 8009aac:	4639      	mov	r1, r7
 8009aae:	4668      	mov	r0, sp
 8009ab0:	f7ff fbe5 	bl	800927e <AES_CMAC_Update>
        AES_CMAC_Final( Cmac, aesCmacCtx );
 8009ab4:	4669      	mov	r1, sp
 8009ab6:	a846      	add	r0, sp, #280	; 0x118
 8009ab8:	f7ff fc60 	bl	800937c <AES_CMAC_Final>
        *cmac = GET_UINT32_LE( Cmac, 0 );
 8009abc:	f89d 2119 	ldrb.w	r2, [sp, #281]	; 0x119
 8009ac0:	f89d 311a 	ldrb.w	r3, [sp, #282]	; 0x11a
 8009ac4:	041b      	lsls	r3, r3, #16
 8009ac6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009aca:	f89d 2118 	ldrb.w	r2, [sp, #280]	; 0x118
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	f89d 211b 	ldrb.w	r2, [sp, #283]	; 0x11b
 8009ad4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009ad8:	6023      	str	r3, [r4, #0]
    return retval;
 8009ada:	2000      	movs	r0, #0
 8009adc:	e7d4      	b.n	8009a88 <ComputeCmac+0x46>
        return SECURE_ELEMENT_ERROR_NPE;
 8009ade:	2002      	movs	r0, #2
 8009ae0:	e7d2      	b.n	8009a88 <ComputeCmac+0x46>
 8009ae2:	2002      	movs	r0, #2
 8009ae4:	e7d0      	b.n	8009a88 <ComputeCmac+0x46>

08009ae6 <SecureElementInit>:
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
    if( nvm == NULL )
 8009ae6:	b170      	cbz	r0, 8009b06 <SecureElementInit+0x20>
{
 8009ae8:	b510      	push	{r4, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 8009aea:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009af2:	6018      	str	r0, [r3, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 8009af4:	22d8      	movs	r2, #216	; 0xd8
 8009af6:	f245 4144 	movw	r1, #21572	; 0x5444
 8009afa:	f6c0 0101 	movt	r1, #2049	; 0x801
 8009afe:	f007 fa0f 	bl	8010f20 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 8009b02:	2000      	movs	r0, #0
}
 8009b04:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009b06:	2002      	movs	r0, #2
}
 8009b08:	4770      	bx	lr

08009b0a <SecureElementGetKeyByID>:
    return SECURE_ELEMENT_SUCCESS;
}

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 8009b0a:	b410      	push	{r4}
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 8009b0c:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009b14:	681c      	ldr	r4, [r3, #0]
 8009b16:	4622      	mov	r2, r4
 8009b18:	2300      	movs	r3, #0
 8009b1a:	f892 c018 	ldrb.w	ip, [r2, #24]
 8009b1e:	4584      	cmp	ip, r0
 8009b20:	d006      	beq.n	8009b30 <SecureElementGetKeyByID+0x26>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009b22:	3301      	adds	r3, #1
 8009b24:	3211      	adds	r2, #17
 8009b26:	2b0b      	cmp	r3, #11
 8009b28:	d1f7      	bne.n	8009b1a <SecureElementGetKeyByID+0x10>
            *keyItem = &( SeNvm->KeyList[i] );
            return SECURE_ELEMENT_SUCCESS;
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009b2a:	2003      	movs	r0, #3
}
 8009b2c:	bc10      	pop	{r4}
 8009b2e:	4770      	bx	lr
            *keyItem = &( SeNvm->KeyList[i] );
 8009b30:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8009b34:	3318      	adds	r3, #24
 8009b36:	441c      	add	r4, r3
 8009b38:	600c      	str	r4, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	e7f6      	b.n	8009b2c <SecureElementGetKeyByID+0x22>

08009b3e <PrintKey>:
{
 8009b3e:	b510      	push	{r4, lr}
 8009b40:	b094      	sub	sp, #80	; 0x50
 8009b42:	4604      	mov	r4, r0
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 8009b44:	a913      	add	r1, sp, #76	; 0x4c
 8009b46:	f7ff ffe0 	bl	8009b0a <SecureElementGetKeyByID>
 8009b4a:	b960      	cbnz	r0, 8009b66 <PrintKey+0x28>
 8009b4c:	f245 0258 	movw	r2, #20568	; 0x5058
 8009b50:	f6c0 0201 	movt	r2, #2049	; 0x801
 8009b54:	2300      	movs	r3, #0
            if( KeyLabel[i].keyID == keyID )
 8009b56:	4618      	mov	r0, r3
 8009b58:	7811      	ldrb	r1, [r2, #0]
 8009b5a:	42a1      	cmp	r1, r4
 8009b5c:	d005      	beq.n	8009b6a <PrintKey+0x2c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009b5e:	3301      	adds	r3, #1
 8009b60:	320c      	adds	r2, #12
 8009b62:	2b0b      	cmp	r3, #11
 8009b64:	d1f7      	bne.n	8009b56 <PrintKey+0x18>
}
 8009b66:	b014      	add	sp, #80	; 0x50
 8009b68:	bd10      	pop	{r4, pc}
                MW_LOG( TS_OFF, VLEVEL_M,
 8009b6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b6c:	7c1a      	ldrb	r2, [r3, #16]
 8009b6e:	9210      	str	r2, [sp, #64]	; 0x40
 8009b70:	7bda      	ldrb	r2, [r3, #15]
 8009b72:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b74:	7b9a      	ldrb	r2, [r3, #14]
 8009b76:	920e      	str	r2, [sp, #56]	; 0x38
 8009b78:	7b5a      	ldrb	r2, [r3, #13]
 8009b7a:	920d      	str	r2, [sp, #52]	; 0x34
 8009b7c:	7b1a      	ldrb	r2, [r3, #12]
 8009b7e:	920c      	str	r2, [sp, #48]	; 0x30
 8009b80:	7ada      	ldrb	r2, [r3, #11]
 8009b82:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b84:	7a9a      	ldrb	r2, [r3, #10]
 8009b86:	920a      	str	r2, [sp, #40]	; 0x28
 8009b88:	7a5a      	ldrb	r2, [r3, #9]
 8009b8a:	9209      	str	r2, [sp, #36]	; 0x24
 8009b8c:	7a1a      	ldrb	r2, [r3, #8]
 8009b8e:	9208      	str	r2, [sp, #32]
 8009b90:	79da      	ldrb	r2, [r3, #7]
 8009b92:	9207      	str	r2, [sp, #28]
 8009b94:	799a      	ldrb	r2, [r3, #6]
 8009b96:	9206      	str	r2, [sp, #24]
 8009b98:	795a      	ldrb	r2, [r3, #5]
 8009b9a:	9205      	str	r2, [sp, #20]
 8009b9c:	791a      	ldrb	r2, [r3, #4]
 8009b9e:	9204      	str	r2, [sp, #16]
 8009ba0:	78da      	ldrb	r2, [r3, #3]
 8009ba2:	9203      	str	r2, [sp, #12]
 8009ba4:	789a      	ldrb	r2, [r3, #2]
 8009ba6:	9202      	str	r2, [sp, #8]
 8009ba8:	785b      	ldrb	r3, [r3, #1]
 8009baa:	9301      	str	r3, [sp, #4]
 8009bac:	f245 0358 	movw	r3, #20568	; 0x5058
 8009bb0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009bb4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8009bb8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	f644 63c0 	movw	r3, #20160	; 0x4ec0
 8009bc4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009bc8:	2200      	movs	r2, #0
 8009bca:	4611      	mov	r1, r2
 8009bcc:	2002      	movs	r0, #2
 8009bce:	f00a fb17 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
                return;
 8009bd2:	e7c8      	b.n	8009b66 <PrintKey+0x28>

08009bd4 <SecureElementComputeAesCmac>:
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
    if( keyID >= MC_KE_KEY )
 8009bd4:	2b0b      	cmp	r3, #11
 8009bd6:	d80a      	bhi.n	8009bee <SecureElementComputeAesCmac+0x1a>
{
 8009bd8:	b500      	push	{lr}
 8009bda:	b083      	sub	sp, #12
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 8009bdc:	f8dd c010 	ldr.w	ip, [sp, #16]
 8009be0:	f8cd c000 	str.w	ip, [sp]
 8009be4:	f7ff ff2d 	bl	8009a42 <ComputeCmac>
}
 8009be8:	b003      	add	sp, #12
 8009bea:	f85d fb04 	ldr.w	pc, [sp], #4
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009bee:	2003      	movs	r0, #3
}
 8009bf0:	4770      	bx	lr

08009bf2 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
    if( buffer == NULL )
 8009bf2:	b190      	cbz	r0, 8009c1a <SecureElementVerifyAesCmac+0x28>
{
 8009bf4:	b510      	push	{r4, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	468c      	mov	ip, r1
 8009bfa:	4614      	mov	r4, r2
 8009bfc:	4601      	mov	r1, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 8009bfe:	2000      	movs	r0, #0
 8009c00:	9003      	str	r0, [sp, #12]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 8009c02:	aa03      	add	r2, sp, #12
 8009c04:	9200      	str	r2, [sp, #0]
 8009c06:	4662      	mov	r2, ip
 8009c08:	f7ff ff1b 	bl	8009a42 <ComputeCmac>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8009c0c:	b918      	cbnz	r0, 8009c16 <SecureElementVerifyAesCmac+0x24>
        return SECURE_ELEMENT_ERROR_NPE;
 8009c0e:	9803      	ldr	r0, [sp, #12]
 8009c10:	1b00      	subs	r0, r0, r4
 8009c12:	bf18      	it	ne
 8009c14:	2001      	movne	r0, #1
    }

#endif /* LORAWAN_KMS */

    return retval;
}
 8009c16:	b004      	add	sp, #16
 8009c18:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009c1a:	2002      	movs	r0, #2
}
 8009c1c:	4770      	bx	lr

08009c1e <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 8009c1e:	b3b0      	cbz	r0, 8009c8e <SecureElementAesEncrypt+0x70>
{
 8009c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c24:	b0be      	sub	sp, #248	; 0xf8
 8009c26:	460d      	mov	r5, r1
 8009c28:	4690      	mov	r8, r2
 8009c2a:	461e      	mov	r6, r3
 8009c2c:	4607      	mov	r7, r0
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 8009c2e:	b383      	cbz	r3, 8009c92 <SecureElementAesEncrypt+0x74>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 8009c30:	f011 040f 	ands.w	r4, r1, #15
 8009c34:	d12f      	bne.n	8009c96 <SecureElementAesEncrypt+0x78>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 8009c36:	22f0      	movs	r2, #240	; 0xf0
 8009c38:	2100      	movs	r1, #0
 8009c3a:	a801      	add	r0, sp, #4
 8009c3c:	f007 f98a 	bl	8010f54 <memset1>
        if( SeNvm->KeyList[i].KeyID == keyID )
 8009c40:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	4684      	mov	ip, r0
 8009c4c:	f89c e018 	ldrb.w	lr, [ip, #24]
 8009c50:	45c6      	cmp	lr, r8
 8009c52:	d006      	beq.n	8009c62 <SecureElementAesEncrypt+0x44>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009c54:	3401      	adds	r4, #1
 8009c56:	f10c 0c11 	add.w	ip, ip, #17
 8009c5a:	2c0b      	cmp	r4, #11
 8009c5c:	d1f6      	bne.n	8009c4c <SecureElementAesEncrypt+0x2e>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009c5e:	2003      	movs	r0, #3
 8009c60:	e01a      	b.n	8009c98 <SecureElementAesEncrypt+0x7a>
    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );

    if( retval == SECURE_ELEMENT_SUCCESS )
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 8009c62:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8009c66:	3419      	adds	r4, #25
 8009c68:	aa01      	add	r2, sp, #4
 8009c6a:	2110      	movs	r1, #16
 8009c6c:	4420      	add	r0, r4
 8009c6e:	f7ff fcde 	bl	800962e <lorawan_aes_set_key>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 8009c72:	2000      	movs	r0, #0
        while( size != 0 )
 8009c74:	b185      	cbz	r5, 8009c98 <SecureElementAesEncrypt+0x7a>
 8009c76:	462c      	mov	r4, r5
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 8009c78:	1b28      	subs	r0, r5, r4
 8009c7a:	b2c0      	uxtb	r0, r0
 8009c7c:	aa01      	add	r2, sp, #4
 8009c7e:	1831      	adds	r1, r6, r0
 8009c80:	4438      	add	r0, r7
 8009c82:	f7ff fd60 	bl	8009746 <lorawan_aes_encrypt>
        while( size != 0 )
 8009c86:	3c10      	subs	r4, #16
 8009c88:	d1f6      	bne.n	8009c78 <SecureElementAesEncrypt+0x5a>
    return retval;
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	e004      	b.n	8009c98 <SecureElementAesEncrypt+0x7a>
        return SECURE_ELEMENT_ERROR_NPE;
 8009c8e:	2002      	movs	r0, #2
}
 8009c90:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8009c92:	2002      	movs	r0, #2
 8009c94:	e000      	b.n	8009c98 <SecureElementAesEncrypt+0x7a>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8009c96:	2005      	movs	r0, #5
}
 8009c98:	b03e      	add	sp, #248	; 0xf8
 8009c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009c9e <SecureElementSetKey>:
{
 8009c9e:	b530      	push	{r4, r5, lr}
 8009ca0:	b085      	sub	sp, #20
    if( key == NULL )
 8009ca2:	2900      	cmp	r1, #0
 8009ca4:	d038      	beq.n	8009d18 <SecureElementSetKey+0x7a>
 8009ca6:	468c      	mov	ip, r1
        if( SeNvm->KeyList[i].KeyID == keyID )
 8009ca8:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009cb0:	681d      	ldr	r5, [r3, #0]
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	2400      	movs	r4, #0
 8009cb6:	7e1a      	ldrb	r2, [r3, #24]
 8009cb8:	4282      	cmp	r2, r0
 8009cba:	d007      	beq.n	8009ccc <SecureElementSetKey+0x2e>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009cbc:	3401      	adds	r4, #1
 8009cbe:	3311      	adds	r3, #17
 8009cc0:	2c0b      	cmp	r4, #11
 8009cc2:	d1f8      	bne.n	8009cb6 <SecureElementSetKey+0x18>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009cc4:	2503      	movs	r5, #3
}
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	b005      	add	sp, #20
 8009cca:	bd30      	pop	{r4, r5, pc}
            if( keyID == MC_KEY_0 )
 8009ccc:	280d      	cmp	r0, #13
 8009cce:	d009      	beq.n	8009ce4 <SecureElementSetKey+0x46>
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 8009cd0:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8009cd4:	3419      	adds	r4, #25
 8009cd6:	2210      	movs	r2, #16
 8009cd8:	4661      	mov	r1, ip
 8009cda:	1928      	adds	r0, r5, r4
 8009cdc:	f007 f920 	bl	8010f20 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 8009ce0:	2500      	movs	r5, #0
 8009ce2:	e7f0      	b.n	8009cc6 <SecureElementSetKey+0x28>
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	9300      	str	r3, [sp, #0]
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	9302      	str	r3, [sp, #8]
 8009cec:	9303      	str	r3, [sp, #12]
                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 8009cee:	466b      	mov	r3, sp
 8009cf0:	220c      	movs	r2, #12
 8009cf2:	2110      	movs	r1, #16
 8009cf4:	4660      	mov	r0, ip
 8009cf6:	f7ff ff92 	bl	8009c1e <SecureElementAesEncrypt>
 8009cfa:	4605      	mov	r5, r0
                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 8009cfc:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009d04:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8009d08:	3419      	adds	r4, #25
 8009d0a:	6818      	ldr	r0, [r3, #0]
 8009d0c:	2210      	movs	r2, #16
 8009d0e:	4669      	mov	r1, sp
 8009d10:	4420      	add	r0, r4
 8009d12:	f007 f905 	bl	8010f20 <memcpy1>
                return retval;
 8009d16:	e7d6      	b.n	8009cc6 <SecureElementSetKey+0x28>
        return SECURE_ELEMENT_ERROR_NPE;
 8009d18:	2502      	movs	r5, #2
 8009d1a:	e7d4      	b.n	8009cc6 <SecureElementSetKey+0x28>

08009d1c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
    if( input == NULL )
 8009d1c:	b1d0      	cbz	r0, 8009d54 <SecureElementDeriveAndStoreKey+0x38>
{
 8009d1e:	b510      	push	{r4, lr}
 8009d20:	b084      	sub	sp, #16
 8009d22:	4614      	mov	r4, r2
 8009d24:	4684      	mov	ip, r0
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 8009d26:	2a0c      	cmp	r2, #12
 8009d28:	d101      	bne.n	8009d2e <SecureElementDeriveAndStoreKey+0x12>
    {
        if( rootKeyID != MC_ROOT_KEY )
 8009d2a:	290b      	cmp	r1, #11
 8009d2c:	d114      	bne.n	8009d58 <SecureElementDeriveAndStoreKey+0x3c>
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 8009d2e:	2300      	movs	r3, #0
 8009d30:	9300      	str	r3, [sp, #0]
 8009d32:	9301      	str	r3, [sp, #4]
 8009d34:	9302      	str	r3, [sp, #8]
 8009d36:	9303      	str	r3, [sp, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 8009d38:	466b      	mov	r3, sp
 8009d3a:	460a      	mov	r2, r1
 8009d3c:	2110      	movs	r1, #16
 8009d3e:	4660      	mov	r0, ip
 8009d40:	f7ff ff6d 	bl	8009c1e <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8009d44:	b108      	cbz	r0, 8009d4a <SecureElementDeriveAndStoreKey+0x2e>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 8009d46:	b004      	add	sp, #16
 8009d48:	bd10      	pop	{r4, pc}
    retval = SecureElementSetKey( targetKeyID, key );
 8009d4a:	4669      	mov	r1, sp
 8009d4c:	4620      	mov	r0, r4
 8009d4e:	f7ff ffa6 	bl	8009c9e <SecureElementSetKey>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8009d52:	e7f8      	b.n	8009d46 <SecureElementDeriveAndStoreKey+0x2a>
        return SECURE_ELEMENT_ERROR_NPE;
 8009d54:	2002      	movs	r0, #2
}
 8009d56:	4770      	bx	lr
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009d58:	2003      	movs	r0, #3
 8009d5a:	e7f4      	b.n	8009d46 <SecureElementDeriveAndStoreKey+0x2a>

08009d5c <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 8009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5e:	f89d 5018 	ldrb.w	r5, [sp, #24]
 8009d62:	9c07      	ldr	r4, [sp, #28]
 8009d64:	9e08      	ldr	r6, [sp, #32]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 8009d66:	b363      	cbz	r3, 8009dc2 <SecureElementProcessJoinAccept+0x66>
 8009d68:	461f      	mov	r7, r3
 8009d6a:	b364      	cbz	r4, 8009dc6 <SecureElementProcessJoinAccept+0x6a>
 8009d6c:	b36e      	cbz	r6, 8009dca <SecureElementProcessJoinAccept+0x6e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 8009d6e:	2d21      	cmp	r5, #33	; 0x21
 8009d70:	d82d      	bhi.n	8009dce <SecureElementProcessJoinAccept+0x72>
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 8009d72:	462a      	mov	r2, r5
 8009d74:	4619      	mov	r1, r3
 8009d76:	4620      	mov	r0, r4
 8009d78:	f007 f8d2 	bl	8010f20 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8009d7c:	1c63      	adds	r3, r4, #1
 8009d7e:	2201      	movs	r2, #1
 8009d80:	1e69      	subs	r1, r5, #1
 8009d82:	18b8      	adds	r0, r7, r2
 8009d84:	f7ff ff4b 	bl	8009c1e <SecureElementAesEncrypt>
 8009d88:	bb18      	cbnz	r0, 8009dd2 <SecureElementProcessJoinAccept+0x76>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 8009d8a:	7ae3      	ldrb	r3, [r4, #11]
 8009d8c:	09db      	lsrs	r3, r3, #7
 8009d8e:	7033      	strb	r3, [r6, #0]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 8009d90:	bb0b      	cbnz	r3, 8009dd6 <SecureElementProcessJoinAccept+0x7a>
    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 8009d92:	1963      	adds	r3, r4, r5
 8009d94:	f813 1c02 	ldrb.w	r1, [r3, #-2]
 8009d98:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8009d9c:	0612      	lsls	r2, r2, #24
 8009d9e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009da2:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8009da6:	430a      	orrs	r2, r1
 8009da8:	f813 1c03 	ldrb.w	r1, [r3, #-3]
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 8009dac:	2301      	movs	r3, #1
 8009dae:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009db2:	1f29      	subs	r1, r5, #4
 8009db4:	4620      	mov	r0, r4
 8009db6:	f7ff ff1c 	bl	8009bf2 <SecureElementVerifyAesCmac>
        return SECURE_ELEMENT_ERROR_NPE;
 8009dba:	3800      	subs	r0, #0
 8009dbc:	bf18      	it	ne
 8009dbe:	2001      	movne	r0, #1
 8009dc0:	e006      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>
 8009dc2:	2002      	movs	r0, #2
 8009dc4:	e004      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>
 8009dc6:	2002      	movs	r0, #2
 8009dc8:	e002      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>
 8009dca:	2002      	movs	r0, #2
 8009dcc:	e000      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8009dce:	2005      	movs	r0, #5
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8009dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 8009dd2:	2007      	movs	r0, #7
 8009dd4:	e7fc      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8009dd6:	2004      	movs	r0, #4
 8009dd8:	e7fa      	b.n	8009dd0 <SecureElementProcessJoinAccept+0x74>

08009dda <SecureElementRandomNumber>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
SecureElementStatus_t SecureElementRandomNumber( uint32_t *randomNum )
{
    if( randomNum == NULL )
 8009dda:	b150      	cbz	r0, 8009df2 <SecureElementRandomNumber+0x18>
{
 8009ddc:	b510      	push	{r4, lr}
 8009dde:	4604      	mov	r4, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random();
 8009de0:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8009de4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009de8:	695b      	ldr	r3, [r3, #20]
 8009dea:	4798      	blx	r3
 8009dec:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 8009dee:	2000      	movs	r0, #0
}
 8009df0:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009df2:	2002      	movs	r0, #2
}
 8009df4:	4770      	bx	lr

08009df6 <SecureElementSetDevEui>:
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
    if( devEui == NULL )
 8009df6:	b158      	cbz	r0, 8009e10 <SecureElementSetDevEui+0x1a>
{
 8009df8:	b508      	push	{r3, lr}
 8009dfa:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 8009dfc:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e04:	2208      	movs	r2, #8
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	f007 f88a 	bl	8010f20 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8009e0c:	2000      	movs	r0, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8009e0e:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009e10:	2002      	movs	r0, #2
}
 8009e12:	4770      	bx	lr

08009e14 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
    if( devEui == NULL )
 8009e14:	b150      	cbz	r0, 8009e2c <SecureElementGetDevEui+0x18>
{
 8009e16:	b508      	push	{r3, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 8009e18:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e20:	2208      	movs	r2, #8
 8009e22:	6819      	ldr	r1, [r3, #0]
 8009e24:	f007 f87c 	bl	8010f20 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8009e28:	2000      	movs	r0, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8009e2a:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009e2c:	2002      	movs	r0, #2
}
 8009e2e:	4770      	bx	lr

08009e30 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
    if( joinEui == NULL )
 8009e30:	b160      	cbz	r0, 8009e4c <SecureElementSetJoinEui+0x1c>
{
 8009e32:	b508      	push	{r3, lr}
 8009e34:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 8009e36:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	2208      	movs	r2, #8
 8009e42:	4410      	add	r0, r2
 8009e44:	f007 f86c 	bl	8010f20 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8009e48:	2000      	movs	r0, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8009e4a:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009e4c:	2002      	movs	r0, #2
}
 8009e4e:	4770      	bx	lr

08009e50 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
    if( joinEui == NULL )
 8009e50:	b158      	cbz	r0, 8009e6a <SecureElementGetJoinEui+0x1a>
{
 8009e52:	b508      	push	{r3, lr}
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 8009e54:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e5c:	6819      	ldr	r1, [r3, #0]
 8009e5e:	2208      	movs	r2, #8
 8009e60:	4411      	add	r1, r2
 8009e62:	f007 f85d 	bl	8010f20 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8009e66:	2000      	movs	r0, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8009e68:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8009e6a:	2002      	movs	r0, #2
}
 8009e6c:	4770      	bx	lr

08009e6e <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 8009e6e:	2802      	cmp	r0, #2
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 8009e70:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	bf0c      	ite	eq
 8009e7c:	6119      	streq	r1, [r3, #16]
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 8009e7e:	6159      	strne	r1, [r3, #20]
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 8009e80:	2000      	movs	r0, #0
 8009e82:	4770      	bx	lr

08009e84 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
    if( devAddr == NULL )
 8009e84:	b159      	cbz	r1, 8009e9e <SecureElementGetDevAddr+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 8009e86:	2802      	cmp	r0, #2
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 8009e88:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	bf0c      	ite	eq
 8009e94:	691b      	ldreq	r3, [r3, #16]
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 8009e96:	695b      	ldrne	r3, [r3, #20]
 8009e98:	600b      	str	r3, [r1, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8009e9e:	2002      	movs	r0, #2
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 8009ea0:	4770      	bx	lr

08009ea2 <SecureElementInitMcuID>:
{
 8009ea2:	b530      	push	{r4, r5, lr}
 8009ea4:	b085      	sub	sp, #20
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	460d      	mov	r5, r1
    uint32_t devAddrABP = 0;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	9301      	str	r3, [sp, #4]
    SecureElementGetDevEui( devEui );
 8009eae:	a802      	add	r0, sp, #8
 8009eb0:	f7ff ffb0 	bl	8009e14 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 8009eb4:	a901      	add	r1, sp, #4
 8009eb6:	2001      	movs	r0, #1
 8009eb8:	f7ff ffe4 	bl	8009e84 <SecureElementGetDevAddr>
    if( seGetUniqueId != NULL )
 8009ebc:	b16c      	cbz	r4, 8009eda <SecureElementInitMcuID+0x38>
 8009ebe:	f10d 0307 	add.w	r3, sp, #7
 8009ec2:	f10d 0c0f 	add.w	ip, sp, #15
            if( devEui[index] != 0 )
 8009ec6:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009eca:	b932      	cbnz	r2, 8009eda <SecureElementInitMcuID+0x38>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 8009ecc:	4563      	cmp	r3, ip
 8009ece:	d1fa      	bne.n	8009ec6 <SecureElementInitMcuID+0x24>
            seGetUniqueId( devEui );
 8009ed0:	a802      	add	r0, sp, #8
 8009ed2:	47a0      	blx	r4
            SecureElementSetDevEui( devEui );
 8009ed4:	a802      	add	r0, sp, #8
 8009ed6:	f7ff ff8e 	bl	8009df6 <SecureElementSetDevEui>
    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 8009eda:	b155      	cbz	r5, 8009ef2 <SecureElementInitMcuID+0x50>
 8009edc:	9b01      	ldr	r3, [sp, #4]
 8009ede:	b943      	cbnz	r3, 8009ef2 <SecureElementInitMcuID+0x50>
        seGetDevAddr( &devAddrABP );
 8009ee0:	a801      	add	r0, sp, #4
 8009ee2:	47a8      	blx	r5
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 8009ee4:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8009ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	9a01      	ldr	r2, [sp, #4]
 8009ef0:	615a      	str	r2, [r3, #20]
}
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	b005      	add	sp, #20
 8009ef6:	bd30      	pop	{r4, r5, pc}

08009ef8 <PrintIds>:
{
 8009ef8:	b530      	push	{r4, r5, lr}
 8009efa:	b08f      	sub	sp, #60	; 0x3c
 8009efc:	4605      	mov	r5, r0
    uint32_t devAddr = 0;
 8009efe:	2400      	movs	r4, #0
 8009f00:	9409      	str	r4, [sp, #36]	; 0x24
    SecureElementGetDevEui( devEui );
 8009f02:	a80a      	add	r0, sp, #40	; 0x28
 8009f04:	f7ff ff86 	bl	8009e14 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 8009f08:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 8009f0c:	9307      	str	r3, [sp, #28]
 8009f0e:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8009f12:	9306      	str	r3, [sp, #24]
 8009f14:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 8009f18:	9305      	str	r3, [sp, #20]
 8009f1a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8009f1e:	9304      	str	r3, [sp, #16]
 8009f20:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8009f24:	9303      	str	r3, [sp, #12]
 8009f26:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 8009f2a:	9302      	str	r3, [sp, #8]
 8009f2c:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8009f30:	9301      	str	r3, [sp, #4]
 8009f32:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8009f36:	9300      	str	r3, [sp, #0]
 8009f38:	f644 731c 	movw	r3, #20252	; 0x4f1c
 8009f3c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009f40:	4622      	mov	r2, r4
 8009f42:	4621      	mov	r1, r4
 8009f44:	2002      	movs	r0, #2
 8009f46:	f00a f95b 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
    SecureElementGetJoinEui( joinEui );
 8009f4a:	a80c      	add	r0, sp, #48	; 0x30
 8009f4c:	f7ff ff80 	bl	8009e50 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 8009f50:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 8009f54:	9307      	str	r3, [sp, #28]
 8009f56:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 8009f5a:	9306      	str	r3, [sp, #24]
 8009f5c:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
 8009f60:	9305      	str	r3, [sp, #20]
 8009f62:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 8009f66:	9304      	str	r3, [sp, #16]
 8009f68:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009f6c:	9303      	str	r3, [sp, #12]
 8009f6e:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8009f72:	9302      	str	r3, [sp, #8]
 8009f74:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8009f78:	9301      	str	r3, [sp, #4]
 8009f7a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8009f7e:	9300      	str	r3, [sp, #0]
 8009f80:	f644 735c 	movw	r3, #20316	; 0x4f5c
 8009f84:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009f88:	4622      	mov	r2, r4
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	2002      	movs	r0, #2
 8009f8e:	f00a f937 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
    SecureElementGetDevAddr( mode, &devAddr );
 8009f92:	a909      	add	r1, sp, #36	; 0x24
 8009f94:	4628      	mov	r0, r5
 8009f96:	f7ff ff75 	bl	8009e84 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 8009f9a:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8009f9e:	9303      	str	r3, [sp, #12]
 8009fa0:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8009fa4:	9302      	str	r3, [sp, #8]
 8009fa6:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 8009faa:	9301      	str	r3, [sp, #4]
 8009fac:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8009fb0:	9300      	str	r3, [sp, #0]
 8009fb2:	f644 739c 	movw	r3, #20380	; 0x4f9c
 8009fb6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009fba:	4622      	mov	r2, r4
 8009fbc:	4621      	mov	r1, r4
 8009fbe:	2002      	movs	r0, #2
 8009fc0:	f00a f91e 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8009fc4:	b00f      	add	sp, #60	; 0x3c
 8009fc6:	bd30      	pop	{r4, r5, pc}

08009fc8 <SecureElementPrintKeys>:
{
 8009fc8:	b508      	push	{r3, lr}
    PrintKey( APP_KEY );
 8009fca:	2000      	movs	r0, #0
 8009fcc:	f7ff fdb7 	bl	8009b3e <PrintKey>
    PrintKey( NWK_KEY );
 8009fd0:	2001      	movs	r0, #1
 8009fd2:	f7ff fdb4 	bl	8009b3e <PrintKey>
    PrintKey( APP_S_KEY );
 8009fd6:	2009      	movs	r0, #9
 8009fd8:	f7ff fdb1 	bl	8009b3e <PrintKey>
    PrintKey( NWK_S_KEY );
 8009fdc:	2008      	movs	r0, #8
 8009fde:	f7ff fdae 	bl	8009b3e <PrintKey>
    PrintIds( ACTIVATION_TYPE_NONE );
 8009fe2:	2000      	movs	r0, #0
 8009fe4:	f7ff ff88 	bl	8009ef8 <PrintIds>
}
 8009fe8:	2000      	movs	r0, #0
 8009fea:	bd08      	pop	{r3, pc}

08009fec <SecureElementPrintSessionKeys>:
{
 8009fec:	b510      	push	{r4, lr}
 8009fee:	4604      	mov	r4, r0
    PrintKey( MC_ROOT_KEY );
 8009ff0:	200b      	movs	r0, #11
 8009ff2:	f7ff fda4 	bl	8009b3e <PrintKey>
    PrintKey( MC_KE_KEY );
 8009ff6:	200c      	movs	r0, #12
 8009ff8:	f7ff fda1 	bl	8009b3e <PrintKey>
    PrintKey( APP_S_KEY );
 8009ffc:	2009      	movs	r0, #9
 8009ffe:	f7ff fd9e 	bl	8009b3e <PrintKey>
    PrintKey( NWK_S_KEY );
 800a002:	2008      	movs	r0, #8
 800a004:	f7ff fd9b 	bl	8009b3e <PrintKey>
    PrintKey( DATABLOCK_INT_KEY );
 800a008:	200a      	movs	r0, #10
 800a00a:	f7ff fd98 	bl	8009b3e <PrintKey>
    PrintIds( mode );
 800a00e:	4620      	mov	r0, r4
 800a010:	f7ff ff72 	bl	8009ef8 <PrintIds>
}
 800a014:	2000      	movs	r0, #0
 800a016:	bd10      	pop	{r4, pc}

0800a018 <LmHandlerPackageIsTxPending>:
        }
    }
}

static bool LmHandlerPackageIsTxPending( void )
{
 800a018:	b538      	push	{r3, r4, r5, lr}
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a01a:	f640 05c0 	movw	r5, #2240	; 0x8c0
 800a01e:	f2c2 0500 	movt	r5, #8192	; 0x2000
{
 800a022:	2401      	movs	r4, #1
 800a024:	e004      	b.n	800a030 <LmHandlerPackageIsTxPending+0x18>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a026:	b263      	sxtb	r3, r4
 800a028:	2b04      	cmp	r3, #4
 800a02a:	dc0d      	bgt.n	800a048 <LmHandlerPackageIsTxPending+0x30>
 800a02c:	3401      	adds	r4, #1
 800a02e:	b2e4      	uxtb	r4, r4
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
 800a030:	f855 3b04 	ldr.w	r3, [r5], #4
 800a034:	2b00      	cmp	r3, #0
 800a036:	d0f6      	beq.n	800a026 <LmHandlerPackageIsTxPending+0xe>
 800a038:	2c01      	cmp	r4, #1
 800a03a:	d0f7      	beq.n	800a02c <LmHandlerPackageIsTxPending+0x14>
#else
        if( LmHandlerPackages[i] != NULL )
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800a03c:	691b      	ldr	r3, [r3, #16]
 800a03e:	4798      	blx	r3
 800a040:	4603      	mov	r3, r0
 800a042:	2800      	cmp	r0, #0
 800a044:	d0ef      	beq.n	800a026 <LmHandlerPackageIsTxPending+0xe>
 800a046:	e000      	b.n	800a04a <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
            }
        }
    }
    return false;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	bd38      	pop	{r3, r4, r5, pc}

0800a04e <LmHandlerDeviceTimeReq>:
{
 800a04e:	b500      	push	{lr}
 800a050:	b087      	sub	sp, #28
    mlmeReq.Type = MLME_DEVICE_TIME;
 800a052:	230a      	movs	r3, #10
 800a054:	f88d 3004 	strb.w	r3, [sp, #4]
    status = LoRaMacMlmeRequest( &mlmeReq );
 800a058:	a801      	add	r0, sp, #4
 800a05a:	f003 ffe5 	bl	800e028 <LoRaMacMlmeRequest>
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800a05e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 800a062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a066:	9a05      	ldr	r2, [sp, #20]
 800a068:	601a      	str	r2, [r3, #0]
    if( status == LORAMAC_STATUS_OK )
 800a06a:	3800      	subs	r0, #0
 800a06c:	bf18      	it	ne
 800a06e:	2001      	movne	r0, #1
}
 800a070:	4240      	negs	r0, r0
 800a072:	b007      	add	sp, #28
 800a074:	f85d fb04 	ldr.w	pc, [sp], #4

0800a078 <MlmeIndication>:
{
 800a078:	b570      	push	{r4, r5, r6, lr}
 800a07a:	4605      	mov	r5, r0
    RxParams.IsMcpsIndication = 0;
 800a07c:	f240 039c 	movw	r3, #156	; 0x9c
 800a080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a084:	2200      	movs	r2, #0
 800a086:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800a088:	7842      	ldrb	r2, [r0, #1]
 800a08a:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800a08c:	7882      	ldrb	r2, [r0, #2]
 800a08e:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800a090:	880a      	ldrh	r2, [r1, #0]
 800a092:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800a094:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800a098:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800a09a:	78ca      	ldrb	r2, [r1, #3]
 800a09c:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800a09e:	6842      	ldr	r2, [r0, #4]
 800a0a0:	60da      	str	r2, [r3, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800a0a2:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0ae:	b152      	cbz	r2, 800a0c6 <MlmeIndication+0x4e>
 800a0b0:	7803      	ldrb	r3, [r0, #0]
 800a0b2:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 800a0b6:	2b0b      	cmp	r3, #11
 800a0b8:	d005      	beq.n	800a0c6 <MlmeIndication+0x4e>
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800a0ba:	f240 019c 	movw	r1, #156	; 0x9c
 800a0be:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a0c2:	2000      	movs	r0, #0
 800a0c4:	4790      	blx	r2
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a0c6:	f640 04c0 	movw	r4, #2240	; 0x8c0
 800a0ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a0ce:	f104 0614 	add.w	r6, r4, #20
 800a0d2:	e001      	b.n	800a0d8 <MlmeIndication+0x60>
 800a0d4:	42a6      	cmp	r6, r4
 800a0d6:	d009      	beq.n	800a0ec <MlmeIndication+0x74>
        if( LmHandlerPackages[i] != NULL )
 800a0d8:	f854 3b04 	ldr.w	r3, [r4], #4
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d0f9      	beq.n	800a0d4 <MlmeIndication+0x5c>
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800a0e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d0f6      	beq.n	800a0d4 <MlmeIndication+0x5c>
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800a0e6:	4628      	mov	r0, r5
 800a0e8:	4798      	blx	r3
 800a0ea:	e7f3      	b.n	800a0d4 <MlmeIndication+0x5c>
}
 800a0ec:	bd70      	pop	{r4, r5, r6, pc}

0800a0ee <McpsConfirm>:
{
 800a0ee:	b570      	push	{r4, r5, r6, lr}
 800a0f0:	4605      	mov	r5, r0
    TxParams.IsMcpsConfirm = 1;
 800a0f2:	f240 03b0 	movw	r3, #176	; 0xb0
 800a0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800a0fe:	7842      	ldrb	r2, [r0, #1]
 800a100:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800a102:	7882      	ldrb	r2, [r0, #2]
 800a104:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800a106:	68c2      	ldr	r2, [r0, #12]
 800a108:	60da      	str	r2, [r3, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800a10a:	f990 2003 	ldrsb.w	r2, [r0, #3]
 800a10e:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800a110:	6902      	ldr	r2, [r0, #16]
 800a112:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800a114:	7902      	ldrb	r2, [r0, #4]
 800a116:	725a      	strb	r2, [r3, #9]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800a118:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a124:	b123      	cbz	r3, 800a130 <McpsConfirm+0x42>
        LmHandlerCallbacks->OnTxData( &TxParams );
 800a126:	f240 00b0 	movw	r0, #176	; 0xb0
 800a12a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a12e:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a130:	f640 04c0 	movw	r4, #2240	; 0x8c0
 800a134:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a138:	f104 0614 	add.w	r6, r4, #20
 800a13c:	e001      	b.n	800a142 <McpsConfirm+0x54>
 800a13e:	42a6      	cmp	r6, r4
 800a140:	d009      	beq.n	800a156 <McpsConfirm+0x68>
        if( LmHandlerPackages[i] != NULL )
 800a142:	f854 3b04 	ldr.w	r3, [r4], #4
 800a146:	2b00      	cmp	r3, #0
 800a148:	d0f9      	beq.n	800a13e <McpsConfirm+0x50>
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800a14a:	69db      	ldr	r3, [r3, #28]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d0f6      	beq.n	800a13e <McpsConfirm+0x50>
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800a150:	4628      	mov	r0, r5
 800a152:	4798      	blx	r3
 800a154:	e7f3      	b.n	800a13e <McpsConfirm+0x50>
}
 800a156:	bd70      	pop	{r4, r5, r6, pc}

0800a158 <LmHandlerProcess>:
{
 800a158:	b570      	push	{r4, r5, r6, lr}
    LoRaMacProcess( );
 800a15a:	f002 f814 	bl	800c186 <LoRaMacProcess>

static void LmHandlerPackagesProcess( void )
{
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a15e:	f640 05c0 	movw	r5, #2240	; 0x8c0
 800a162:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800a166:	2400      	movs	r4, #0
 800a168:	e009      	b.n	800a17e <LmHandlerProcess+0x26>
        return LmHandlerPackages[id]->IsInitialized( );
 800a16a:	4798      	blx	r3
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800a16c:	b118      	cbz	r0, 800a176 <LmHandlerProcess+0x1e>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
        {
            LmHandlerPackages[i]->Process( );
 800a16e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a176:	3401      	adds	r4, #1
 800a178:	b264      	sxtb	r4, r4
 800a17a:	2c05      	cmp	r4, #5
 800a17c:	d00f      	beq.n	800a19e <LmHandlerProcess+0x46>
        if( ( LmHandlerPackages[i] != NULL ) &&
 800a17e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a182:	2b00      	cmp	r3, #0
 800a184:	d0f7      	beq.n	800a176 <LmHandlerProcess+0x1e>
 800a186:	695b      	ldr	r3, [r3, #20]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d0f4      	beq.n	800a176 <LmHandlerProcess+0x1e>
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800a18c:	b2e3      	uxtb	r3, r4
 800a18e:	2b04      	cmp	r3, #4
 800a190:	d8f1      	bhi.n	800a176 <LmHandlerProcess+0x1e>
 800a192:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1e6      	bne.n	800a16a <LmHandlerProcess+0x12>
 800a19c:	e7eb      	b.n	800a176 <LmHandlerProcess+0x1e>
    if( LmHandlerPackageIsTxPending( ) == true )
 800a19e:	f7ff ff3b 	bl	800a018 <LmHandlerPackageIsTxPending>
}
 800a1a2:	bd70      	pop	{r4, r5, r6, pc}

0800a1a4 <LmHandlerGetDutyCycleWaitTime>:
    return DutyCycleWaitTime;
 800a1a4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 800a1a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 800a1ac:	6818      	ldr	r0, [r3, #0]
 800a1ae:	4770      	bx	lr

0800a1b0 <LmHandlerJoinStatus>:
{
 800a1b0:	b500      	push	{lr}
 800a1b2:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	f88d 3000 	strb.w	r3, [sp]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800a1ba:	4668      	mov	r0, sp
 800a1bc:	f003 fa70 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
    if( status == LORAMAC_STATUS_OK )
 800a1c0:	b938      	cbnz	r0, 800a1d2 <LmHandlerJoinStatus+0x22>
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800a1c2:	f89d 0004 	ldrb.w	r0, [sp, #4]
            return LORAMAC_HANDLER_RESET;
 800a1c6:	3800      	subs	r0, #0
 800a1c8:	bf18      	it	ne
 800a1ca:	2001      	movne	r0, #1
}
 800a1cc:	b00b      	add	sp, #44	; 0x2c
 800a1ce:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_RESET;
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	e7fa      	b.n	800a1cc <LmHandlerJoinStatus+0x1c>

0800a1d6 <LmHandlerRequestClass>:
{
 800a1d6:	b510      	push	{r4, lr}
 800a1d8:	b08a      	sub	sp, #40	; 0x28
 800a1da:	4604      	mov	r4, r0
    if( LoRaMacIsBusy() == true )
 800a1dc:	f001 ffb1 	bl	800c142 <LoRaMacIsBusy>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d13d      	bne.n	800a260 <LmHandlerRequestClass+0x8a>
    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800a1e4:	f7ff ffe4 	bl	800a1b0 <LmHandlerJoinStatus>
 800a1e8:	2801      	cmp	r0, #1
 800a1ea:	d13c      	bne.n	800a266 <LmHandlerRequestClass+0x90>
    mibReq.Type = MIB_DEVICE_CLASS;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800a1f2:	4668      	mov	r0, sp
 800a1f4:	f003 fa54 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
 800a1f8:	bbc0      	cbnz	r0, 800a26c <LmHandlerRequestClass+0x96>
    currentClass = mibReq.Param.Class;
 800a1fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
    if( currentClass != newClass )
 800a1fe:	42a3      	cmp	r3, r4
 800a200:	d037      	beq.n	800a272 <LmHandlerRequestClass+0x9c>
        switch( newClass )
 800a202:	2c01      	cmp	r4, #1
 800a204:	d037      	beq.n	800a276 <LmHandlerRequestClass+0xa0>
 800a206:	2c02      	cmp	r4, #2
 800a208:	d017      	beq.n	800a23a <LmHandlerRequestClass+0x64>
 800a20a:	b114      	cbz	r4, 800a212 <LmHandlerRequestClass+0x3c>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a20c:	2000      	movs	r0, #0
}
 800a20e:	b00a      	add	sp, #40	; 0x28
 800a210:	bd10      	pop	{r4, pc}
                    if( currentClass != CLASS_A )
 800a212:	b90b      	cbnz	r3, 800a218 <LmHandlerRequestClass+0x42>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a214:	2000      	movs	r0, #0
 800a216:	e7fa      	b.n	800a20e <LmHandlerRequestClass+0x38>
                        mibReq.Param.Class = newClass;
 800a218:	2300      	movs	r3, #0
 800a21a:	f88d 3004 	strb.w	r3, [sp, #4]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800a21e:	4668      	mov	r0, sp
 800a220:	f003 fbf1 	bl	800da06 <LoRaMacMibSetRequestConfirm>
 800a224:	bb50      	cbnz	r0, 800a27c <LmHandlerRequestClass+0xa6>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800a226:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a232:	b333      	cbz	r3, 800a282 <LmHandlerRequestClass+0xac>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800a234:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a236:	2000      	movs	r0, #0
 800a238:	e7e9      	b.n	800a20e <LmHandlerRequestClass+0x38>
                    if( currentClass != CLASS_A )
 800a23a:	bb23      	cbnz	r3, 800a286 <LmHandlerRequestClass+0xb0>
                        mibReq.Param.Class = newClass;
 800a23c:	2302      	movs	r3, #2
 800a23e:	f88d 3004 	strb.w	r3, [sp, #4]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800a242:	4668      	mov	r0, sp
 800a244:	f003 fbdf 	bl	800da06 <LoRaMacMibSetRequestConfirm>
 800a248:	bb00      	cbnz	r0, 800a28c <LmHandlerRequestClass+0xb6>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800a24a:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a256:	b1e3      	cbz	r3, 800a292 <LmHandlerRequestClass+0xbc>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800a258:	2002      	movs	r0, #2
 800a25a:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a25c:	2000      	movs	r0, #0
 800a25e:	e7d6      	b.n	800a20e <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800a260:	f06f 0001 	mvn.w	r0, #1
 800a264:	e7d3      	b.n	800a20e <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800a266:	f06f 0002 	mvn.w	r0, #2
 800a26a:	e7d0      	b.n	800a20e <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_ERROR;
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	e7cd      	b.n	800a20e <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a272:	2000      	movs	r0, #0
 800a274:	e7cb      	b.n	800a20e <LmHandlerRequestClass+0x38>
        switch( newClass )
 800a276:	f04f 30ff 	mov.w	r0, #4294967295
 800a27a:	e7c8      	b.n	800a20e <LmHandlerRequestClass+0x38>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800a27c:	f04f 30ff 	mov.w	r0, #4294967295
 800a280:	e7c5      	b.n	800a20e <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a282:	2000      	movs	r0, #0
 800a284:	e7c3      	b.n	800a20e <LmHandlerRequestClass+0x38>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800a286:	f04f 30ff 	mov.w	r0, #4294967295
 800a28a:	e7c0      	b.n	800a20e <LmHandlerRequestClass+0x38>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	e7bd      	b.n	800a20e <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a292:	2000      	movs	r0, #0
 800a294:	e7bb      	b.n	800a20e <LmHandlerRequestClass+0x38>

0800a296 <LmHandlerJoin>:
{
 800a296:	b530      	push	{r4, r5, lr}
 800a298:	b091      	sub	sp, #68	; 0x44
    mlmeReq.Type = MLME_JOIN;
 800a29a:	2301      	movs	r3, #1
 800a29c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800a2a0:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800a2a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a2a8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800a2ac:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800a2b0:	f993 4005 	ldrsb.w	r4, [r3, #5]
 800a2b4:	f88d 4032 	strb.w	r4, [sp, #50]	; 0x32
    if( mode == ACTIVATION_TYPE_OTAA )
 800a2b8:	2802      	cmp	r0, #2
 800a2ba:	d05c      	beq.n	800a376 <LmHandlerJoin+0xe0>
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800a2bc:	2501      	movs	r5, #1
 800a2be:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800a2c2:	f240 0384 	movw	r3, #132	; 0x84
 800a2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a2ca:	71dd      	strb	r5, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800a2cc:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800a2ce:	715c      	strb	r4, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	7198      	strb	r0, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800a2d4:	7219      	strb	r1, [r3, #8]
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800a2d6:	231e      	movs	r3, #30
 800a2d8:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800a2dc:	f88d 2008 	strb.w	r2, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a2e0:	a801      	add	r0, sp, #4
 800a2e2:	f003 fb90 	bl	800da06 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DATARATE;
 800a2e6:	231f      	movs	r3, #31
 800a2e8:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800a2ec:	f640 04d4 	movw	r4, #2260	; 0x8d4
 800a2f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a2f4:	7923      	ldrb	r3, [r4, #4]
 800a2f6:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a2fa:	a801      	add	r0, sp, #4
 800a2fc:	f003 fb83 	bl	800da06 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800a300:	2321      	movs	r3, #33	; 0x21
 800a302:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800a306:	7963      	ldrb	r3, [r4, #5]
 800a308:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a30c:	a801      	add	r0, sp, #4
 800a30e:	f003 fb7a 	bl	800da06 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800a312:	2320      	movs	r3, #32
 800a314:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800a318:	7963      	ldrb	r3, [r4, #5]
 800a31a:	f88d 3008 	strb.w	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a31e:	a801      	add	r0, sp, #4
 800a320:	f003 fb71 	bl	800da06 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800a324:	2328      	movs	r3, #40	; 0x28
 800a326:	f88d 3004 	strb.w	r3, [sp, #4]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800a32a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a32e:	f2c0 1300 	movt	r3, #256	; 0x100
 800a332:	9302      	str	r3, [sp, #8]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a334:	a801      	add	r0, sp, #4
 800a336:	f003 fb66 	bl	800da06 <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800a33a:	f003 f8f7 	bl	800d52c <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a33e:	f88d 5004 	strb.w	r5, [sp, #4]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800a342:	f88d 5008 	strb.w	r5, [sp, #8]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800a346:	a801      	add	r0, sp, #4
 800a348:	f003 fb5d 	bl	800da06 <LoRaMacMibSetRequestConfirm>
        if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800a34c:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a358:	b123      	cbz	r3, 800a364 <LmHandlerJoin+0xce>
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800a35a:	f240 0084 	movw	r0, #132	; 0x84
 800a35e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a362:	4798      	blx	r3
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800a364:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800a368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a36c:	7858      	ldrb	r0, [r3, #1]
 800a36e:	f7ff ff32 	bl	800a1d6 <LmHandlerRequestClass>
}
 800a372:	b011      	add	sp, #68	; 0x44
 800a374:	bd30      	pop	{r4, r5, pc}
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800a376:	2202      	movs	r2, #2
 800a378:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800a37c:	f240 0384 	movw	r3, #132	; 0x84
 800a380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a384:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800a386:	7219      	strb	r1, [r3, #8]
        LoRaMacStart();
 800a388:	f003 f8d0 	bl	800d52c <LoRaMacStart>
        LoRaMacMlmeRequest( &mlmeReq );
 800a38c:	a80b      	add	r0, sp, #44	; 0x2c
 800a38e:	f003 fe4b 	bl	800e028 <LoRaMacMlmeRequest>
 800a392:	e7ee      	b.n	800a372 <LmHandlerJoin+0xdc>

0800a394 <LmHandlerSend>:
{
 800a394:	b570      	push	{r4, r5, r6, lr}
 800a396:	b086      	sub	sp, #24
 800a398:	4604      	mov	r4, r0
 800a39a:	460d      	mov	r5, r1
 800a39c:	4616      	mov	r6, r2
    if( LoRaMacIsBusy() == true )
 800a39e:	f001 fed0 	bl	800c142 <LoRaMacIsBusy>
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	f040 8089 	bne.w	800a4ba <LmHandlerSend+0x126>
    if( LoRaMacIsStopped() == true )
 800a3a8:	f001 fee2 	bl	800c170 <LoRaMacIsStopped>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	f040 8087 	bne.w	800a4c0 <LmHandlerSend+0x12c>
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800a3b2:	f7ff fefd 	bl	800a1b0 <LmHandlerJoinStatus>
 800a3b6:	2801      	cmp	r0, #1
 800a3b8:	d158      	bne.n	800a46c <LmHandlerSend+0xd8>
    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true )
 800a3ba:	f640 03c0 	movw	r3, #2240	; 0x8c0
 800a3be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	4798      	blx	r3
 800a3c8:	b150      	cbz	r0, 800a3e0 <LmHandlerSend+0x4c>
        && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800a3ca:	7822      	ldrb	r2, [r4, #0]
 800a3cc:	f640 03c0 	movw	r3, #2240	; 0x8c0
 800a3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d001      	beq.n	800a3e0 <LmHandlerSend+0x4c>
 800a3dc:	2a00      	cmp	r2, #0
 800a3de:	d172      	bne.n	800a4c6 <LmHandlerSend+0x132>
    TxParams.MsgType = isTxConfirmed;
 800a3e0:	f240 03b0 	movw	r3, #176	; 0xb0
 800a3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3e8:	721d      	strb	r5, [r3, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800a3ea:	3d00      	subs	r5, #0
 800a3ec:	bf18      	it	ne
 800a3ee:	2501      	movne	r5, #1
 800a3f0:	f88d 5004 	strb.w	r5, [sp, #4]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800a3f4:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800a3f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a3fc:	791b      	ldrb	r3, [r3, #4]
 800a3fe:	f88d 3012 	strb.w	r3, [sp, #18]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800a402:	4669      	mov	r1, sp
 800a404:	7860      	ldrb	r0, [r4, #1]
 800a406:	f003 f8e5 	bl	800d5d4 <LoRaMacQueryTxPossible>
 800a40a:	2800      	cmp	r0, #0
 800a40c:	d039      	beq.n	800a482 <LmHandlerSend+0xee>
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800a40e:	2300      	movs	r3, #0
 800a410:	f88d 3004 	strb.w	r3, [sp, #4]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800a414:	9303      	str	r3, [sp, #12]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800a416:	f8ad 3010 	strh.w	r3, [sp, #16]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800a41a:	f06f 0506 	mvn.w	r5, #6
    TxParams.AppData = *appData;
 800a41e:	f240 03b0 	movw	r3, #176	; 0xb0
 800a422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a426:	f103 0210 	add.w	r2, r3, #16
 800a42a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a42e:	e882 0003 	stmia.w	r2, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800a432:	f640 02d4 	movw	r2, #2260	; 0x8d4
 800a436:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a43a:	7912      	ldrb	r2, [r2, #4]
 800a43c:	729a      	strb	r2, [r3, #10]
    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800a43e:	4631      	mov	r1, r6
 800a440:	a801      	add	r0, sp, #4
 800a442:	f003 ff4b 	bl	800e2dc <LoRaMacMcpsRequest>
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800a446:	f640 03b8 	movw	r3, #2232	; 0x8b8
 800a44a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a44e:	9a05      	ldr	r2, [sp, #20]
 800a450:	601a      	str	r2, [r3, #0]
    switch( status )
 800a452:	2811      	cmp	r0, #17
 800a454:	d82e      	bhi.n	800a4b4 <LmHandlerSend+0x120>
 800a456:	e8df f000 	tbb	[pc, r0]
 800a45a:	3922      	.short	0x3922
 800a45c:	2d2d2d2d 	.word	0x2d2d2d2d
 800a460:	2d2d1f2d 	.word	0x2d2d1f2d
 800a464:	2d2d2a2d 	.word	0x2d2d2a2d
 800a468:	27393939 	.word	0x27393939
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800a46c:	f240 0384 	movw	r3, #132	; 0x84
 800a470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a474:	7a19      	ldrb	r1, [r3, #8]
 800a476:	79d8      	ldrb	r0, [r3, #7]
 800a478:	f7ff ff0d 	bl	800a296 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800a47c:	f06f 0502 	mvn.w	r5, #2
 800a480:	e026      	b.n	800a4d0 <LmHandlerSend+0x13c>
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800a482:	7823      	ldrb	r3, [r4, #0]
 800a484:	f88d 3008 	strb.w	r3, [sp, #8]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800a488:	7863      	ldrb	r3, [r4, #1]
 800a48a:	f8ad 3010 	strh.w	r3, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800a48e:	6863      	ldr	r3, [r4, #4]
 800a490:	9303      	str	r3, [sp, #12]
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800a492:	f04f 35ff 	mov.w	r5, #4294967295
 800a496:	e7c2      	b.n	800a41e <LmHandlerSend+0x8a>
    switch( status )
 800a498:	f06f 0502 	mvn.w	r5, #2
 800a49c:	e018      	b.n	800a4d0 <LmHandlerSend+0x13c>
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800a49e:	f115 0f07 	cmn.w	r5, #7
 800a4a2:	bf18      	it	ne
 800a4a4:	2500      	movne	r5, #0
 800a4a6:	e013      	b.n	800a4d0 <LmHandlerSend+0x13c>
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800a4a8:	f06f 0504 	mvn.w	r5, #4
            break;
 800a4ac:	e010      	b.n	800a4d0 <LmHandlerSend+0x13c>
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800a4ae:	f06f 0505 	mvn.w	r5, #5
            break;
 800a4b2:	e00d      	b.n	800a4d0 <LmHandlerSend+0x13c>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800a4b4:	f04f 35ff 	mov.w	r5, #4294967295
            break;
 800a4b8:	e00a      	b.n	800a4d0 <LmHandlerSend+0x13c>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800a4ba:	f06f 0501 	mvn.w	r5, #1
 800a4be:	e007      	b.n	800a4d0 <LmHandlerSend+0x13c>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800a4c0:	f06f 0502 	mvn.w	r5, #2
 800a4c4:	e004      	b.n	800a4d0 <LmHandlerSend+0x13c>
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800a4c6:	f06f 0503 	mvn.w	r5, #3
 800a4ca:	e001      	b.n	800a4d0 <LmHandlerSend+0x13c>
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800a4cc:	f06f 0501 	mvn.w	r5, #1
}
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	b006      	add	sp, #24
 800a4d4:	bd70      	pop	{r4, r5, r6, pc}

0800a4d6 <LmHandlerGetCurrentClass>:
    if( deviceClass == NULL )
 800a4d6:	b170      	cbz	r0, 800a4f6 <LmHandlerGetCurrentClass+0x20>
{
 800a4d8:	b510      	push	{r4, lr}
 800a4da:	b08a      	sub	sp, #40	; 0x28
 800a4dc:	4604      	mov	r4, r0
    mibReq.Type = MIB_DEVICE_CLASS;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800a4e4:	4668      	mov	r0, sp
 800a4e6:	f003 f8db 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
 800a4ea:	b938      	cbnz	r0, 800a4fc <LmHandlerGetCurrentClass+0x26>
    *deviceClass = mibReq.Param.Class;
 800a4ec:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a4f0:	7023      	strb	r3, [r4, #0]
}
 800a4f2:	b00a      	add	sp, #40	; 0x28
 800a4f4:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800a4f6:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a4fa:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800a4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a500:	e7f7      	b.n	800a4f2 <LmHandlerGetCurrentClass+0x1c>

0800a502 <McpsIndication>:
{
 800a502:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a504:	b087      	sub	sp, #28
    DeviceClass_t deviceClass = CLASS_A;
 800a506:	2300      	movs	r3, #0
 800a508:	f88d 300f 	strb.w	r3, [sp, #15]
    RxParams.IsMcpsIndication = 1;
 800a50c:	f240 039c 	movw	r3, #156	; 0x9c
 800a510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a514:	2201      	movs	r2, #1
 800a516:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800a518:	7842      	ldrb	r2, [r0, #1]
 800a51a:	705a      	strb	r2, [r3, #1]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800a51c:	2a00      	cmp	r2, #0
 800a51e:	d158      	bne.n	800a5d2 <McpsIndication+0xd0>
 800a520:	4605      	mov	r5, r0
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800a522:	f240 039c 	movw	r3, #156	; 0x9c
 800a526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a52a:	7902      	ldrb	r2, [r0, #4]
 800a52c:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800a52e:	880a      	ldrh	r2, [r1, #0]
 800a530:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800a532:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800a536:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800a538:	78ca      	ldrb	r2, [r1, #3]
 800a53a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800a53c:	6902      	ldr	r2, [r0, #16]
 800a53e:	60da      	str	r2, [r3, #12]
    appData.Port = mcpsIndication->Port;
 800a540:	78c3      	ldrb	r3, [r0, #3]
 800a542:	f88d 3010 	strb.w	r3, [sp, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800a546:	7b03      	ldrb	r3, [r0, #12]
 800a548:	f88d 3011 	strb.w	r3, [sp, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800a54c:	6883      	ldr	r3, [r0, #8]
 800a54e:	9305      	str	r3, [sp, #20]
    if( LmHandlerCallbacks->OnRxData != NULL )
 800a550:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55c:	b12b      	cbz	r3, 800a56a <McpsIndication+0x68>
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800a55e:	f240 019c 	movw	r1, #156	; 0x9c
 800a562:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a566:	a804      	add	r0, sp, #16
 800a568:	4798      	blx	r3
    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800a56a:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a576:	b113      	cbz	r3, 800a57e <McpsIndication+0x7c>
 800a578:	7e2a      	ldrb	r2, [r5, #24]
 800a57a:	b102      	cbz	r2, 800a57e <McpsIndication+0x7c>
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800a57c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a57e:	f640 06c0 	movw	r6, #2240	; 0x8c0
 800a582:	f2c2 0600 	movt	r6, #8192	; 0x2000
{
 800a586:	2401      	movs	r4, #1
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
 800a588:	4637      	mov	r7, r6
 800a58a:	e009      	b.n	800a5a0 <McpsIndication+0x9e>
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800a58c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	4628      	mov	r0, r5
 800a594:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a596:	b263      	sxtb	r3, r4
 800a598:	2b04      	cmp	r3, #4
 800a59a:	dc14      	bgt.n	800a5c6 <McpsIndication+0xc4>
 800a59c:	3401      	adds	r4, #1
 800a59e:	b2e4      	uxtb	r4, r4
        if( LmHandlerPackages[i] != NULL )
 800a5a0:	f856 3b04 	ldr.w	r3, [r6], #4
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d0f6      	beq.n	800a596 <McpsIndication+0x94>
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800a5a8:	6a1a      	ldr	r2, [r3, #32]
 800a5aa:	2a00      	cmp	r2, #0
 800a5ac:	d0f3      	beq.n	800a596 <McpsIndication+0x94>
 800a5ae:	781a      	ldrb	r2, [r3, #0]
 800a5b0:	78eb      	ldrb	r3, [r5, #3]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d0ea      	beq.n	800a58c <McpsIndication+0x8a>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800a5b6:	2c01      	cmp	r4, #1
 800a5b8:	d1ed      	bne.n	800a596 <McpsIndication+0x94>
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	4798      	blx	r3
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d0eb      	beq.n	800a59c <McpsIndication+0x9a>
 800a5c4:	e7e2      	b.n	800a58c <McpsIndication+0x8a>
    LmHandlerGetCurrentClass( &deviceClass );
 800a5c6:	f10d 000f 	add.w	r0, sp, #15
 800a5ca:	f7ff ff84 	bl	800a4d6 <LmHandlerGetCurrentClass>
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800a5ce:	796b      	ldrb	r3, [r5, #5]
 800a5d0:	b90b      	cbnz	r3, 800a5d6 <McpsIndication+0xd4>
}
 800a5d2:	b007      	add	sp, #28
 800a5d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        LmHandlerAppData_t appData =
 800a5d6:	2100      	movs	r1, #0
 800a5d8:	f88d 1004 	strb.w	r1, [sp, #4]
 800a5dc:	f88d 1005 	strb.w	r1, [sp, #5]
 800a5e0:	9102      	str	r1, [sp, #8]
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	a801      	add	r0, sp, #4
 800a5e6:	f7ff fed5 	bl	800a394 <LmHandlerSend>
 800a5ea:	e7f2      	b.n	800a5d2 <McpsIndication+0xd0>

0800a5ec <LmHandlerGetTxDatarate>:
    if( txDatarate == NULL )
 800a5ec:	b198      	cbz	r0, 800a616 <LmHandlerGetTxDatarate+0x2a>
{
 800a5ee:	b510      	push	{r4, lr}
 800a5f0:	b08a      	sub	sp, #40	; 0x28
 800a5f2:	4604      	mov	r4, r0
    mibGet.Type = MIB_CHANNELS_DATARATE;
 800a5f4:	231f      	movs	r3, #31
 800a5f6:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800a5fa:	4668      	mov	r0, sp
 800a5fc:	f003 f850 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
 800a600:	b960      	cbnz	r0, 800a61c <LmHandlerGetTxDatarate+0x30>
    *txDatarate = mibGet.Param.ChannelsDatarate;
 800a602:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800a606:	7022      	strb	r2, [r4, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800a608:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800a60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a610:	711a      	strb	r2, [r3, #4]
}
 800a612:	b00a      	add	sp, #40	; 0x28
 800a614:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800a616:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a61a:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800a61c:	f04f 30ff 	mov.w	r0, #4294967295
 800a620:	e7f7      	b.n	800a612 <LmHandlerGetTxDatarate+0x26>

0800a622 <LmHandlerSetSystemMaxRxError>:
{
 800a622:	b500      	push	{lr}
 800a624:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800a626:	2322      	movs	r3, #34	; 0x22
 800a628:	f88d 3000 	strb.w	r3, [sp]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800a62c:	9001      	str	r0, [sp, #4]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800a62e:	4668      	mov	r0, sp
 800a630:	f003 f9e9 	bl	800da06 <LoRaMacMibSetRequestConfirm>
 800a634:	3800      	subs	r0, #0
 800a636:	bf18      	it	ne
 800a638:	2001      	movne	r0, #1
}
 800a63a:	4240      	negs	r0, r0
 800a63c:	b00b      	add	sp, #44	; 0x2c
 800a63e:	f85d fb04 	ldr.w	pc, [sp], #4

0800a642 <LmHandlerConfigure>:
{
 800a642:	b570      	push	{r4, r5, r6, lr}
 800a644:	b08e      	sub	sp, #56	; 0x38
 800a646:	4601      	mov	r1, r0
    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800a648:	f640 04d4 	movw	r4, #2260	; 0x8d4
 800a64c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a650:	2218      	movs	r2, #24
 800a652:	4620      	mov	r0, r4
 800a654:	f006 fc64 	bl	8010f20 <memcpy1>
    loraInfo = LoraInfo_GetPtr();
 800a658:	f7fe fdde 	bl	8009218 <LoraInfo_GetPtr>
    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800a65c:	7822      	ldrb	r2, [r4, #0]
 800a65e:	2301      	movs	r3, #1
 800a660:	4093      	lsls	r3, r2
 800a662:	6841      	ldr	r1, [r0, #4]
 800a664:	420b      	tst	r3, r1
 800a666:	d109      	bne.n	800a67c <LmHandlerConfigure+0x3a>
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800a668:	f245 03dc 	movw	r3, #20700	; 0x50dc
 800a66c:	f6c0 0301 	movt	r3, #2049	; 0x801
 800a670:	2201      	movs	r2, #1
 800a672:	2100      	movs	r1, #0
 800a674:	4608      	mov	r0, r1
 800a676:	f009 fdc3 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800a67a:	e7fe      	b.n	800a67a <LmHandlerConfigure+0x38>
    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800a67c:	f640 01ec 	movw	r1, #2284	; 0x8ec
 800a680:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a684:	f640 1004 	movw	r0, #2308	; 0x904
 800a688:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a68c:	f002 fd73 	bl	800d176 <LoRaMacInitialization>
 800a690:	2800      	cmp	r0, #0
 800a692:	d16c      	bne.n	800a76e <LmHandlerConfigure+0x12c>
        mibReq.Type = MIB_NET_ID;
 800a694:	2305      	movs	r3, #5
 800a696:	f88d 3010 	strb.w	r3, [sp, #16]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800a69a:	2300      	movs	r3, #0
 800a69c:	9305      	str	r3, [sp, #20]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800a69e:	a804      	add	r0, sp, #16
 800a6a0:	f003 f9b1 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800a6a4:	f640 03ec 	movw	r3, #2284	; 0x8ec
 800a6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a6ac:	68d9      	ldr	r1, [r3, #12]
 800a6ae:	6898      	ldr	r0, [r3, #8]
 800a6b0:	f7ff fbf7 	bl	8009ea2 <SecureElementInitMcuID>
 800a6b4:	2800      	cmp	r0, #0
 800a6b6:	d15d      	bne.n	800a774 <LmHandlerConfigure+0x132>
    mibReq.Type = MIB_DEV_ADDR;
 800a6b8:	2306      	movs	r3, #6
 800a6ba:	f88d 3010 	strb.w	r3, [sp, #16]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800a6be:	a804      	add	r0, sp, #16
 800a6c0:	f002 ffee 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800a6c4:	f640 04a0 	movw	r4, #2208	; 0x8a0
 800a6c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a6cc:	9b05      	ldr	r3, [sp, #20]
 800a6ce:	6163      	str	r3, [r4, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a6d0:	a804      	add	r0, sp, #16
 800a6d2:	f003 f998 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_DEV_EUI;
 800a6d6:	2302      	movs	r3, #2
 800a6d8:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800a6dc:	9405      	str	r4, [sp, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800a6de:	a804      	add	r0, sp, #16
 800a6e0:	f002 ffde 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
    mibReq.Type = MIB_JOIN_EUI;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800a6ea:	3408      	adds	r4, #8
 800a6ec:	9405      	str	r4, [sp, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800a6ee:	a804      	add	r0, sp, #16
 800a6f0:	f002 ffd6 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
    SecureElementPrintKeys();
 800a6f4:	f7ff fc68 	bl	8009fc8 <SecureElementPrintKeys>
    mibReq.Type = MIB_PUBLIC_NETWORK;
 800a6f8:	260f      	movs	r6, #15
 800a6fa:	f88d 6010 	strb.w	r6, [sp, #16]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800a6fe:	2301      	movs	r3, #1
 800a700:	f88d 3014 	strb.w	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a704:	a804      	add	r0, sp, #16
 800a706:	f003 f97e 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_REPEATER_SUPPORT;
 800a70a:	2310      	movs	r3, #16
 800a70c:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800a710:	2500      	movs	r5, #0
 800a712:	f88d 5014 	strb.w	r5, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a716:	eb0d 0003 	add.w	r0, sp, r3
 800a71a:	f003 f974 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ADR;
 800a71e:	2304      	movs	r3, #4
 800a720:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800a724:	f640 04d4 	movw	r4, #2260	; 0x8d4
 800a728:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a72c:	78a3      	ldrb	r3, [r4, #2]
 800a72e:	f88d 3014 	strb.w	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a732:	a804      	add	r0, sp, #16
 800a734:	f003 f967 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800a738:	2339      	movs	r3, #57	; 0x39
 800a73a:	f88d 3010 	strb.w	r3, [sp, #16]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800a73e:	6963      	ldr	r3, [r4, #20]
 800a740:	9305      	str	r3, [sp, #20]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a742:	a804      	add	r0, sp, #16
 800a744:	f003 f95f 	bl	800da06 <LoRaMacMibSetRequestConfirm>
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800a748:	f88d 6008 	strb.w	r6, [sp, #8]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800a74c:	a902      	add	r1, sp, #8
 800a74e:	7820      	ldrb	r0, [r4, #0]
 800a750:	f005 f865 	bl	800f81e <RegionGetPhyParam>
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800a754:	1b43      	subs	r3, r0, r5
 800a756:	bf18      	it	ne
 800a758:	2301      	movne	r3, #1
 800a75a:	71e3      	strb	r3, [r4, #7]
    LmHandlerSetSystemMaxRxError( 20 );
 800a75c:	2014      	movs	r0, #20
 800a75e:	f7ff ff60 	bl	800a622 <LmHandlerSetSystemMaxRxError>
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800a762:	79e0      	ldrb	r0, [r4, #7]
 800a764:	f003 ffc8 	bl	800e6f8 <LoRaMacTestSetDutyCycleOn>
    return LORAMAC_HANDLER_SUCCESS;
 800a768:	4628      	mov	r0, r5
}
 800a76a:	b00e      	add	sp, #56	; 0x38
 800a76c:	bd70      	pop	{r4, r5, r6, pc}
        return LORAMAC_HANDLER_ERROR;
 800a76e:	f04f 30ff 	mov.w	r0, #4294967295
 800a772:	e7fa      	b.n	800a76a <LmHandlerConfigure+0x128>
        return LORAMAC_HANDLER_ERROR;
 800a774:	f04f 30ff 	mov.w	r0, #4294967295
 800a778:	e7f7      	b.n	800a76a <LmHandlerConfigure+0x128>

0800a77a <LmHandlerPackageRegister>:
{
 800a77a:	b530      	push	{r4, r5, lr}
 800a77c:	b083      	sub	sp, #12
 800a77e:	460c      	mov	r4, r1
    LmhPackage_t *package = NULL;
 800a780:	2300      	movs	r3, #0
 800a782:	9301      	str	r3, [sp, #4]
    switch( id )
 800a784:	4605      	mov	r5, r0
 800a786:	bb58      	cbnz	r0, 800a7e0 <LmHandlerPackageRegister+0x66>
                package = LmhpCompliancePackageFactory( );
 800a788:	f000 fbb3 	bl	800aef2 <LmhpCompliancePackageFactory>
 800a78c:	9001      	str	r0, [sp, #4]
    if( package != NULL )
 800a78e:	9b01      	ldr	r3, [sp, #4]
 800a790:	b373      	cbz	r3, 800a7f0 <LmHandlerPackageRegister+0x76>
        LmHandlerPackages[id] = package;
 800a792:	f640 02c0 	movw	r2, #2240	; 0x8c0
 800a796:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a79a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800a79e:	f24a 2297 	movw	r2, #41623	; 0xa297
 800a7a2:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a7a6:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800a7a8:	f24a 3295 	movw	r2, #41877	; 0xa395
 800a7ac:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a7b0:	631a      	str	r2, [r3, #48]	; 0x30
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800a7b2:	f24a 024f 	movw	r2, #41039	; 0xa04f
 800a7b6:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a7ba:	635a      	str	r2, [r3, #52]	; 0x34
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800a7bc:	f640 02bc 	movw	r2, #2236	; 0x8bc
 800a7c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a7c4:	6812      	ldr	r2, [r2, #0]
 800a7c6:	6992      	ldr	r2, [r2, #24]
 800a7c8:	619a      	str	r2, [r3, #24]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	22f2      	movs	r2, #242	; 0xf2
 800a7ce:	f240 71ac 	movw	r1, #1964	; 0x7ac
 800a7d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	4798      	blx	r3
        return LORAMAC_HANDLER_SUCCESS;
 800a7da:	2000      	movs	r0, #0
}
 800a7dc:	b003      	add	sp, #12
 800a7de:	bd30      	pop	{r4, r5, pc}
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800a7e0:	a901      	add	r1, sp, #4
 800a7e2:	f000 fb8d 	bl	800af00 <LmhpPackagesRegister>
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	d0d1      	beq.n	800a78e <LmHandlerPackageRegister+0x14>
                    return LORAMAC_HANDLER_ERROR;
 800a7ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ee:	e7f5      	b.n	800a7dc <LmHandlerPackageRegister+0x62>
        return LORAMAC_HANDLER_ERROR;
 800a7f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f4:	e7f2      	b.n	800a7dc <LmHandlerPackageRegister+0x62>

0800a7f6 <LmHandlerInit>:
{
 800a7f6:	b500      	push	{lr}
 800a7f8:	b083      	sub	sp, #12
 800a7fa:	9101      	str	r1, [sp, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800a7fc:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a804:	6018      	str	r0, [r3, #0]
    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800a806:	f640 1304 	movw	r3, #2308	; 0x904
 800a80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a80e:	f24a 02ef 	movw	r2, #41199	; 0xa0ef
 800a812:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a816:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800a818:	f24a 5203 	movw	r2, #42243	; 0xa503
 800a81c:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a820:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800a822:	f64a 120d 	movw	r2, #43277	; 0xa90d
 800a826:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a82a:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800a82c:	f24a 0279 	movw	r2, #41081	; 0xa079
 800a830:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a834:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800a836:	6802      	ldr	r2, [r0, #0]
 800a838:	f640 03ec 	movw	r3, #2284	; 0x8ec
 800a83c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a840:	601a      	str	r2, [r3, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800a842:	6842      	ldr	r2, [r0, #4]
 800a844:	605a      	str	r2, [r3, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800a846:	6882      	ldr	r2, [r0, #8]
 800a848:	609a      	str	r2, [r3, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800a84a:	68c2      	ldr	r2, [r0, #12]
 800a84c:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800a84e:	f64a 224d 	movw	r2, #43597	; 0xaa4d
 800a852:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a856:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800a858:	6982      	ldr	r2, [r0, #24]
 800a85a:	615a      	str	r2, [r3, #20]
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800a85c:	f240 0190 	movw	r1, #144	; 0x90
 800a860:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a864:	2000      	movs	r0, #0
 800a866:	f7ff ff88 	bl	800a77a <LmHandlerPackageRegister>
 800a86a:	b948      	cbnz	r0, 800a880 <LmHandlerInit+0x8a>
    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800a86c:	a801      	add	r0, sp, #4
 800a86e:	f000 fb45 	bl	800aefc <LmhpPackagesRegistrationInit>
 800a872:	3800      	subs	r0, #0
 800a874:	bf18      	it	ne
 800a876:	2001      	movne	r0, #1
 800a878:	4240      	negs	r0, r0
}
 800a87a:	b003      	add	sp, #12
 800a87c:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800a880:	f04f 30ff 	mov.w	r0, #4294967295
 800a884:	e7f9      	b.n	800a87a <LmHandlerInit+0x84>

0800a886 <LmHandlerGetVersion>:
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
    if( featureVersion == NULL )
 800a886:	b189      	cbz	r1, 800a8ac <LmHandlerGetVersion+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
    }

    switch( lmhType )
 800a888:	b118      	cbz	r0, 800a892 <LmHandlerGetVersion+0xc>
 800a88a:	2801      	cmp	r0, #1
 800a88c:	d008      	beq.n	800a8a0 <LmHandlerGetVersion+0x1a>
 800a88e:	2000      	movs	r0, #0
 800a890:	4770      	bx	lr
    {
        case LORAMAC_HANDLER_L2_VERSION:
            *featureVersion = LORAMAC_VERSION;
 800a892:	f44f 7240 	mov.w	r2, #768	; 0x300
 800a896:	f2c0 1200 	movt	r2, #256	; 0x100
 800a89a:	600a      	str	r2, [r1, #0]
            break;
        default:
            break;
    }

    return LORAMAC_HANDLER_SUCCESS;
 800a89c:	2000      	movs	r0, #0
            break;
 800a89e:	4770      	bx	lr
            *featureVersion = REGION_VERSION;
 800a8a0:	2203      	movs	r2, #3
 800a8a2:	f2c0 1201 	movt	r2, #257	; 0x101
 800a8a6:	600a      	str	r2, [r1, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800a8a8:	2000      	movs	r0, #0
            break;
 800a8aa:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800a8ac:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a8b0:	4770      	bx	lr

0800a8b2 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800a8b2:	b508      	push	{r3, lr}
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800a8b4:	f003 ff42 	bl	800e73c <LoRaMacDeInitialization>
    {
        return LORAMAC_HANDLER_SUCCESS;
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800a8b8:	2800      	cmp	r0, #0
    }
}
 800a8ba:	bf0c      	ite	eq
 800a8bc:	2000      	moveq	r0, #0
 800a8be:	f06f 0001 	mvnne.w	r0, #1
 800a8c2:	bd08      	pop	{r3, pc}

0800a8c4 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800a8c4:	b508      	push	{r3, lr}
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800a8c6:	f002 fe63 	bl	800d590 <LoRaMacHalt>
    {
        return LORAMAC_HANDLER_SUCCESS;
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800a8ca:	2800      	cmp	r0, #0
    }
}
 800a8cc:	bf0c      	ite	eq
 800a8ce:	2000      	moveq	r0, #0
 800a8d0:	f06f 0001 	mvnne.w	r0, #1
 800a8d4:	bd08      	pop	{r3, pc}

0800a8d6 <LmHandlerGetTxPower>:
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800a8d6:	b198      	cbz	r0, 800a900 <LmHandlerGetTxPower+0x2a>
{
 800a8d8:	b510      	push	{r4, lr}
 800a8da:	b08a      	sub	sp, #40	; 0x28
 800a8dc:	4604      	mov	r4, r0
    {
        return LORAMAC_HANDLER_ERROR;
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800a8de:	2320      	movs	r3, #32
 800a8e0:	f88d 3000 	strb.w	r3, [sp]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800a8e4:	4668      	mov	r0, sp
 800a8e6:	f002 fedb 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
 800a8ea:	b960      	cbnz	r0, 800a906 <LmHandlerGetTxPower+0x30>
    {
        return LORAMAC_HANDLER_ERROR;
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800a8ec:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800a8f0:	7022      	strb	r2, [r4, #0]
    LmHandlerParams.TxPower = *txPower;
 800a8f2:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800a8f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a8fa:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
}
 800a8fc:	b00a      	add	sp, #40	; 0x28
 800a8fe:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800a900:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a904:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800a906:	f04f 30ff 	mov.w	r0, #4294967295
 800a90a:	e7f7      	b.n	800a8fc <LmHandlerGetTxPower+0x26>

0800a90c <MlmeConfirm>:
{
 800a90c:	b570      	push	{r4, r5, r6, lr}
 800a90e:	b08a      	sub	sp, #40	; 0x28
 800a910:	4605      	mov	r5, r0
    TxParams.IsMcpsConfirm = 0;
 800a912:	f240 03b0 	movw	r3, #176	; 0xb0
 800a916:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a91a:	2200      	movs	r2, #0
 800a91c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800a91e:	7842      	ldrb	r2, [r0, #1]
 800a920:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800a922:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a92e:	b123      	cbz	r3, 800a93a <MlmeConfirm+0x2e>
        LmHandlerCallbacks->OnTxData( &TxParams );
 800a930:	f240 00b0 	movw	r0, #176	; 0xb0
 800a934:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a938:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a93a:	f640 04c0 	movw	r4, #2240	; 0x8c0
 800a93e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a942:	f104 0614 	add.w	r6, r4, #20
 800a946:	e001      	b.n	800a94c <MlmeConfirm+0x40>
 800a948:	42a6      	cmp	r6, r4
 800a94a:	d009      	beq.n	800a960 <MlmeConfirm+0x54>
        if( LmHandlerPackages[i] != NULL )
 800a94c:	f854 3b04 	ldr.w	r3, [r4], #4
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0f9      	beq.n	800a948 <MlmeConfirm+0x3c>
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800a954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a956:	2b00      	cmp	r3, #0
 800a958:	d0f6      	beq.n	800a948 <MlmeConfirm+0x3c>
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800a95a:	4628      	mov	r0, r5
 800a95c:	4798      	blx	r3
 800a95e:	e7f3      	b.n	800a948 <MlmeConfirm+0x3c>
    switch( mlmeConfirm->MlmeRequest )
 800a960:	782b      	ldrb	r3, [r5, #0]
 800a962:	2b05      	cmp	r3, #5
 800a964:	d05e      	beq.n	800aa24 <MlmeConfirm+0x118>
 800a966:	2b0c      	cmp	r3, #12
 800a968:	d067      	beq.n	800aa3a <MlmeConfirm+0x12e>
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d001      	beq.n	800a972 <MlmeConfirm+0x66>
}
 800a96e:	b00a      	add	sp, #40	; 0x28
 800a970:	bd70      	pop	{r4, r5, r6, pc}
                mibReq.Type = MIB_DEV_ADDR;
 800a972:	2306      	movs	r3, #6
 800a974:	f88d 3000 	strb.w	r3, [sp]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800a978:	4668      	mov	r0, sp
 800a97a:	f002 fe91 	bl	800d6a0 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800a97e:	f240 0384 	movw	r3, #132	; 0x84
 800a982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a986:	9901      	ldr	r1, [sp, #4]
 800a988:	79d8      	ldrb	r0, [r3, #7]
 800a98a:	f7ff fa70 	bl	8009e6e <SecureElementSetDevAddr>
 800a98e:	b928      	cbnz	r0, 800a99c <MlmeConfirm+0x90>
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800a990:	f640 03a0 	movw	r3, #2208	; 0x8a0
 800a994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a998:	9a01      	ldr	r2, [sp, #4]
 800a99a:	615a      	str	r2, [r3, #20]
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800a99c:	f240 0484 	movw	r4, #132	; 0x84
 800a9a0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a9a4:	1d20      	adds	r0, r4, #4
 800a9a6:	f7ff fe21 	bl	800a5ec <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800a9aa:	1d60      	adds	r0, r4, #5
 800a9ac:	f7ff ff93 	bl	800a8d6 <LmHandlerGetTxPower>
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800a9b0:	f240 03b0 	movw	r3, #176	; 0xb0
 800a9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9b8:	785b      	ldrb	r3, [r3, #1]
 800a9ba:	b30b      	cbz	r3, 800aa00 <MlmeConfirm+0xf4>
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800a9bc:	f240 0384 	movw	r3, #132	; 0x84
 800a9c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9c4:	22ff      	movs	r2, #255	; 0xff
 800a9c6:	719a      	strb	r2, [r3, #6]
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800a9c8:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800a9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d0ca      	beq.n	800a96e <MlmeConfirm+0x62>
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800a9d8:	f240 0084 	movw	r0, #132	; 0x84
 800a9dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a9e0:	4798      	blx	r3
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800a9e2:	f240 03b0 	movw	r3, #176	; 0xb0
 800a9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9ea:	785b      	ldrb	r3, [r3, #1]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d1be      	bne.n	800a96e <MlmeConfirm+0x62>
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800a9f0:	f240 0384 	movw	r3, #132	; 0x84
 800a9f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a9f8:	79d8      	ldrb	r0, [r3, #7]
 800a9fa:	f7ff faf7 	bl	8009fec <SecureElementPrintSessionKeys>
            break;
 800a9fe:	e7b6      	b.n	800a96e <MlmeConfirm+0x62>
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800aa00:	2200      	movs	r2, #0
 800aa02:	71a2      	strb	r2, [r4, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800aa04:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800aa08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa0c:	7858      	ldrb	r0, [r3, #1]
 800aa0e:	f7ff fbe2 	bl	800a1d6 <LmHandlerRequestClass>
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800aa12:	f640 03bc 	movw	r3, #2236	; 0x8bc
 800aa16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1da      	bne.n	800a9d8 <MlmeConfirm+0xcc>
 800aa22:	e7de      	b.n	800a9e2 <MlmeConfirm+0xd6>
                RxParams.LinkCheck = true;
 800aa24:	f240 039c 	movw	r3, #156	; 0x9c
 800aa28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800aa30:	7a2a      	ldrb	r2, [r5, #8]
 800aa32:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800aa34:	7a6a      	ldrb	r2, [r5, #9]
 800aa36:	74da      	strb	r2, [r3, #19]
            break;
 800aa38:	e799      	b.n	800a96e <MlmeConfirm+0x62>
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800aa3a:	786b      	ldrb	r3, [r5, #1]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d096      	beq.n	800a96e <MlmeConfirm+0x62>
                    LmHandlerDeviceTimeReq( );
 800aa40:	f7ff fb05 	bl	800a04e <LmHandlerDeviceTimeReq>
}
 800aa44:	e793      	b.n	800a96e <MlmeConfirm+0x62>

0800aa46 <LmHandlerNvmDataStore>:

    return lmhStatus;
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800aa46:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4a:	4770      	bx	lr

0800aa4c <NvmDataMgmtEvent>:
void NvmDataMgmtEvent( uint16_t notifyFlags )
{
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800aa4c:	4770      	bx	lr

0800aa4e <LmhpComplianceInit>:
    return &LmhpCompliancePackage;
}

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800aa4e:	b1d8      	cbz	r0, 800aa88 <LmhpComplianceInit+0x3a>
{
 800aa50:	b410      	push	{r4}
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800aa52:	b191      	cbz	r1, 800aa7a <LmhpComplianceInit+0x2c>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t * )params;
 800aa54:	f640 1340 	movw	r3, #2368	; 0x940
 800aa58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa5c:	6018      	str	r0, [r3, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800aa5e:	f640 1314 	movw	r3, #2324	; 0x914
 800aa62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa66:	6099      	str	r1, [r3, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800aa68:	715a      	strb	r2, [r3, #5]
        ComplianceTestState.Initialized = true;
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f640 1314 	movw	r3, #2324	; 0x914
 800aa70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa74:	701a      	strb	r2, [r3, #0]
    else
    {
        LmhpComplianceParams = NULL;
        ComplianceTestState.Initialized = false;
    }
}
 800aa76:	bc10      	pop	{r4}
 800aa78:	4770      	bx	lr
        LmhpComplianceParams = NULL;
 800aa7a:	f640 1340 	movw	r3, #2368	; 0x940
 800aa7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa82:	2200      	movs	r2, #0
 800aa84:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800aa86:	e7f1      	b.n	800aa6c <LmhpComplianceInit+0x1e>
        LmhpComplianceParams = NULL;
 800aa88:	f640 1340 	movw	r3, #2368	; 0x940
 800aa8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa90:	2200      	movs	r2, #0
 800aa92:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = true;
 800aa94:	f640 1314 	movw	r3, #2324	; 0x914
 800aa98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aa9c:	701a      	strb	r2, [r3, #0]
 800aa9e:	4770      	bx	lr

0800aaa0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
    return ComplianceTestState.Initialized;
 800aaa0:	f640 1314 	movw	r3, #2324	; 0x914
 800aaa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 800aaa8:	7818      	ldrb	r0, [r3, #0]
 800aaaa:	4770      	bx	lr

0800aaac <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
    if( ComplianceTestState.Initialized == false )
 800aaac:	f640 1314 	movw	r3, #2324	; 0x914
 800aab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aab4:	7818      	ldrb	r0, [r3, #0]
 800aab6:	b120      	cbz	r0, 800aac2 <LmhpComplianceIsRunning+0x16>
    {
        return false;
    }

    return ComplianceTestState.IsRunning;
 800aab8:	f640 1314 	movw	r3, #2324	; 0x914
 800aabc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aac0:	7858      	ldrb	r0, [r3, #1]
}
 800aac2:	4770      	bx	lr

0800aac4 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm( McpsConfirm_t *mcpsConfirm )
{
    if( ComplianceTestState.Initialized == false )
 800aac4:	f640 1314 	movw	r3, #2324	; 0x914
 800aac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	b143      	cbz	r3, 800aae2 <LmhpComplianceOnMcpsConfirm+0x1e>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800aad0:	f640 1314 	movw	r3, #2324	; 0x914
 800aad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aad8:	785b      	ldrb	r3, [r3, #1]
 800aada:	b113      	cbz	r3, 800aae2 <LmhpComplianceOnMcpsConfirm+0x1e>
 800aadc:	7803      	ldrb	r3, [r0, #0]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d000      	beq.n	800aae4 <LmhpComplianceOnMcpsConfirm+0x20>
        ( mcpsConfirm->AckReceived != 0 ) )
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
    }
}
 800aae2:	4770      	bx	lr
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800aae4:	7903      	ldrb	r3, [r0, #4]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d0fb      	beq.n	800aae2 <LmhpComplianceOnMcpsConfirm+0x1e>
        ComplianceTestState.DownLinkCounter++;
 800aaea:	f640 1314 	movw	r3, #2324	; 0x914
 800aaee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800aaf2:	899a      	ldrh	r2, [r3, #12]
 800aaf4:	3201      	adds	r2, #1
 800aaf6:	819a      	strh	r2, [r3, #12]
 800aaf8:	e7f3      	b.n	800aae2 <LmhpComplianceOnMcpsConfirm+0x1e>

0800aafa <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
    if( ComplianceTestState.Initialized == false )
 800aafa:	f640 1314 	movw	r3, #2324	; 0x914
 800aafe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	b143      	cbz	r3, 800ab18 <LmhpComplianceOnMlmeConfirm+0x1e>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800ab06:	f640 1314 	movw	r3, #2324	; 0x914
 800ab0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab0e:	785b      	ldrb	r3, [r3, #1]
 800ab10:	b113      	cbz	r3, 800ab18 <LmhpComplianceOnMlmeConfirm+0x1e>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800ab12:	7803      	ldrb	r3, [r0, #0]
 800ab14:	2b05      	cmp	r3, #5
 800ab16:	d000      	beq.n	800ab1a <LmhpComplianceOnMlmeConfirm+0x20>
    {
        ComplianceTestState.LinkCheck = true;
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
    }
}
 800ab18:	4770      	bx	lr
        ComplianceTestState.LinkCheck = true;
 800ab1a:	f640 1314 	movw	r3, #2324	; 0x914
 800ab1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab22:	2201      	movs	r2, #1
 800ab24:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800ab26:	7a02      	ldrb	r2, [r0, #8]
 800ab28:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800ab2a:	7a42      	ldrb	r2, [r0, #9]
 800ab2c:	741a      	strb	r2, [r3, #16]
 800ab2e:	e7f3      	b.n	800ab18 <LmhpComplianceOnMlmeConfirm+0x1e>

0800ab30 <LmhpComplianceProcess>:
}

static void LmhpComplianceProcess( void )
{
    /* Nothing to process */
}
 800ab30:	4770      	bx	lr

0800ab32 <LmhpComplianceTxProcess>:
    if( ComplianceTestState.Initialized == false )
 800ab32:	f640 1314 	movw	r3, #2324	; 0x914
 800ab36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab3a:	781b      	ldrb	r3, [r3, #0]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d05d      	beq.n	800abfc <LmhpComplianceTxProcess+0xca>
    if( ComplianceTestState.IsRunning == false )
 800ab40:	f640 1314 	movw	r3, #2324	; 0x914
 800ab44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab48:	785b      	ldrb	r3, [r3, #1]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d059      	beq.n	800ac02 <LmhpComplianceTxProcess+0xd0>
{
 800ab4e:	b510      	push	{r4, lr}
 800ab50:	b082      	sub	sp, #8
    if( ComplianceTestState.LinkCheck == true )
 800ab52:	f640 1314 	movw	r3, #2324	; 0x914
 800ab56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab5a:	7b9b      	ldrb	r3, [r3, #14]
 800ab5c:	b393      	cbz	r3, 800abc4 <LmhpComplianceTxProcess+0x92>
        ComplianceTestState.LinkCheck = false;
 800ab5e:	f640 1314 	movw	r3, #2324	; 0x914
 800ab62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ab66:	2200      	movs	r2, #0
 800ab68:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800ab6a:	2203      	movs	r2, #3
 800ab6c:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800ab6e:	689a      	ldr	r2, [r3, #8]
 800ab70:	2105      	movs	r1, #5
 800ab72:	7011      	strb	r1, [r2, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800ab74:	7bd9      	ldrb	r1, [r3, #15]
 800ab76:	7051      	strb	r1, [r2, #1]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800ab78:	7c19      	ldrb	r1, [r3, #16]
 800ab7a:	7091      	strb	r1, [r2, #2]
        ComplianceTestState.State = 1;
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	709a      	strb	r2, [r3, #2]
    LmHandlerAppData_t appData =
 800ab80:	23e0      	movs	r3, #224	; 0xe0
 800ab82:	f88d 3000 	strb.w	r3, [sp]
        .BufferSize = ComplianceTestState.DataBufferSize,
 800ab86:	f640 1314 	movw	r3, #2324	; 0x914
 800ab8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    LmHandlerAppData_t appData =
 800ab8e:	799a      	ldrb	r2, [r3, #6]
 800ab90:	f88d 2001 	strb.w	r2, [sp, #1]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	9301      	str	r3, [sp, #4]
    TimerStart( &ComplianceTxNextPacketTimer );
 800ab98:	f640 1028 	movw	r0, #2344	; 0x928
 800ab9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800aba0:	f009 f979 	bl	8013e96 <UTIL_TIMER_Start>
    if( LmhpCompliancePackage.OnSendRequest == NULL)
 800aba4:	f240 03cc 	movw	r3, #204	; 0xcc
 800aba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abac:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800abae:	b354      	cbz	r4, 800ac06 <LmhpComplianceTxProcess+0xd4>
    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, true );
 800abb0:	f640 1314 	movw	r3, #2324	; 0x914
 800abb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abb8:	2201      	movs	r2, #1
 800abba:	78d9      	ldrb	r1, [r3, #3]
 800abbc:	4668      	mov	r0, sp
 800abbe:	47a0      	blx	r4
}
 800abc0:	b002      	add	sp, #8
 800abc2:	bd10      	pop	{r4, pc}
        switch( ComplianceTestState.State )
 800abc4:	f640 1314 	movw	r3, #2324	; 0x914
 800abc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abcc:	789b      	ldrb	r3, [r3, #2]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d008      	beq.n	800abe4 <LmhpComplianceTxProcess+0xb2>
 800abd2:	2b04      	cmp	r3, #4
 800abd4:	d1d4      	bne.n	800ab80 <LmhpComplianceTxProcess+0x4e>
                ComplianceTestState.State = 1;
 800abd6:	f640 1314 	movw	r3, #2324	; 0x914
 800abda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abde:	2201      	movs	r2, #1
 800abe0:	709a      	strb	r2, [r3, #2]
                break;
 800abe2:	e7cd      	b.n	800ab80 <LmhpComplianceTxProcess+0x4e>
                ComplianceTestState.DataBufferSize = 2;
 800abe4:	f640 1314 	movw	r3, #2324	; 0x914
 800abe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800abec:	2202      	movs	r2, #2
 800abee:	719a      	strb	r2, [r3, #6]
                ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800abf0:	899a      	ldrh	r2, [r3, #12]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	0a11      	lsrs	r1, r2, #8
 800abf6:	7019      	strb	r1, [r3, #0]
                ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800abf8:	705a      	strb	r2, [r3, #1]
                break;
 800abfa:	e7c1      	b.n	800ab80 <LmhpComplianceTxProcess+0x4e>
        return LORAMAC_HANDLER_ERROR;
 800abfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ac00:	4770      	bx	lr
        return LORAMAC_HANDLER_SUCCESS;
 800ac02:	2000      	movs	r0, #0
}
 800ac04:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800ac06:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0a:	e7d9      	b.n	800abc0 <LmhpComplianceTxProcess+0x8e>

0800ac0c <LmhpComplianceOnMcpsIndication>:
    if( ComplianceTestState.Initialized == false )
 800ac0c:	f640 1314 	movw	r3, #2324	; 0x914
 800ac10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac14:	781b      	ldrb	r3, [r3, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	f000 8166 	beq.w	800aee8 <LmhpComplianceOnMcpsIndication+0x2dc>
    if( mcpsIndication->RxData == false )
 800ac1c:	7b43      	ldrb	r3, [r0, #13]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f000 8162 	beq.w	800aee8 <LmhpComplianceOnMcpsIndication+0x2dc>
{
 800ac24:	b510      	push	{r4, lr}
 800ac26:	b08c      	sub	sp, #48	; 0x30
    if( ( ComplianceTestState.IsRunning == true ) &&
 800ac28:	f640 1314 	movw	r3, #2324	; 0x914
 800ac2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac30:	785b      	ldrb	r3, [r3, #1]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f000 814f 	beq.w	800aed6 <LmhpComplianceOnMcpsIndication+0x2ca>
 800ac38:	7b83      	ldrb	r3, [r0, #14]
 800ac3a:	b933      	cbnz	r3, 800ac4a <LmhpComplianceOnMcpsIndication+0x3e>
        ComplianceTestState.DownLinkCounter++;
 800ac3c:	f640 1314 	movw	r3, #2324	; 0x914
 800ac40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ac44:	899a      	ldrh	r2, [r3, #12]
 800ac46:	3201      	adds	r2, #1
 800ac48:	819a      	strh	r2, [r3, #12]
    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800ac4a:	78c3      	ldrb	r3, [r0, #3]
 800ac4c:	2be0      	cmp	r3, #224	; 0xe0
 800ac4e:	f040 8149 	bne.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800ac52:	6881      	ldr	r1, [r0, #8]
 800ac54:	780b      	ldrb	r3, [r1, #0]
 800ac56:	f640 1214 	movw	r2, #2324	; 0x914
 800ac5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ac5e:	7093      	strb	r3, [r2, #2]
        switch( ComplianceTestState.State )
 800ac60:	2b0a      	cmp	r3, #10
 800ac62:	f200 813f 	bhi.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
 800ac66:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ac6a:	0057      	.short	0x0057
 800ac6c:	0084007d 	.word	0x0084007d
 800ac70:	0095008c 	.word	0x0095008c
 800ac74:	00bd00b6 	.word	0x00bd00b6
 800ac78:	011b00eb 	.word	0x011b00eb
 800ac7c:	012c0122 	.word	0x012c0122
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800ac80:	6883      	ldr	r3, [r0, #8]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800ac82:	781a      	ldrb	r2, [r3, #0]
 800ac84:	2a01      	cmp	r2, #1
 800ac86:	f040 812d 	bne.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800ac8a:	785a      	ldrb	r2, [r3, #1]
 800ac8c:	2a01      	cmp	r2, #1
 800ac8e:	f040 8129 	bne.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800ac92:	789a      	ldrb	r2, [r3, #2]
 800ac94:	2a01      	cmp	r2, #1
 800ac96:	f040 8125 	bne.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800ac9a:	78db      	ldrb	r3, [r3, #3]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	f040 8121 	bne.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
            ComplianceTestState.IsTxConfirmed = false;
 800aca2:	f640 1314 	movw	r3, #2324	; 0x914
 800aca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800acaa:	2400      	movs	r4, #0
 800acac:	70dc      	strb	r4, [r3, #3]
            ComplianceTestState.Port = 224;
 800acae:	22e0      	movs	r2, #224	; 0xe0
 800acb0:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800acb2:	2202      	movs	r2, #2
 800acb4:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800acb6:	819c      	strh	r4, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800acb8:	739c      	strb	r4, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800acba:	73dc      	strb	r4, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800acbc:	741c      	strb	r4, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800acbe:	2201      	movs	r2, #1
 800acc0:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800acc2:	709a      	strb	r2, [r3, #2]
            mibReq.Type = MIB_ADR;
 800acc4:	2304      	movs	r3, #4
 800acc6:	f88d 3008 	strb.w	r3, [sp, #8]
            mibReq.Param.AdrEnable = true;
 800acca:	f88d 200c 	strb.w	r2, [sp, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800acce:	a802      	add	r0, sp, #8
 800acd0:	f002 fe99 	bl	800da06 <LoRaMacMibSetRequestConfirm>
            LoRaMacTestSetDutyCycleOn( false );
 800acd4:	4620      	mov	r0, r4
 800acd6:	f003 fd0f 	bl	800e6f8 <LoRaMacTestSetDutyCycleOn>
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800acda:	f640 1340 	movw	r3, #2368	; 0x940
 800acde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	b103      	cbz	r3, 800acea <LmhpComplianceOnMcpsIndication+0xde>
                LmhpComplianceParams->StopPeripherals( );
 800ace8:	4798      	blx	r3
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800acea:	f640 1428 	movw	r4, #2344	; 0x928
 800acee:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800acf2:	2200      	movs	r2, #0
 800acf4:	9200      	str	r2, [sp, #0]
 800acf6:	f64a 63eb 	movw	r3, #44779	; 0xaeeb
 800acfa:	f6c0 0300 	movt	r3, #2048	; 0x800
 800acfe:	f04f 31ff 	mov.w	r1, #4294967295
 800ad02:	4620      	mov	r0, r4
 800ad04:	f008 fff4 	bl	8013cf0 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800ad08:	f241 3188 	movw	r1, #5000	; 0x1388
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f009 f912 	bl	8013f36 <UTIL_TIMER_SetPeriod>
            LmhpComplianceTxProcess( );
 800ad12:	f7ff ff0e 	bl	800ab32 <LmhpComplianceTxProcess>
 800ad16:	e0e5      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    TimerStop( &ComplianceTxNextPacketTimer );
 800ad18:	f640 1028 	movw	r0, #2344	; 0x928
 800ad1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800ad20:	f009 f84e 	bl	8013dc0 <UTIL_TIMER_Stop>
                    ComplianceTestState.DownLinkCounter = 0;
 800ad24:	f640 1314 	movw	r3, #2324	; 0x914
 800ad28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800ad30:	705a      	strb	r2, [r3, #1]
                    mibReq.Type = MIB_ADR;
 800ad32:	2304      	movs	r3, #4
 800ad34:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ad38:	f640 1440 	movw	r4, #2368	; 0x940
 800ad3c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800ad40:	6823      	ldr	r3, [r4, #0]
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ad48:	a802      	add	r0, sp, #8
 800ad4a:	f002 fe5c 	bl	800da06 <LoRaMacMibSetRequestConfirm>
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	7858      	ldrb	r0, [r3, #1]
 800ad52:	f003 fcd1 	bl	800e6f8 <LoRaMacTestSetDutyCycleOn>
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800ad56:	6823      	ldr	r3, [r4, #0]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f000 80c2 	beq.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                        LmhpComplianceParams->StartPeripherals( );
 800ad60:	4798      	blx	r3
                break;
 800ad62:	e0bf      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                ComplianceTestState.DataBufferSize = 2;
 800ad64:	f640 1314 	movw	r3, #2324	; 0x914
 800ad68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad6c:	2202      	movs	r2, #2
 800ad6e:	719a      	strb	r2, [r3, #6]
                break;
 800ad70:	e0b8      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                ComplianceTestState.IsTxConfirmed = true;
 800ad72:	f640 1314 	movw	r3, #2324	; 0x914
 800ad76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800ad7e:	709a      	strb	r2, [r3, #2]
                break;
 800ad80:	e0b0      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                ComplianceTestState.IsTxConfirmed = false;
 800ad82:	f640 1314 	movw	r3, #2324	; 0x914
 800ad86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800ad8e:	2201      	movs	r2, #1
 800ad90:	709a      	strb	r2, [r3, #2]
                break;
 800ad92:	e0a7      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800ad94:	7b01      	ldrb	r1, [r0, #12]
 800ad96:	f640 1314 	movw	r3, #2324	; 0x914
 800ad9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ad9e:	7199      	strb	r1, [r3, #6]
                ComplianceTestState.DataBuffer[0] = 4;
 800ada0:	689a      	ldr	r2, [r3, #8]
 800ada2:	2404      	movs	r4, #4
 800ada4:	7014      	strb	r4, [r2, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800ada6:	795b      	ldrb	r3, [r3, #5]
 800ada8:	428b      	cmp	r3, r1
 800adaa:	bf28      	it	cs
 800adac:	460b      	movcs	r3, r1
 800adae:	2b01      	cmp	r3, #1
 800adb0:	f240 8098 	bls.w	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
 800adb4:	1c51      	adds	r1, r2, #1
 800adb6:	3b02      	subs	r3, #2
 800adb8:	fa51 f183 	uxtab	r1, r1, r3
 800adbc:	4613      	mov	r3, r2
                    ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800adbe:	f1c2 0c01 	rsb	ip, r2, #1
 800adc2:	6882      	ldr	r2, [r0, #8]
 800adc4:	441a      	add	r2, r3
 800adc6:	f812 200c 	ldrb.w	r2, [r2, ip]
 800adca:	3201      	adds	r2, #1
 800adcc:	f803 2f01 	strb.w	r2, [r3, #1]!
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800add0:	428b      	cmp	r3, r1
 800add2:	d1f6      	bne.n	800adc2 <LmhpComplianceOnMcpsIndication+0x1b6>
 800add4:	e086      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    mlmeReq.Type = MLME_LINK_CHECK;
 800add6:	2305      	movs	r3, #5
 800add8:	f88d 3008 	strb.w	r3, [sp, #8]
                    LoRaMacMlmeRequest( &mlmeReq );
 800addc:	a802      	add	r0, sp, #8
 800adde:	f003 f923 	bl	800e028 <LoRaMacMlmeRequest>
                break;
 800ade2:	e07f      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    TimerStop( &ComplianceTxNextPacketTimer );
 800ade4:	f640 1028 	movw	r0, #2344	; 0x928
 800ade8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800adec:	f008 ffe8 	bl	8013dc0 <UTIL_TIMER_Stop>
                    ComplianceTestState.DownLinkCounter = 0;
 800adf0:	f640 1314 	movw	r3, #2324	; 0x914
 800adf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800adf8:	2200      	movs	r2, #0
 800adfa:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800adfc:	705a      	strb	r2, [r3, #1]
                    mibReq.Type = MIB_ADR;
 800adfe:	2304      	movs	r3, #4
 800ae00:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ae04:	f640 1440 	movw	r4, #2368	; 0x940
 800ae08:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ae14:	a802      	add	r0, sp, #8
 800ae16:	f002 fdf6 	bl	800da06 <LoRaMacMibSetRequestConfirm>
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	7858      	ldrb	r0, [r3, #1]
 800ae1e:	f003 fc6b 	bl	800e6f8 <LoRaMacTestSetDutyCycleOn>
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800ae22:	6823      	ldr	r3, [r4, #0]
 800ae24:	689b      	ldr	r3, [r3, #8]
 800ae26:	b103      	cbz	r3, 800ae2a <LmhpComplianceOnMcpsIndication+0x21e>
                        LmhpComplianceParams->StartPeripherals( );
 800ae28:	4798      	blx	r3
                    if( LmhpCompliancePackage.OnJoinRequest != NULL )
 800ae2a:	f240 03cc 	movw	r3, #204	; 0xcc
 800ae2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ae32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d055      	beq.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                        LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ae38:	2101      	movs	r1, #1
 800ae3a:	2002      	movs	r0, #2
 800ae3c:	4798      	blx	r3
                break;
 800ae3e:	e051      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    if( mcpsIndication->BufferSize == 3 )
 800ae40:	7b03      	ldrb	r3, [r0, #12]
 800ae42:	2b03      	cmp	r3, #3
 800ae44:	d00b      	beq.n	800ae5e <LmhpComplianceOnMcpsIndication+0x252>
                    else if( mcpsIndication->BufferSize == 7 )
 800ae46:	2b07      	cmp	r3, #7
 800ae48:	d013      	beq.n	800ae72 <LmhpComplianceOnMcpsIndication+0x266>
                    LoRaMacMlmeRequest( &mlmeReq );
 800ae4a:	a802      	add	r0, sp, #8
 800ae4c:	f003 f8ec 	bl	800e028 <LoRaMacMlmeRequest>
                    ComplianceTestState.State = 1;
 800ae50:	f640 1314 	movw	r3, #2324	; 0x914
 800ae54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ae58:	2201      	movs	r2, #1
 800ae5a:	709a      	strb	r2, [r3, #2]
                break;
 800ae5c:	e042      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                        mlmeReq.Type = MLME_TXCW;
 800ae5e:	2306      	movs	r3, #6
 800ae60:	f88d 3008 	strb.w	r3, [sp, #8]
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ae64:	784a      	ldrb	r2, [r1, #1]
 800ae66:	788b      	ldrb	r3, [r1, #2]
 800ae68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ae6c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ae70:	e7eb      	b.n	800ae4a <LmhpComplianceOnMcpsIndication+0x23e>
                        mlmeReq.Type = MLME_TXCW_1;
 800ae72:	f88d 3008 	strb.w	r3, [sp, #8]
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ae76:	784a      	ldrb	r2, [r1, #1]
 800ae78:	788b      	ldrb	r3, [r1, #2]
 800ae7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ae7e:	f8ad 300c 	strh.w	r3, [sp, #12]
                        mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800ae82:	78ca      	ldrb	r2, [r1, #3]
 800ae84:	790b      	ldrb	r3, [r1, #4]
 800ae86:	021b      	lsls	r3, r3, #8
 800ae88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae8c:	794a      	ldrb	r2, [r1, #5]
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	2264      	movs	r2, #100	; 0x64
 800ae92:	fb02 f303 	mul.w	r3, r2, r3
 800ae96:	9304      	str	r3, [sp, #16]
                        mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800ae98:	798b      	ldrb	r3, [r1, #6]
 800ae9a:	f88d 3014 	strb.w	r3, [sp, #20]
 800ae9e:	e7d4      	b.n	800ae4a <LmhpComplianceOnMcpsIndication+0x23e>
                    mlmeReq.Type = MLME_DEVICE_TIME;
 800aea0:	230a      	movs	r3, #10
 800aea2:	f88d 3008 	strb.w	r3, [sp, #8]
                    LoRaMacMlmeRequest( &mlmeReq );
 800aea6:	a802      	add	r0, sp, #8
 800aea8:	f003 f8be 	bl	800e028 <LoRaMacMlmeRequest>
                break;
 800aeac:	e01a      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    mibReq.Type = MIB_DEVICE_CLASS;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	f88d 3008 	strb.w	r3, [sp, #8]
                    mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800aeb4:	784b      	ldrb	r3, [r1, #1]
 800aeb6:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800aeba:	a802      	add	r0, sp, #8
 800aebc:	f002 fda3 	bl	800da06 <LoRaMacMibSetRequestConfirm>
                break;
 800aec0:	e010      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
                    mlmeReq.Type = MLME_PING_SLOT_INFO;
 800aec2:	230d      	movs	r3, #13
 800aec4:	f88d 3008 	strb.w	r3, [sp, #8]
                    mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800aec8:	784b      	ldrb	r3, [r1, #1]
 800aeca:	f88d 300c 	strb.w	r3, [sp, #12]
                    LoRaMacMlmeRequest( &mlmeReq );
 800aece:	a802      	add	r0, sp, #8
 800aed0:	f003 f8aa 	bl	800e028 <LoRaMacMlmeRequest>
                break;
 800aed4:	e006      	b.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800aed6:	78c3      	ldrb	r3, [r0, #3]
 800aed8:	2be0      	cmp	r3, #224	; 0xe0
 800aeda:	d103      	bne.n	800aee4 <LmhpComplianceOnMcpsIndication+0x2d8>
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800aedc:	7b03      	ldrb	r3, [r0, #12]
 800aede:	2b04      	cmp	r3, #4
 800aee0:	f43f aece 	beq.w	800ac80 <LmhpComplianceOnMcpsIndication+0x74>
}
 800aee4:	b00c      	add	sp, #48	; 0x30
 800aee6:	bd10      	pop	{r4, pc}
 800aee8:	4770      	bx	lr

0800aeea <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void *context )
{
 800aeea:	b508      	push	{r3, lr}
    LmhpComplianceTxProcess( );
 800aeec:	f7ff fe21 	bl	800ab32 <LmhpComplianceTxProcess>
}
 800aef0:	bd08      	pop	{r3, pc}

0800aef2 <LmhpCompliancePackageFactory>:
}
 800aef2:	f240 00cc 	movw	r0, #204	; 0xcc
 800aef6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800aefa:	4770      	bx	lr

0800aefc <LmhpPackagesRegistrationInit>:
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
}
 800aefc:	2000      	movs	r0, #0
 800aefe:	4770      	bx	lr

0800af00 <LmhpPackagesRegister>:
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800af00:	f04f 30ff 	mov.w	r0, #4294967295
 800af04:	4770      	bx	lr

0800af06 <UpdateRxSlotIdleState>:
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
}

static void UpdateRxSlotIdleState( void )
{
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800af06:	f640 6350 	movw	r3, #3664	; 0xe50
 800af0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af0e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800af12:	2b02      	cmp	r3, #2
 800af14:	bf18      	it	ne
 800af16:	2306      	movne	r3, #6
 800af18:	f640 1248 	movw	r2, #2376	; 0x948
 800af1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800af20:	f882 3480 	strb.w	r3, [r2, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800af24:	4770      	bx	lr

0800af26 <StopRetransmission>:
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800af26:	f640 1348 	movw	r3, #2376	; 0x948
 800af2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af2e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800af32:	f013 0f02 	tst.w	r3, #2
 800af36:	d007      	beq.n	800af48 <StopRetransmission+0x22>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800af38:	f640 1348 	movw	r3, #2376	; 0x948
 800af3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800af40:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800af44:	2b01      	cmp	r3, #1
 800af46:	d90d      	bls.n	800af64 <StopRetransmission+0x3e>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800af48:	f640 6350 	movw	r3, #3664	; 0xe50
 800af4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af50:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800af54:	b133      	cbz	r3, 800af64 <StopRetransmission+0x3e>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
 800af56:	f640 6350 	movw	r3, #3664	; 0xe50
 800af5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af60:	3201      	adds	r2, #1
 800af62:	629a      	str	r2, [r3, #40]	; 0x28
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800af64:	f640 1348 	movw	r3, #2376	; 0x948
 800af68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
    MacCtx.NodeAckRequested = false;
 800af72:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
 800af76:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800af7a:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800af7e:	f022 0202 	bic.w	r2, r2, #2
 800af82:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return true;
}
 800af86:	2001      	movs	r0, #1
 800af88:	4770      	bx	lr

0800af8a <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 800af8a:	b508      	push	{r3, lr}
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800af8c:	f640 1348 	movw	r3, #2376	; 0x948
 800af90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800af94:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800af98:	b113      	cbz	r3, 800afa0 <OnMacProcessNotify+0x16>
 800af9a:	695b      	ldr	r3, [r3, #20]
 800af9c:	b103      	cbz	r3, 800afa0 <OnMacProcessNotify+0x16>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800af9e:	4798      	blx	r3
    }
}
 800afa0:	bd08      	pop	{r3, pc}

0800afa2 <OnRadioRxError>:
{
 800afa2:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxError = 1;
 800afa4:	f640 1344 	movw	r3, #2372	; 0x944
 800afa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800afac:	781a      	ldrb	r2, [r3, #0]
 800afae:	f042 0202 	orr.w	r2, r2, #2
 800afb2:	701a      	strb	r2, [r3, #0]
    OnMacProcessNotify( );
 800afb4:	f7ff ffe9 	bl	800af8a <OnMacProcessNotify>
}
 800afb8:	bd08      	pop	{r3, pc}

0800afba <GetMaxAppPayloadWithoutFOptsLength>:
{
 800afba:	b500      	push	{lr}
 800afbc:	b085      	sub	sp, #20
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800afbe:	f640 6350 	movw	r3, #3664	; 0xe50
 800afc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800afc6:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800afca:	f88d 200a 	strb.w	r2, [sp, #10]
    getPhy.Datarate = datarate;
 800afce:	f88d 0009 	strb.w	r0, [sp, #9]
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800afd2:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800afd6:	320d      	adds	r2, #13
 800afd8:	f88d 2008 	strb.w	r2, [sp, #8]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800afdc:	a902      	add	r1, sp, #8
 800afde:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800afe2:	f004 fc1c 	bl	800f81e <RegionGetPhyParam>
}
 800afe6:	b2c0      	uxtb	r0, r0
 800afe8:	b005      	add	sp, #20
 800afea:	f85d fb04 	ldr.w	pc, [sp], #4

0800afee <OnAckTimeoutTimerEvent>:
{
 800afee:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 800aff0:	f640 1448 	movw	r4, #2376	; 0x948
 800aff4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800aff8:	f504 707d 	add.w	r0, r4, #1012	; 0x3f4
 800affc:	f008 fee0 	bl	8013dc0 <UTIL_TIMER_Stop>
    if( MacCtx.NodeAckRequested == true )
 800b000:	f894 3410 	ldrb.w	r3, [r4, #1040]	; 0x410
 800b004:	b113      	cbz	r3, 800b00c <OnAckTimeoutTimerEvent+0x1e>
        MacCtx.AckTimeoutRetry = true;
 800b006:	2201      	movs	r2, #1
 800b008:	f884 240f 	strb.w	r2, [r4, #1039]	; 0x40f
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800b00c:	f640 6350 	movw	r3, #3664	; 0xe50
 800b010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b014:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d002      	beq.n	800b022 <OnAckTimeoutTimerEvent+0x34>
    OnMacProcessNotify( );
 800b01c:	f7ff ffb5 	bl	800af8a <OnMacProcessNotify>
}
 800b020:	bd10      	pop	{r4, pc}
        MacCtx.MacFlags.Bits.MacDone = 1;
 800b022:	f640 1348 	movw	r3, #2376	; 0x948
 800b026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b02a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800b02e:	f042 0210 	orr.w	r2, r2, #16
 800b032:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800b036:	e7f1      	b.n	800b01c <OnAckTimeoutTimerEvent+0x2e>

0800b038 <PrepareRxDoneAbort>:
{
 800b038:	b508      	push	{r3, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800b03a:	f640 1348 	movw	r3, #2376	; 0x948
 800b03e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b042:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800b046:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b04a:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    if( MacCtx.NodeAckRequested == true )
 800b04e:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800b052:	b963      	cbnz	r3, 800b06e <PrepareRxDoneAbort+0x36>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 800b054:	f640 1348 	movw	r3, #2376	; 0x948
 800b058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b05c:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800b060:	f042 0212 	orr.w	r2, r2, #18
 800b064:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    UpdateRxSlotIdleState( );
 800b068:	f7ff ff4d 	bl	800af06 <UpdateRxSlotIdleState>
}
 800b06c:	bd08      	pop	{r3, pc}
        OnAckTimeoutTimerEvent( NULL );
 800b06e:	2000      	movs	r0, #0
 800b070:	f7ff ffbd 	bl	800afee <OnAckTimeoutTimerEvent>
 800b074:	e7ee      	b.n	800b054 <PrepareRxDoneAbort+0x1c>
	...

0800b078 <ProcessMacCommands>:
{
 800b078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b07c:	b091      	sub	sp, #68	; 0x44
 800b07e:	9303      	str	r3, [sp, #12]
    uint8_t status = 0;
 800b080:	2300      	movs	r3, #0
 800b082:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800b086:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    while( macIndex < commandsSize )
 800b08a:	4291      	cmp	r1, r2
 800b08c:	f080 82de 	bcs.w	800b64c <ProcessMacCommands+0x5d4>
 800b090:	4605      	mov	r5, r0
 800b092:	460c      	mov	r4, r1
 800b094:	4616      	mov	r6, r2
    bool adrBlockFound = false;
 800b096:	9302      	str	r3, [sp, #8]
                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800b098:	f241 58b8 	movw	r8, #5560	; 0x15b8
 800b09c:	f2c2 0800 	movt	r8, #8192	; 0x2000
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800b0a0:	f640 1748 	movw	r7, #2376	; 0x948
 800b0a4:	f2c2 0700 	movt	r7, #8192	; 0x2000
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800b0a8:	f44f 5976 	mov.w	r9, #15744	; 0x3d80
 800b0ac:	f2c1 29d5 	movt	r9, #4821	; 0x12d5
 800b0b0:	e027      	b.n	800b102 <ProcessMacCommands+0x8a>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800b0b2:	2005      	movs	r0, #5
 800b0b4:	f003 fe56 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800b0b8:	b908      	cbnz	r0, 800b0be <ProcessMacCommands+0x46>
        switch( payload[macIndex++] )
 800b0ba:	4654      	mov	r4, sl
 800b0bc:	e01e      	b.n	800b0fc <ProcessMacCommands+0x84>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800b0be:	2105      	movs	r1, #5
 800b0c0:	2000      	movs	r0, #0
 800b0c2:	f003 fdfa 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800b0c6:	1ca3      	adds	r3, r4, #2
 800b0c8:	b2db      	uxtb	r3, r3
 800b0ca:	f815 200a 	ldrb.w	r2, [r5, sl]
 800b0ce:	f887 2450 	strb.w	r2, [r7, #1104]	; 0x450
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800b0d2:	3403      	adds	r4, #3
 800b0d4:	b2e4      	uxtb	r4, r4
 800b0d6:	5ceb      	ldrb	r3, [r5, r3]
 800b0d8:	f887 3451 	strb.w	r3, [r7, #1105]	; 0x451
 800b0dc:	e00e      	b.n	800b0fc <ProcessMacCommands+0x84>
                int8_t linkAdrDatarate = DR_0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 800b0e4:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 800b0e8:	f88d 3018 	strb.w	r3, [sp, #24]
                uint8_t linkAdrNbBytesParsed = 0;
 800b0ec:	f88d 301c 	strb.w	r3, [sp, #28]
                if( adrBlockFound == false )
 800b0f0:	9b02      	ldr	r3, [sp, #8]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d03c      	beq.n	800b170 <ProcessMacCommands+0xf8>
                break;
 800b0f6:	4654      	mov	r4, sl
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	9302      	str	r3, [sp, #8]
    while( macIndex < commandsSize )
 800b0fc:	42a6      	cmp	r6, r4
 800b0fe:	f240 82a5 	bls.w	800b64c <ProcessMacCommands+0x5d4>
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800b102:	5d28      	ldrb	r0, [r5, r4]
 800b104:	f003 fd28 	bl	800eb58 <LoRaMacCommandsGetCmdSize>
 800b108:	4420      	add	r0, r4
 800b10a:	42b0      	cmp	r0, r6
 800b10c:	f300 829e 	bgt.w	800b64c <ProcessMacCommands+0x5d4>
        switch( payload[macIndex++] )
 800b110:	f104 0a01 	add.w	sl, r4, #1
 800b114:	fa5f fa8a 	uxtb.w	sl, sl
 800b118:	5d2b      	ldrb	r3, [r5, r4]
 800b11a:	3b02      	subs	r3, #2
 800b11c:	2b11      	cmp	r3, #17
 800b11e:	f200 8295 	bhi.w	800b64c <ProcessMacCommands+0x5d4>
 800b122:	a201      	add	r2, pc, #4	; (adr r2, 800b128 <ProcessMacCommands+0xb0>)
 800b124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b128:	0800b0b3 	.word	0x0800b0b3
 800b12c:	0800b0df 	.word	0x0800b0df
 800b130:	0800b23b 	.word	0x0800b23b
 800b134:	0800b269 	.word	0x0800b269
 800b138:	0800b2fb 	.word	0x0800b2fb
 800b13c:	0800b32b 	.word	0x0800b32b
 800b140:	0800b39f 	.word	0x0800b39f
 800b144:	0800b3d5 	.word	0x0800b3d5
 800b148:	0800b46f 	.word	0x0800b46f
 800b14c:	0800b64d 	.word	0x0800b64d
 800b150:	0800b64d 	.word	0x0800b64d
 800b154:	0800b4d1 	.word	0x0800b4d1
 800b158:	0800b64d 	.word	0x0800b64d
 800b15c:	0800b64d 	.word	0x0800b64d
 800b160:	0800b573 	.word	0x0800b573
 800b164:	0800b59f 	.word	0x0800b59f
 800b168:	0800b5df 	.word	0x0800b5df
 800b16c:	0800b617 	.word	0x0800b617
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800b170:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b174:	442b      	add	r3, r5
 800b176:	930a      	str	r3, [sp, #40]	; 0x28
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800b178:	1b33      	subs	r3, r6, r4
 800b17a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800b17e:	f640 6050 	movw	r0, #3664	; 0xe50
 800b182:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b186:	f890 311a 	ldrb.w	r3, [r0, #282]	; 0x11a
 800b18a:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800b18e:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800b192:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800b196:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800b19a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800b19e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800b1a2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800b1a6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800b1aa:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 800b1ae:	f8d0 3128 	ldr.w	r3, [r0, #296]	; 0x128
 800b1b2:	9309      	str	r3, [sp, #36]	; 0x24
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800b1b4:	ab07      	add	r3, sp, #28
 800b1b6:	9301      	str	r3, [sp, #4]
 800b1b8:	ab06      	add	r3, sp, #24
 800b1ba:	9300      	str	r3, [sp, #0]
 800b1bc:	f10d 0317 	add.w	r3, sp, #23
 800b1c0:	f10d 0216 	add.w	r2, sp, #22
 800b1c4:	a909      	add	r1, sp, #36	; 0x24
 800b1c6:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 800b1ca:	f004 fb86 	bl	800f8da <RegionLinkAdrReq>
 800b1ce:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
                    if( ( status & 0x07 ) == 0x07 )
 800b1d2:	f000 0007 	and.w	r0, r0, #7
 800b1d6:	2807      	cmp	r0, #7
 800b1d8:	d01e      	beq.n	800b218 <ProcessMacCommands+0x1a0>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800b1da:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800b1de:	2b04      	cmp	r3, #4
 800b1e0:	d916      	bls.n	800b210 <ProcessMacCommands+0x198>
 800b1e2:	f04f 0a00 	mov.w	sl, #0
 800b1e6:	f64c 4bcd 	movw	fp, #52429	; 0xcccd
 800b1ea:	f6cc 4bcc 	movt	fp, #52428	; 0xcccc
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f10d 0137 	add.w	r1, sp, #55	; 0x37
 800b1f4:	2003      	movs	r0, #3
 800b1f6:	f003 fb78 	bl	800e8ea <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800b1fa:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800b1fe:	f10a 0a01 	add.w	sl, sl, #1
 800b202:	fbab 2103 	umull	r2, r1, fp, r3
 800b206:	fa5f f28a 	uxtb.w	r2, sl
 800b20a:	ebb2 0f91 	cmp.w	r2, r1, lsr #2
 800b20e:	d3ee      	bcc.n	800b1ee <ProcessMacCommands+0x176>
                    macIndex += linkAdrNbBytesParsed - 1;
 800b210:	4423      	add	r3, r4
 800b212:	fa5f fa83 	uxtb.w	sl, r3
 800b216:	e76e      	b.n	800b0f6 <ProcessMacCommands+0x7e>
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800b218:	f640 6350 	movw	r3, #3664	; 0xe50
 800b21c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b220:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800b224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800b228:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800b22c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800b230:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800b234:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800b238:	e7cf      	b.n	800b1da <ProcessMacCommands+0x162>
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800b23a:	3402      	adds	r4, #2
 800b23c:	b2e4      	uxtb	r4, r4
 800b23e:	f815 200a 	ldrb.w	r2, [r5, sl]
 800b242:	f002 020f 	and.w	r2, r2, #15
 800b246:	f640 6350 	movw	r3, #3664	; 0xe50
 800b24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b24e:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800b252:	2101      	movs	r1, #1
 800b254:	fa01 f202 	lsl.w	r2, r1, r2
 800b258:	f8a3 211e 	strh.w	r2, [r3, #286]	; 0x11e
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800b25c:	2200      	movs	r2, #0
 800b25e:	a90d      	add	r1, sp, #52	; 0x34
 800b260:	2004      	movs	r0, #4
 800b262:	f003 fb42 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b266:	e749      	b.n	800b0fc <ProcessMacCommands+0x84>
                status = 0x07;
 800b268:	2307      	movs	r3, #7
 800b26a:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800b26e:	f815 300a 	ldrb.w	r3, [r5, sl]
 800b272:	f3c3 1202 	ubfx	r2, r3, #4, #3
 800b276:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800b27a:	f003 030f 	and.w	r3, r3, #15
 800b27e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                macIndex++;
 800b282:	1ca3      	adds	r3, r4, #2
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800b284:	b2db      	uxtb	r3, r3
 800b286:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800b288:	1d23      	adds	r3, r4, #4
 800b28a:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800b28c:	1ce2      	adds	r2, r4, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800b28e:	b2d2      	uxtb	r2, r2
 800b290:	5caa      	ldrb	r2, [r5, r2]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800b292:	3405      	adds	r4, #5
 800b294:	b2e4      	uxtb	r4, r4
 800b296:	5ceb      	ldrb	r3, [r5, r3]
 800b298:	041b      	lsls	r3, r3, #16
 800b29a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b29e:	430b      	orrs	r3, r1
                rxParamSetupReq.Frequency *= 100;
 800b2a0:	2264      	movs	r2, #100	; 0x64
 800b2a2:	fb02 f303 	mul.w	r3, r2, r3
 800b2a6:	930a      	str	r3, [sp, #40]	; 0x28
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800b2a8:	f640 6350 	movw	r3, #3664	; 0xe50
 800b2ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b2b0:	a909      	add	r1, sp, #36	; 0x24
 800b2b2:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800b2b6:	f004 fb22 	bl	800f8fe <RegionRxParamSetupReq>
 800b2ba:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
                if( ( status & 0x07 ) == 0x07 )
 800b2be:	f000 0307 	and.w	r3, r0, #7
 800b2c2:	2b07      	cmp	r3, #7
 800b2c4:	d007      	beq.n	800b2d6 <ProcessMacCommands+0x25e>
                macCmdPayload[0] = status;
 800b2c6:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	a90d      	add	r1, sp, #52	; 0x34
 800b2ce:	2005      	movs	r0, #5
 800b2d0:	f003 fb0b 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b2d4:	e712      	b.n	800b0fc <ProcessMacCommands+0x84>
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800b2d6:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
 800b2da:	f640 6350 	movw	r3, #3664	; 0xe50
 800b2de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b2e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800b2e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800b2ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2ec:	66da      	str	r2, [r3, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800b2ee:	675a      	str	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800b2f0:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 800b2f4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 800b2f8:	e7e5      	b.n	800b2c6 <ProcessMacCommands+0x24e>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800b2fa:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
 800b2fe:	b183      	cbz	r3, 800b322 <ProcessMacCommands+0x2aa>
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	b183      	cbz	r3, 800b326 <ProcessMacCommands+0x2ae>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800b304:	4798      	blx	r3
                macCmdPayload[0] = batteryLevel;
 800b306:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800b30a:	9b03      	ldr	r3, [sp, #12]
 800b30c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b310:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800b314:	2202      	movs	r2, #2
 800b316:	a90d      	add	r1, sp, #52	; 0x34
 800b318:	2006      	movs	r0, #6
 800b31a:	f003 fae6 	bl	800e8ea <LoRaMacCommandsAddCmd>
        switch( payload[macIndex++] )
 800b31e:	4654      	mov	r4, sl
                break;
 800b320:	e6ec      	b.n	800b0fc <ProcessMacCommands+0x84>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800b322:	20ff      	movs	r0, #255	; 0xff
 800b324:	e7ef      	b.n	800b306 <ProcessMacCommands+0x28e>
 800b326:	20ff      	movs	r0, #255	; 0xff
 800b328:	e7ed      	b.n	800b306 <ProcessMacCommands+0x28e>
                status = 0x03;
 800b32a:	2303      	movs	r3, #3
 800b32c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
                newChannelReq.ChannelId = payload[macIndex++];
 800b330:	f815 300a 	ldrb.w	r3, [r5, sl]
 800b334:	f88d 3020 	strb.w	r3, [sp, #32]
                newChannelReq.NewChannel = &chParam;
 800b338:	ab09      	add	r3, sp, #36	; 0x24
 800b33a:	9307      	str	r3, [sp, #28]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800b33c:	1d62      	adds	r2, r4, #5
 800b33e:	b2d2      	uxtb	r2, r2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800b340:	1ce3      	adds	r3, r4, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800b342:	b2db      	uxtb	r3, r3
 800b344:	5ce9      	ldrb	r1, [r5, r3]
 800b346:	1d23      	adds	r3, r4, #4
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	5ceb      	ldrb	r3, [r5, r3]
 800b34c:	041b      	lsls	r3, r3, #16
 800b34e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                newChannelReq.ChannelId = payload[macIndex++];
 800b352:	1ca1      	adds	r1, r4, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800b354:	b2c9      	uxtb	r1, r1
 800b356:	5c69      	ldrb	r1, [r5, r1]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800b358:	430b      	orrs	r3, r1
                chParam.Frequency *= 100;
 800b35a:	2164      	movs	r1, #100	; 0x64
 800b35c:	fb01 f303 	mul.w	r3, r1, r3
 800b360:	9309      	str	r3, [sp, #36]	; 0x24
                chParam.Rx1Frequency = 0;
 800b362:	2300      	movs	r3, #0
 800b364:	930a      	str	r3, [sp, #40]	; 0x28
                chParam.DrRange.Value = payload[macIndex++];
 800b366:	3406      	adds	r4, #6
 800b368:	b2e4      	uxtb	r4, r4
 800b36a:	5cab      	ldrb	r3, [r5, r2]
 800b36c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800b370:	f640 6350 	movw	r3, #3664	; 0xe50
 800b374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b378:	a907      	add	r1, sp, #28
 800b37a:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800b37e:	f004 fac7 	bl	800f910 <RegionNewChannelReq>
 800b382:	b2c3      	uxtb	r3, r0
 800b384:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
                if( ( int8_t )status >= 0 )
 800b388:	2800      	cmp	r0, #0
 800b38a:	f6ff aeb7 	blt.w	800b0fc <ProcessMacCommands+0x84>
                    macCmdPayload[0] = status;
 800b38e:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800b392:	2201      	movs	r2, #1
 800b394:	a90d      	add	r1, sp, #52	; 0x34
 800b396:	2007      	movs	r0, #7
 800b398:	f003 faa7 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b39c:	e6ae      	b.n	800b0fc <ProcessMacCommands+0x84>
                uint8_t delay = payload[macIndex++] & 0x0F;
 800b39e:	3402      	adds	r4, #2
 800b3a0:	b2e4      	uxtb	r4, r4
 800b3a2:	f815 300a 	ldrb.w	r3, [r5, sl]
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800b3a6:	f003 030f 	and.w	r3, r3, #15
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	bf38      	it	cc
 800b3ae:	2301      	movcc	r3, #1
 800b3b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b3b4:	fb02 f303 	mul.w	r3, r2, r3
 800b3b8:	f640 6250 	movw	r2, #3664	; 0xe50
 800b3bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800b3c0:	6593      	str	r3, [r2, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800b3c2:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800b3c6:	65d3      	str	r3, [r2, #92]	; 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	a90d      	add	r1, sp, #52	; 0x34
 800b3cc:	2008      	movs	r0, #8
 800b3ce:	f003 fa8c 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b3d2:	e693      	b.n	800b0fc <ProcessMacCommands+0x84>
                uint8_t eirpDwellTime = payload[macIndex++];
 800b3d4:	3402      	adds	r4, #2
 800b3d6:	b2e4      	uxtb	r4, r4
 800b3d8:	f815 300a 	ldrb.w	r3, [r5, sl]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800b3dc:	f3c3 1240 	ubfx	r2, r3, #5, #1
 800b3e0:	f88d 2019 	strb.w	r2, [sp, #25]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800b3e4:	f3c3 1200 	ubfx	r2, r3, #4, #1
 800b3e8:	f88d 2018 	strb.w	r2, [sp, #24]
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800b3ec:	f003 030f 	and.w	r3, r3, #15
 800b3f0:	f88d 301a 	strb.w	r3, [sp, #26]
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800b3f4:	f640 6350 	movw	r3, #3664	; 0xe50
 800b3f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b3fc:	a906      	add	r1, sp, #24
 800b3fe:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800b402:	f004 fa8e 	bl	800f922 <RegionTxParamSetupReq>
 800b406:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b40a:	f43f ae77 	beq.w	800b0fc <ProcessMacCommands+0x84>
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800b40e:	f89d b018 	ldrb.w	fp, [sp, #24]
 800b412:	f640 6a50 	movw	sl, #3664	; 0xe50
 800b416:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800b41a:	f88a b07c 	strb.w	fp, [sl, #124]	; 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800b41e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800b422:	f88a 307d 	strb.w	r3, [sl, #125]	; 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800b426:	f245 1368 	movw	r3, #20840	; 0x5168
 800b42a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b42e:	f89d 201a 	ldrb.w	r2, [sp, #26]
 800b432:	5c98      	ldrb	r0, [r3, r2]
 800b434:	f7f5 fc2c 	bl	8000c90 <__aeabi_ui2f>
 800b438:	f8ca 0080 	str.w	r0, [sl, #128]	; 0x80
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800b43c:	2302      	movs	r3, #2
 800b43e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800b442:	f88d b026 	strb.w	fp, [sp, #38]	; 0x26
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800b446:	a909      	add	r1, sp, #36	; 0x24
 800b448:	f89a 0048 	ldrb.w	r0, [sl, #72]	; 0x48
 800b44c:	f004 f9e7 	bl	800f81e <RegionGetPhyParam>
 800b450:	9007      	str	r0, [sp, #28]
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800b452:	b240      	sxtb	r0, r0
 800b454:	f99a 3039 	ldrsb.w	r3, [sl, #57]	; 0x39
 800b458:	4298      	cmp	r0, r3
 800b45a:	bfb8      	it	lt
 800b45c:	4618      	movlt	r0, r3
 800b45e:	f88a 0039 	strb.w	r0, [sl, #57]	; 0x39
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800b462:	2200      	movs	r2, #0
 800b464:	a90d      	add	r1, sp, #52	; 0x34
 800b466:	2009      	movs	r0, #9
 800b468:	f003 fa3f 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b46c:	e646      	b.n	800b0fc <ProcessMacCommands+0x84>
                status = 0x03;
 800b46e:	2303      	movs	r3, #3
 800b470:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
                dlChannelReq.ChannelId = payload[macIndex++];
 800b474:	f815 300a 	ldrb.w	r3, [r5, sl]
 800b478:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800b47c:	1ca3      	adds	r3, r4, #2
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800b482:	1d23      	adds	r3, r4, #4
 800b484:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800b486:	1ce2      	adds	r2, r4, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800b488:	b2d2      	uxtb	r2, r2
 800b48a:	5caa      	ldrb	r2, [r5, r2]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800b48c:	3405      	adds	r4, #5
 800b48e:	b2e4      	uxtb	r4, r4
 800b490:	5ceb      	ldrb	r3, [r5, r3]
 800b492:	041b      	lsls	r3, r3, #16
 800b494:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b498:	430b      	orrs	r3, r1
                dlChannelReq.Rx1Frequency *= 100;
 800b49a:	2264      	movs	r2, #100	; 0x64
 800b49c:	fb02 f303 	mul.w	r3, r2, r3
 800b4a0:	930a      	str	r3, [sp, #40]	; 0x28
                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800b4a2:	f640 6350 	movw	r3, #3664	; 0xe50
 800b4a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b4aa:	a909      	add	r1, sp, #36	; 0x24
 800b4ac:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800b4b0:	f004 fa40 	bl	800f934 <RegionDlChannelReq>
 800b4b4:	b2c3      	uxtb	r3, r0
 800b4b6:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
                if( ( int8_t )status >= 0 )
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	f6ff ae1e 	blt.w	800b0fc <ProcessMacCommands+0x84>
                    macCmdPayload[0] = status;
 800b4c0:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800b4c4:	2201      	movs	r2, #1
 800b4c6:	a90d      	add	r1, sp, #52	; 0x34
 800b4c8:	200a      	movs	r0, #10
 800b4ca:	f003 fa0e 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b4ce:	e615      	b.n	800b0fc <ProcessMacCommands+0x84>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800b4d0:	200a      	movs	r0, #10
 800b4d2:	f003 fc47 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800b4d6:	b908      	cbnz	r0, 800b4dc <ProcessMacCommands+0x464>
        switch( payload[macIndex++] )
 800b4d8:	4654      	mov	r4, sl
 800b4da:	e60f      	b.n	800b0fc <ProcessMacCommands+0x84>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800b4dc:	210a      	movs	r1, #10
 800b4de:	2000      	movs	r0, #0
 800b4e0:	f003 fbeb 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
                    SysTime_t sysTime = { 0 };
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800b4ea:	1d62      	adds	r2, r4, #5
 800b4ec:	b2d2      	uxtb	r2, r2
                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800b4ee:	1ca3      	adds	r3, r4, #2
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	5ce9      	ldrb	r1, [r5, r3]
 800b4f4:	1ce3      	adds	r3, r4, #3
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	5ceb      	ldrb	r3, [r5, r3]
 800b4fa:	041b      	lsls	r3, r3, #16
 800b4fc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800b500:	f815 100a 	ldrb.w	r1, [r5, sl]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800b504:	ea43 0a01 	orr.w	sl, r3, r1
 800b508:	1d23      	adds	r3, r4, #4
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	5ceb      	ldrb	r3, [r5, r3]
 800b50e:	ea4a 6a03 	orr.w	sl, sl, r3, lsl #24
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800b512:	3406      	adds	r4, #6
 800b514:	b2e4      	uxtb	r4, r4
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800b516:	5cab      	ldrb	r3, [r5, r2]
 800b518:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b51c:	fb02 f303 	mul.w	r3, r2, r3
 800b520:	121b      	asrs	r3, r3, #8
 800b522:	f8ad 3020 	strh.w	r3, [sp, #32]
                    sysTimeCurrent = SysTimeGet( );
 800b526:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 800b52a:	4658      	mov	r0, fp
 800b52c:	f008 f880 	bl	8013630 <SysTimeGet>
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800b530:	eb0a 0309 	add.w	r3, sl, r9
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800b534:	9307      	str	r3, [sp, #28]
 800b536:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800b540:	f10d 0a1c 	add.w	sl, sp, #28
 800b544:	e89a 0006 	ldmia.w	sl, {r1, r2}
 800b548:	a80e      	add	r0, sp, #56	; 0x38
 800b54a:	f008 f82a 	bl	80135a2 <SysTimeSub>
 800b54e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b550:	9300      	str	r3, [sp, #0]
 800b552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b554:	e89b 0006 	ldmia.w	fp, {r1, r2}
 800b558:	4650      	mov	r0, sl
 800b55a:	f008 f807 	bl	801356c <SysTimeAdd>
                    SysTimeSet( sysTime );
 800b55e:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800b562:	f008 f839 	bl	80135d8 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800b566:	f003 f9ab 	bl	800e8c0 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800b56a:	2301      	movs	r3, #1
 800b56c:	f887 3430 	strb.w	r3, [r7, #1072]	; 0x430
 800b570:	e5c4      	b.n	800b0fc <ProcessMacCommands+0x84>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800b572:	200d      	movs	r0, #13
 800b574:	f003 fbf6 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800b578:	b908      	cbnz	r0, 800b57e <ProcessMacCommands+0x506>
        switch( payload[macIndex++] )
 800b57a:	4654      	mov	r4, sl
 800b57c:	e5be      	b.n	800b0fc <ProcessMacCommands+0x84>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800b57e:	210d      	movs	r1, #13
 800b580:	2000      	movs	r0, #0
 800b582:	f003 fb9a 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800b586:	f897 3480 	ldrb.w	r3, [r7, #1152]	; 0x480
 800b58a:	3b04      	subs	r3, #4
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d801      	bhi.n	800b596 <ProcessMacCommands+0x51e>
        switch( payload[macIndex++] )
 800b592:	4654      	mov	r4, sl
 800b594:	e5b2      	b.n	800b0fc <ProcessMacCommands+0x84>
                        LoRaMacClassBPingSlotInfoAns( );
 800b596:	f003 f98f 	bl	800e8b8 <LoRaMacClassBPingSlotInfoAns>
        switch( payload[macIndex++] )
 800b59a:	4654      	mov	r4, sl
 800b59c:	e5ae      	b.n	800b0fc <ProcessMacCommands+0x84>
                frequency = ( uint32_t )payload[macIndex++];
 800b59e:	f815 100a 	ldrb.w	r1, [r5, sl]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800b5a2:	1d22      	adds	r2, r4, #4
 800b5a4:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 800b5a6:	1ca3      	adds	r3, r4, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	5ce8      	ldrb	r0, [r5, r3]
 800b5ac:	1ce3      	adds	r3, r4, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	5ceb      	ldrb	r3, [r5, r3]
 800b5b2:	041b      	lsls	r3, r3, #16
 800b5b4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800b5b8:	430b      	orrs	r3, r1
                datarate = payload[macIndex++] & 0x0F;
 800b5ba:	3405      	adds	r4, #5
 800b5bc:	b2e4      	uxtb	r4, r4
 800b5be:	5ca8      	ldrb	r0, [r5, r2]
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800b5c0:	2164      	movs	r1, #100	; 0x64
 800b5c2:	fb03 f101 	mul.w	r1, r3, r1
 800b5c6:	f000 000f 	and.w	r0, r0, #15
 800b5ca:	f003 f976 	bl	800e8ba <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 800b5ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	a90d      	add	r1, sp, #52	; 0x34
 800b5d6:	2011      	movs	r0, #17
 800b5d8:	f003 f987 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b5dc:	e58e      	b.n	800b0fc <ProcessMacCommands+0x84>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800b5de:	200e      	movs	r0, #14
 800b5e0:	f003 fbc0 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800b5e4:	b908      	cbnz	r0, 800b5ea <ProcessMacCommands+0x572>
        switch( payload[macIndex++] )
 800b5e6:	4654      	mov	r4, sl
 800b5e8:	e588      	b.n	800b0fc <ProcessMacCommands+0x84>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800b5ea:	210e      	movs	r1, #14
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	f003 fb64 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800b5f2:	1ce3      	adds	r3, r4, #3
 800b5f4:	b2db      	uxtb	r3, r3
                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800b5f6:	1ca2      	adds	r2, r4, #2
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800b5f8:	b2d2      	uxtb	r2, r2
 800b5fa:	f815 c002 	ldrb.w	ip, [r5, r2]
 800b5fe:	f815 000a 	ldrb.w	r0, [r5, sl]
                    beaconTimingChannel = payload[macIndex++];
 800b602:	3404      	adds	r4, #4
 800b604:	b2e4      	uxtb	r4, r4
                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800b606:	f8d8 2000 	ldr.w	r2, [r8]
 800b60a:	5ce9      	ldrb	r1, [r5, r3]
 800b60c:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
 800b610:	f003 f955 	bl	800e8be <LoRaMacClassBBeaconTimingAns>
 800b614:	e572      	b.n	800b0fc <ProcessMacCommands+0x84>
                    frequency = ( uint32_t )payload[macIndex++];
 800b616:	f815 100a 	ldrb.w	r1, [r5, sl]
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800b61a:	1ce3      	adds	r3, r4, #3
 800b61c:	b2db      	uxtb	r3, r3
                    frequency = ( uint32_t )payload[macIndex++];
 800b61e:	1ca2      	adds	r2, r4, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800b620:	b2d2      	uxtb	r2, r2
 800b622:	5caa      	ldrb	r2, [r5, r2]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800b624:	3404      	adds	r4, #4
 800b626:	b2e4      	uxtb	r4, r4
 800b628:	5ceb      	ldrb	r3, [r5, r3]
 800b62a:	041b      	lsls	r3, r3, #16
 800b62c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b630:	430b      	orrs	r3, r1
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800b632:	2064      	movs	r0, #100	; 0x64
 800b634:	fb03 f000 	mul.w	r0, r3, r0
 800b638:	f003 f943 	bl	800e8c2 <LoRaMacClassBBeaconFreqReq>
 800b63c:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800b640:	2201      	movs	r2, #1
 800b642:	a90d      	add	r1, sp, #52	; 0x34
 800b644:	2013      	movs	r0, #19
 800b646:	f003 f950 	bl	800e8ea <LoRaMacCommandsAddCmd>
                break;
 800b64a:	e557      	b.n	800b0fc <ProcessMacCommands+0x84>
}
 800b64c:	b011      	add	sp, #68	; 0x44
 800b64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b652:	bf00      	nop

0800b654 <HandleRadioRxErrorTimeout>:
{
 800b654:	b570      	push	{r4, r5, r6, lr}
 800b656:	4605      	mov	r5, r0
 800b658:	460c      	mov	r4, r1
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800b65a:	f640 6350 	movw	r3, #3664	; 0xe50
 800b65e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b662:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b666:	2b02      	cmp	r3, #2
 800b668:	d005      	beq.n	800b676 <HandleRadioRxErrorTimeout+0x22>
        Radio.Sleep( );
 800b66a:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800b66e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b674:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800b676:	f003 f90e 	bl	800e896 <LoRaMacClassBIsBeaconExpected>
 800b67a:	4606      	mov	r6, r0
 800b67c:	2800      	cmp	r0, #0
 800b67e:	d13d      	bne.n	800b6fc <HandleRadioRxErrorTimeout+0xa8>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800b680:	f640 6350 	movw	r3, #3664	; 0xe50
 800b684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b688:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d046      	beq.n	800b71e <HandleRadioRxErrorTimeout+0xca>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800b690:	f640 1348 	movw	r3, #2376	; 0x948
 800b694:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b698:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d158      	bne.n	800b752 <HandleRadioRxErrorTimeout+0xfe>
            if( MacCtx.NodeAckRequested == true )
 800b6a0:	f640 1348 	movw	r3, #2376	; 0x948
 800b6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6a8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800b6ac:	b12b      	cbz	r3, 800b6ba <HandleRadioRxErrorTimeout+0x66>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800b6ae:	f640 1348 	movw	r3, #2376	; 0x948
 800b6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6b6:	f883 5435 	strb.w	r5, [r3, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f003 fb2c 	bl	800ed18 <LoRaMacConfirmQueueSetStatusCmn>
            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800b6c0:	f640 6350 	movw	r3, #3664	; 0xe50
 800b6c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6c8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b6ca:	f008 fb39 	bl	8013d40 <UTIL_TIMER_GetElapsedTime>
 800b6ce:	f640 1348 	movw	r3, #2376	; 0x948
 800b6d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b6d6:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800b6da:	4298      	cmp	r0, r3
 800b6dc:	d31c      	bcc.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
                TimerStop( &MacCtx.RxWindowTimer2 );
 800b6de:	f640 1448 	movw	r4, #2376	; 0x948
 800b6e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b6e6:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800b6ea:	f008 fb69 	bl	8013dc0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800b6ee:	f894 3481 	ldrb.w	r3, [r4, #1153]	; 0x481
 800b6f2:	f043 0310 	orr.w	r3, r3, #16
 800b6f6:	f884 3481 	strb.w	r3, [r4, #1153]	; 0x481
 800b6fa:	e00d      	b.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800b6fc:	2002      	movs	r0, #2
 800b6fe:	f003 f8c0 	bl	800e882 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800b702:	2000      	movs	r0, #0
 800b704:	f003 f8c2 	bl	800e88c <LoRaMacClassBBeaconTimerEvent>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800b708:	f640 6350 	movw	r3, #3664	; 0xe50
 800b70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b710:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b714:	2b01      	cmp	r3, #1
 800b716:	d002      	beq.n	800b71e <HandleRadioRxErrorTimeout+0xca>
    UpdateRxSlotIdleState( );
 800b718:	f7ff fbf5 	bl	800af06 <UpdateRxSlotIdleState>
}
 800b71c:	bd70      	pop	{r4, r5, r6, pc}
        if( LoRaMacClassBIsPingExpected( ) == true )
 800b71e:	f003 f8bc 	bl	800e89a <LoRaMacClassBIsPingExpected>
 800b722:	b928      	cbnz	r0, 800b730 <HandleRadioRxErrorTimeout+0xdc>
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800b724:	f003 f8bb 	bl	800e89e <LoRaMacClassBIsMulticastExpected>
 800b728:	b960      	cbnz	r0, 800b744 <HandleRadioRxErrorTimeout+0xf0>
    if( classBRx == false )
 800b72a:	2e00      	cmp	r6, #0
 800b72c:	d1f4      	bne.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
 800b72e:	e7af      	b.n	800b690 <HandleRadioRxErrorTimeout+0x3c>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800b730:	2000      	movs	r0, #0
 800b732:	f003 f8a7 	bl	800e884 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800b736:	2000      	movs	r0, #0
 800b738:	f003 f8a9 	bl	800e88e <LoRaMacClassBPingSlotTimerEvent>
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800b73c:	f003 f8af 	bl	800e89e <LoRaMacClassBIsMulticastExpected>
 800b740:	2800      	cmp	r0, #0
 800b742:	d0e9      	beq.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800b744:	2000      	movs	r0, #0
 800b746:	f003 f89e 	bl	800e886 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800b74a:	2000      	movs	r0, #0
 800b74c:	f003 f8a0 	bl	800e890 <LoRaMacClassBMulticastSlotTimerEvent>
    if( classBRx == false )
 800b750:	e7e2      	b.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
            if( MacCtx.NodeAckRequested == true )
 800b752:	f640 1348 	movw	r3, #2376	; 0x948
 800b756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b75a:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800b75e:	b12b      	cbz	r3, 800b76c <HandleRadioRxErrorTimeout+0x118>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800b760:	f640 1348 	movw	r3, #2376	; 0x948
 800b764:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b768:	f883 4435 	strb.w	r4, [r3, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800b76c:	4620      	mov	r0, r4
 800b76e:	f003 fad3 	bl	800ed18 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800b772:	f640 6350 	movw	r3, #3664	; 0xe50
 800b776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b77a:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b77e:	2b02      	cmp	r3, #2
 800b780:	d0ca      	beq.n	800b718 <HandleRadioRxErrorTimeout+0xc4>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800b782:	f640 1348 	movw	r3, #2376	; 0x948
 800b786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b78a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800b78e:	f042 0210 	orr.w	r2, r2, #16
 800b792:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800b796:	e7bf      	b.n	800b718 <HandleRadioRxErrorTimeout+0xc4>

0800b798 <ScheduleTx>:
{
 800b798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b79c:	b092      	sub	sp, #72	; 0x48
 800b79e:	4605      	mov	r5, r0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800b7a0:	f003 f879 	bl	800e896 <LoRaMacClassBIsBeaconExpected>
 800b7a4:	2800      	cmp	r0, #0
 800b7a6:	f040 8201 	bne.w	800bbac <ScheduleTx+0x414>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800b7aa:	f640 6350 	movw	r3, #3664	; 0xe50
 800b7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7b2:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d013      	beq.n	800b7e2 <ScheduleTx+0x4a>
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 800b7ba:	f640 6350 	movw	r3, #3664	; 0xe50
 800b7be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c4:	b1c3      	cbz	r3, 800b7f8 <ScheduleTx+0x60>
    switch( MacCtx.TxMsg.Type )
 800b7c6:	f640 1348 	movw	r3, #2376	; 0x948
 800b7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7ce:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800b7d2:	b313      	cbz	r3, 800b81a <ScheduleTx+0x82>
 800b7d4:	2b04      	cmp	r3, #4
 800b7d6:	f000 80a1 	beq.w	800b91c <ScheduleTx+0x184>
 800b7da:	2003      	movs	r0, #3
}
 800b7dc:	b012      	add	sp, #72	; 0x48
 800b7de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( LoRaMacClassBIsPingExpected( ) == true )
 800b7e2:	f003 f85a 	bl	800e89a <LoRaMacClassBIsPingExpected>
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	f040 81e2 	bne.w	800bbb0 <ScheduleTx+0x418>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800b7ec:	f003 f857 	bl	800e89e <LoRaMacClassBIsMulticastExpected>
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	d0e2      	beq.n	800b7ba <ScheduleTx+0x22>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800b7f4:	200f      	movs	r0, #15
    if( status != LORAMAC_STATUS_OK )
 800b7f6:	e7f1      	b.n	800b7dc <ScheduleTx+0x44>
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 800b7f8:	f640 6250 	movw	r2, #3664	; 0xe50
 800b7fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800b800:	f8b2 311e 	ldrh.w	r3, [r2, #286]	; 0x11e
 800b804:	3b01      	subs	r3, #1
 800b806:	f640 1148 	movw	r1, #2376	; 0x948
 800b80a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800b80e:	f8d1 1414 	ldr.w	r1, [r1, #1044]	; 0x414
 800b812:	fb01 f303 	mul.w	r3, r1, r3
 800b816:	6313      	str	r3, [r2, #48]	; 0x30
 800b818:	e7d5      	b.n	800b7c6 <ScheduleTx+0x2e>
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800b81a:	f640 2050 	movw	r0, #2640	; 0xa50
 800b81e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b822:	f003 ff53 	bl	800f6cc <LoRaMacSerializerJoinRequest>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800b826:	2800      	cmp	r0, #0
 800b828:	f040 81be 	bne.w	800bba8 <ScheduleTx+0x410>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800b82c:	f640 1348 	movw	r3, #2376	; 0x948
 800b830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b834:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800b838:	f640 1648 	movw	r6, #2376	; 0x948
 800b83c:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800b840:	8033      	strh	r3, [r6, #0]
    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 800b842:	f640 6450 	movw	r4, #3664	; 0xe50
 800b846:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b84a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b84c:	930a      	str	r3, [sp, #40]	; 0x28
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800b84e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800b852:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 800b856:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800b85a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800b85e:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800b862:	4640      	mov	r0, r8
 800b864:	f007 ff0b 	bl	801367e <SysTimeGetMcuTime>
 800b868:	af02      	add	r7, sp, #8
 800b86a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800b86e:	9300      	str	r3, [sp, #0]
 800b870:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800b874:	e898 0006 	ldmia.w	r8, {r1, r2}
 800b878:	4638      	mov	r0, r7
 800b87a:	f007 fe92 	bl	80135a2 <SysTimeSub>
 800b87e:	ab0d      	add	r3, sp, #52	; 0x34
 800b880:	e897 0003 	ldmia.w	r7, {r0, r1}
 800b884:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 800b888:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b88a:	930b      	str	r3, [sp, #44]	; 0x2c
    nextChan.LastTxIsJoinRequest = false;
 800b88c:	2300      	movs	r3, #0
 800b88e:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
    nextChan.Joined = true;
 800b892:	2301      	movs	r3, #1
 800b894:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    nextChan.PktLen = MacCtx.PktBufferLen;
 800b898:	8833      	ldrh	r3, [r6, #0]
 800b89a:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800b89e:	f894 312c 	ldrb.w	r3, [r4, #300]	; 0x12c
 800b8a2:	b92b      	cbnz	r3, 800b8b0 <ScheduleTx+0x118>
        nextChan.LastTxIsJoinRequest = true;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
        nextChan.Joined = false;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 800b8b0:	f640 1248 	movw	r2, #2376	; 0x948
 800b8b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800b8b8:	f640 6050 	movw	r0, #3664	; 0xe50
 800b8bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b8c0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b8c4:	9300      	str	r3, [sp, #0]
 800b8c6:	f202 4384 	addw	r3, r2, #1156	; 0x484
 800b8ca:	f202 4211 	addw	r2, r2, #1041	; 0x411
 800b8ce:	a90a      	add	r1, sp, #40	; 0x28
 800b8d0:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 800b8d4:	f004 f842 	bl	800f95c <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 800b8d8:	b380      	cbz	r0, 800b93c <ScheduleTx+0x1a4>
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 800b8da:	280b      	cmp	r0, #11
 800b8dc:	f47f af7e 	bne.w	800b7dc <ScheduleTx+0x44>
            if( MacCtx.DutyCycleWaitTime != 0 )
 800b8e0:	f640 1348 	movw	r3, #2376	; 0x948
 800b8e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b8e8:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800b8ec:	b331      	cbz	r1, 800b93c <ScheduleTx+0x1a4>
                if( allowDelayedTx == true )
 800b8ee:	2d00      	cmp	r5, #0
 800b8f0:	f43f af74 	beq.w	800b7dc <ScheduleTx+0x44>
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800b8f4:	f640 1348 	movw	r3, #2376	; 0x948
 800b8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b8fc:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800b900:	f042 0220 	orr.w	r2, r2, #32
 800b904:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800b908:	f503 745a 	add.w	r4, r3, #872	; 0x368
 800b90c:	4620      	mov	r0, r4
 800b90e:	f008 fb12 	bl	8013f36 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 800b912:	4620      	mov	r0, r4
 800b914:	f008 fabf 	bl	8013e96 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 800b918:	2000      	movs	r0, #0
 800b91a:	e75f      	b.n	800b7dc <ScheduleTx+0x44>
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800b91c:	f640 2050 	movw	r0, #2640	; 0xa50
 800b920:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b924:	f003 ff08 	bl	800f738 <LoRaMacSerializerData>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800b928:	2800      	cmp	r0, #0
 800b92a:	f040 813d 	bne.w	800bba8 <ScheduleTx+0x410>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800b92e:	f640 1348 	movw	r3, #2376	; 0x948
 800b932:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b936:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
            break;
 800b93a:	e77d      	b.n	800b838 <ScheduleTx+0xa0>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800b93c:	f640 6450 	movw	r4, #3664	; 0xe50
 800b940:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b944:	f894 6048 	ldrb.w	r6, [r4, #72]	; 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800b948:	f994 3069 	ldrsb.w	r3, [r4, #105]	; 0x69
 800b94c:	f994 2039 	ldrsb.w	r2, [r4, #57]	; 0x39
 800b950:	f894 107d 	ldrb.w	r1, [r4, #125]	; 0x7d
 800b954:	4630      	mov	r0, r6
 800b956:	f004 f816 	bl	800f986 <RegionApplyDrOffset>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800b95a:	f640 1548 	movw	r5, #2376	; 0x948
 800b95e:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800b962:	f505 736e 	add.w	r3, r5, #952	; 0x3b8
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800b96a:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800b96e:	b241      	sxtb	r1, r0
 800b970:	4630      	mov	r0, r6
 800b972:	f003 ff8f 	bl	800f894 <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800b976:	f505 7373 	add.w	r3, r5, #972	; 0x3cc
 800b97a:	9300      	str	r3, [sp, #0]
 800b97c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800b97e:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800b982:	f994 1070 	ldrsb.w	r1, [r4, #112]	; 0x70
 800b986:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800b98a:	f003 ff83 	bl	800f894 <RegionComputeRxWindowParameters>
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800b98e:	f8d5 03c4 	ldr.w	r0, [r5, #964]	; 0x3c4
 800b992:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b994:	4403      	add	r3, r0
 800b996:	f8c5 33b0 	str.w	r3, [r5, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800b99a:	f8d5 13d8 	ldr.w	r1, [r5, #984]	; 0x3d8
 800b99e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800b9a0:	440b      	add	r3, r1
 800b9a2:	f8c5 33b4 	str.w	r3, [r5, #948]	; 0x3b4
    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 800b9a6:	f895 3104 	ldrb.w	r3, [r5, #260]	; 0x104
 800b9aa:	2b04      	cmp	r3, #4
 800b9ac:	d008      	beq.n	800b9c0 <ScheduleTx+0x228>
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800b9ae:	4622      	mov	r2, r4
 800b9b0:	6e24      	ldr	r4, [r4, #96]	; 0x60
 800b9b2:	4404      	add	r4, r0
 800b9b4:	f8c5 43b0 	str.w	r4, [r5, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800b9b8:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b9ba:	440a      	add	r2, r1
 800b9bc:	f8c5 23b4 	str.w	r2, [r5, #948]	; 0x3b4
    size_t macCmdsSize = 0;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	9306      	str	r3, [sp, #24]
    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800b9c4:	f640 6350 	movw	r3, #3664	; 0xe50
 800b9c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b9cc:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	f040 8088 	bne.w	800bae6 <ScheduleTx+0x34e>
    return SendFrameOnChannel( MacCtx.Channel );
 800b9d6:	f640 1448 	movw	r4, #2376	; 0x948
 800b9da:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b9de:	f894 6411 	ldrb.w	r6, [r4, #1041]	; 0x411
    int8_t txPower = 0;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	f88d 3013 	strb.w	r3, [sp, #19]
    txConfig.Channel = channel;
 800b9e8:	f88d 6018 	strb.w	r6, [sp, #24]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800b9ec:	f640 6550 	movw	r5, #3664	; 0xe50
 800b9f0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800b9f4:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
 800b9f8:	f88d 3019 	strb.w	r3, [sp, #25]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800b9fc:	f895 3038 	ldrb.w	r3, [r5, #56]	; 0x38
 800ba00:	f88d 301a 	strb.w	r3, [sp, #26]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800ba04:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 800ba08:	9307      	str	r3, [sp, #28]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800ba0a:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800ba0e:	9308      	str	r3, [sp, #32]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800ba10:	8823      	ldrh	r3, [r4, #0]
 800ba12:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800ba16:	f204 4314 	addw	r3, r4, #1044	; 0x414
 800ba1a:	f10d 0213 	add.w	r2, sp, #19
 800ba1e:	a906      	add	r1, sp, #24
 800ba20:	f895 0048 	ldrb.w	r0, [r5, #72]	; 0x48
 800ba24:	f003 ff4d 	bl	800f8c2 <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ba28:	2301      	movs	r3, #1
 800ba2a:	f884 3435 	strb.w	r3, [r4, #1077]	; 0x435
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800ba2e:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
 800ba32:	f884 3436 	strb.w	r3, [r4, #1078]	; 0x436
    MacCtx.McpsConfirm.TxPower = txPower;
 800ba36:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800ba3a:	f884 3437 	strb.w	r3, [r4, #1079]	; 0x437
    MacCtx.McpsConfirm.Channel = channel;
 800ba3e:	f8c4 6444 	str.w	r6, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ba42:	f8d4 3414 	ldr.w	r3, [r4, #1044]	; 0x414
 800ba46:	f8c4 343c 	str.w	r3, [r4, #1084]	; 0x43c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ba4a:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800ba4e:	f002 ff28 	bl	800e8a2 <LoRaMacClassBIsBeaconModeActive>
 800ba52:	2800      	cmp	r0, #0
 800ba54:	d163      	bne.n	800bb1e <ScheduleTx+0x386>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ba56:	f640 6350 	movw	r3, #3664	; 0xe50
 800ba5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba5e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d063      	beq.n	800bb2e <ScheduleTx+0x396>
    LoRaMacClassBHaltBeaconing( );
 800ba66:	f002 ff1f 	bl	800e8a8 <LoRaMacClassBHaltBeaconing>
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 800ba6a:	f640 6350 	movw	r3, #3664	; 0xe50
 800ba6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba72:	f993 5039 	ldrsb.w	r5, [r3, #57]	; 0x39
 800ba76:	f640 1348 	movw	r3, #2376	; 0x948
 800ba7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba7e:	f893 4411 	ldrb.w	r4, [r3, #1041]	; 0x411
    uint32_t fCntUp = 0;
 800ba82:	2200      	movs	r2, #0
 800ba84:	9205      	str	r2, [sp, #20]
    switch( MacCtx.TxMsg.Type )
 800ba86:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d052      	beq.n	800bb34 <ScheduleTx+0x39c>
 800ba8e:	2b04      	cmp	r3, #4
 800ba90:	f040 8086 	bne.w	800bba0 <ScheduleTx+0x408>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800ba94:	a805      	add	r0, sp, #20
 800ba96:	f003 fb06 	bl	800f0a6 <LoRaMacCryptoGetFCntUp>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	d17c      	bne.n	800bb98 <ScheduleTx+0x400>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800ba9e:	f640 1348 	movw	r3, #2376	; 0x948
 800baa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800baa6:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 800baaa:	b93b      	cbnz	r3, 800babc <ScheduleTx+0x324>
 800baac:	f640 1348 	movw	r3, #2376	; 0x948
 800bab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bab4:	f893 340e 	ldrb.w	r3, [r3, #1038]	; 0x40e
 800bab8:	2b01      	cmp	r3, #1
 800baba:	d902      	bls.n	800bac2 <ScheduleTx+0x32a>
                fCntUp -= 1;
 800babc:	9b05      	ldr	r3, [sp, #20]
 800babe:	3b01      	subs	r3, #1
 800bac0:	9305      	str	r3, [sp, #20]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800bac2:	f640 2350 	movw	r3, #2640	; 0xa50
 800bac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800baca:	4622      	mov	r2, r4
 800bacc:	b2e9      	uxtb	r1, r5
 800bace:	9805      	ldr	r0, [sp, #20]
 800bad0:	f003 fb64 	bl	800f19c <LoRaMacCryptoSecureMessage>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d161      	bne.n	800bb9c <ScheduleTx+0x404>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800bad8:	f640 1348 	movw	r3, #2376	; 0x948
 800badc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bae0:	f893 110c 	ldrb.w	r1, [r3, #268]	; 0x10c
            break;
 800bae4:	e033      	b.n	800bb4e <ScheduleTx+0x3b6>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800bae6:	a806      	add	r0, sp, #24
 800bae8:	f002 fff7 	bl	800eada <LoRaMacCommandsGetSizeSerializedCmds>
 800baec:	2800      	cmp	r0, #0
 800baee:	d159      	bne.n	800bba4 <ScheduleTx+0x40c>
        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800baf0:	f640 1348 	movw	r3, #2376	; 0x948
 800baf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800baf8:	f893 4237 	ldrb.w	r4, [r3, #567]	; 0x237
 800bafc:	f89d 5018 	ldrb.w	r5, [sp, #24]
 800bb00:	f640 6350 	movw	r3, #3664	; 0xe50
 800bb04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800bb08:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800bb0c:	f7ff fa55 	bl	800afba <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800bb10:	b280      	uxth	r0, r0
 800bb12:	442c      	add	r4, r5
 800bb14:	42a0      	cmp	r0, r4
 800bb16:	f4bf af5e 	bcs.w	800b9d6 <ScheduleTx+0x23e>
        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800bb1a:	2008      	movs	r0, #8
 800bb1c:	e65e      	b.n	800b7dc <ScheduleTx+0x44>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800bb1e:	f8d4 0414 	ldr.w	r0, [r4, #1044]	; 0x414
 800bb22:	f002 fed0 	bl	800e8c6 <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 800bb26:	2800      	cmp	r0, #0
 800bb28:	d095      	beq.n	800ba56 <ScheduleTx+0x2be>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800bb2a:	2010      	movs	r0, #16
    return SendFrameOnChannel( MacCtx.Channel );
 800bb2c:	e656      	b.n	800b7dc <ScheduleTx+0x44>
        LoRaMacClassBStopRxSlots( );
 800bb2e:	f002 fecc 	bl	800e8ca <LoRaMacClassBStopRxSlots>
 800bb32:	e798      	b.n	800ba66 <ScheduleTx+0x2ce>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800bb34:	f640 2050 	movw	r0, #2640	; 0xa50
 800bb38:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bb3c:	f003 fb01 	bl	800f142 <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800bb40:	bb40      	cbnz	r0, 800bb94 <ScheduleTx+0x3fc>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800bb42:	f640 1348 	movw	r3, #2376	; 0x948
 800bb46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb4a:	f893 110c 	ldrb.w	r1, [r3, #268]	; 0x10c
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800bb4e:	f640 1348 	movw	r3, #2376	; 0x948
 800bb52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb56:	8019      	strh	r1, [r3, #0]
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800bb58:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800bb5c:	f042 0202 	orr.w	r2, r2, #2
 800bb60:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800bb64:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800bb68:	b943      	cbnz	r3, 800bb7c <ScheduleTx+0x3e4>
        MacCtx.ChannelsNbTransCounter++;
 800bb6a:	f640 1348 	movw	r3, #2376	; 0x948
 800bb6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb72:	f893 240c 	ldrb.w	r2, [r3, #1036]	; 0x40c
 800bb76:	3201      	adds	r2, #1
 800bb78:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800bb7c:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800bb80:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bb84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb86:	f640 104a 	movw	r0, #2378	; 0x94a
 800bb8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bb8e:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 800bb90:	2000      	movs	r0, #0
 800bb92:	e623      	b.n	800b7dc <ScheduleTx+0x44>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800bb94:	2011      	movs	r0, #17
 800bb96:	e621      	b.n	800b7dc <ScheduleTx+0x44>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800bb98:	2012      	movs	r0, #18
 800bb9a:	e61f      	b.n	800b7dc <ScheduleTx+0x44>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800bb9c:	2011      	movs	r0, #17
    if( status != LORAMAC_STATUS_OK )
 800bb9e:	e61d      	b.n	800b7dc <ScheduleTx+0x44>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800bba0:	2003      	movs	r0, #3
 800bba2:	e61b      	b.n	800b7dc <ScheduleTx+0x44>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800bba4:	2013      	movs	r0, #19
 800bba6:	e619      	b.n	800b7dc <ScheduleTx+0x44>
 800bba8:	2011      	movs	r0, #17
 800bbaa:	e617      	b.n	800b7dc <ScheduleTx+0x44>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800bbac:	200e      	movs	r0, #14
 800bbae:	e615      	b.n	800b7dc <ScheduleTx+0x44>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800bbb0:	200f      	movs	r0, #15
 800bbb2:	e613      	b.n	800b7dc <ScheduleTx+0x44>

0800bbb4 <OnTxDelayedTimerEvent>:
{
 800bbb4:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 800bbb6:	f640 1448 	movw	r4, #2376	; 0x948
 800bbba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800bbbe:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800bbc2:	f008 f8fd 	bl	8013dc0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800bbc6:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800bbca:	f023 0320 	bic.w	r3, r3, #32
 800bbce:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
    switch( ScheduleTx( true ) )
 800bbd2:	2001      	movs	r0, #1
 800bbd4:	f7ff fde0 	bl	800b798 <ScheduleTx>
 800bbd8:	b108      	cbz	r0, 800bbde <OnTxDelayedTimerEvent+0x2a>
 800bbda:	280b      	cmp	r0, #11
 800bbdc:	d100      	bne.n	800bbe0 <OnTxDelayedTimerEvent+0x2c>
}
 800bbde:	bd10      	pop	{r4, pc}
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800bbe0:	f640 6250 	movw	r2, #3664	; 0xe50
 800bbe4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800bbe8:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800bbec:	f884 2436 	strb.w	r2, [r4, #1078]	; 0x436
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800bbf0:	f894 240e 	ldrb.w	r2, [r4, #1038]	; 0x40e
 800bbf4:	f884 2439 	strb.w	r2, [r4, #1081]	; 0x439
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800bbf8:	2009      	movs	r0, #9
 800bbfa:	f884 0435 	strb.w	r0, [r4, #1077]	; 0x435
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800bbfe:	f003 f88b 	bl	800ed18 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800bc02:	f7ff f990 	bl	800af26 <StopRetransmission>
}
 800bc06:	e7ea      	b.n	800bbde <OnTxDelayedTimerEvent+0x2a>

0800bc08 <OpenContinuousRxCWindow>:
{
 800bc08:	b570      	push	{r4, r5, r6, lr}
 800bc0a:	b082      	sub	sp, #8
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800bc0c:	f640 6450 	movw	r4, #3664	; 0xe50
 800bc10:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800bc14:	f640 1548 	movw	r5, #2376	; 0x948
 800bc18:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800bc1c:	f505 7678 	add.w	r6, r5, #992	; 0x3e0
 800bc20:	9600      	str	r6, [sp, #0]
 800bc22:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bc24:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 800bc28:	f994 1078 	ldrsb.w	r1, [r4, #120]	; 0x78
 800bc2c:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800bc30:	f003 fe30 	bl	800f894 <RegionComputeRxWindowParameters>
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bc34:	2302      	movs	r3, #2
 800bc36:	f885 33f3 	strb.w	r3, [r5, #1011]	; 0x3f3
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	f885 33f2 	strb.w	r3, [r5, #1010]	; 0x3f2
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800bc40:	f205 421c 	addw	r2, r5, #1052	; 0x41c
 800bc44:	4631      	mov	r1, r6
 800bc46:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800bc4a:	f003 fe2f 	bl	800f8ac <RegionRxConfig>
 800bc4e:	b170      	cbz	r0, 800bc6e <OpenContinuousRxCWindow+0x66>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800bc50:	f895 341c 	ldrb.w	r3, [r5, #1052]	; 0x41c
 800bc54:	f885 345e 	strb.w	r3, [r5, #1118]	; 0x45e
        Radio.Rx( 0 ); // Continuous mode
 800bc58:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800bc5c:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bc60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc62:	2000      	movs	r0, #0
 800bc64:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800bc66:	f895 33f3 	ldrb.w	r3, [r5, #1011]	; 0x3f3
 800bc6a:	f885 3480 	strb.w	r3, [r5, #1152]	; 0x480
}
 800bc6e:	b002      	add	sp, #8
 800bc70:	bd70      	pop	{r4, r5, r6, pc}

0800bc72 <RxWindowSetup>:
{
 800bc72:	b538      	push	{r3, r4, r5, lr}
 800bc74:	460c      	mov	r4, r1
    TimerStop( rxTimer );
 800bc76:	f008 f8a3 	bl	8013dc0 <UTIL_TIMER_Stop>
    Radio.Standby( );
 800bc7a:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800bc7e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bc82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc84:	4798      	blx	r3
    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800bc86:	f640 6350 	movw	r3, #3664	; 0xe50
 800bc8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bc8e:	f640 5264 	movw	r2, #3428	; 0xd64
 800bc92:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800bc96:	4621      	mov	r1, r4
 800bc98:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800bc9c:	f003 fe06 	bl	800f8ac <RegionRxConfig>
 800bca0:	b1a8      	cbz	r0, 800bcce <RxWindowSetup+0x5c>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800bca2:	f640 1548 	movw	r5, #2376	; 0x948
 800bca6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800bcaa:	f895 341c 	ldrb.w	r3, [r5, #1052]	; 0x41c
 800bcae:	f885 345e 	strb.w	r3, [r5, #1118]	; 0x45e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 800bcb2:	f640 6350 	movw	r3, #3664	; 0xe50
 800bcb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bcba:	f245 22a0 	movw	r2, #21152	; 0x52a0
 800bcbe:	f6c0 0201 	movt	r2, #2049	; 0x801
 800bcc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bcc4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800bcc6:	4790      	blx	r2
        MacCtx.RxSlot = rxConfig->RxSlot;
 800bcc8:	7ce3      	ldrb	r3, [r4, #19]
 800bcca:	f885 3480 	strb.w	r3, [r5, #1152]	; 0x480
}
 800bcce:	bd38      	pop	{r3, r4, r5, pc}

0800bcd0 <OnRxWindow2TimerEvent>:
{
 800bcd0:	b508      	push	{r3, lr}
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800bcd2:	f640 1348 	movw	r3, #2376	; 0x948
 800bcd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bcda:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800bcde:	b903      	cbnz	r3, 800bce2 <OnRxWindow2TimerEvent+0x12>
}
 800bce0:	bd08      	pop	{r3, pc}
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800bce2:	f640 1048 	movw	r0, #2376	; 0x948
 800bce6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bcea:	f890 3411 	ldrb.w	r3, [r0, #1041]	; 0x411
 800bcee:	f880 33cc 	strb.w	r3, [r0, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800bcf2:	f640 6350 	movw	r3, #3664	; 0xe50
 800bcf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bcfa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800bcfc:	f8c0 23d0 	str.w	r2, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800bd00:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800bd04:	f880 23dc 	strb.w	r2, [r0, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800bd08:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800bd0c:	f880 33dd 	strb.w	r3, [r0, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800bd10:	2300      	movs	r3, #0
 800bd12:	f880 33de 	strb.w	r3, [r0, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800bd16:	2301      	movs	r3, #1
 800bd18:	f880 33df 	strb.w	r3, [r0, #991]	; 0x3df
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800bd1c:	f500 7173 	add.w	r1, r0, #972	; 0x3cc
 800bd20:	f500 7066 	add.w	r0, r0, #920	; 0x398
 800bd24:	f7ff ffa5 	bl	800bc72 <RxWindowSetup>
 800bd28:	e7da      	b.n	800bce0 <OnRxWindow2TimerEvent+0x10>

0800bd2a <OnRxWindow1TimerEvent>:
{
 800bd2a:	b508      	push	{r3, lr}
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800bd2c:	f640 1048 	movw	r0, #2376	; 0x948
 800bd30:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bd34:	f890 3411 	ldrb.w	r3, [r0, #1041]	; 0x411
 800bd38:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800bd3c:	f640 6350 	movw	r3, #3664	; 0xe50
 800bd40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bd44:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 800bd48:	f880 23bb 	strb.w	r2, [r0, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800bd4c:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800bd50:	f880 23c8 	strb.w	r2, [r0, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800bd54:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800bd58:	f880 33c9 	strb.w	r3, [r0, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f880 33ca 	strb.w	r3, [r0, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800bd62:	f880 33cb 	strb.w	r3, [r0, #971]	; 0x3cb
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800bd66:	f500 716e 	add.w	r1, r0, #952	; 0x3b8
 800bd6a:	f500 7060 	add.w	r0, r0, #896	; 0x380
 800bd6e:	f7ff ff80 	bl	800bc72 <RxWindowSetup>
}
 800bd72:	bd08      	pop	{r3, pc}

0800bd74 <OnRadioRxTimeout>:
{
 800bd74:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bd76:	f640 1344 	movw	r3, #2372	; 0x944
 800bd7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bd7e:	781a      	ldrb	r2, [r3, #0]
 800bd80:	f042 0201 	orr.w	r2, r2, #1
 800bd84:	701a      	strb	r2, [r3, #0]
    OnMacProcessNotify( );
 800bd86:	f7ff f900 	bl	800af8a <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800bd8a:	f245 1328 	movw	r3, #20776	; 0x5128
 800bd8e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bd92:	2201      	movs	r2, #1
 800bd94:	2100      	movs	r1, #0
 800bd96:	2002      	movs	r0, #2
 800bd98:	f008 fa32 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 800bd9c:	bd08      	pop	{r3, pc}

0800bd9e <OnRadioTxTimeout>:
{
 800bd9e:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800bda0:	f640 1344 	movw	r3, #2372	; 0x944
 800bda4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bda8:	781a      	ldrb	r2, [r3, #0]
 800bdaa:	f042 0204 	orr.w	r2, r2, #4
 800bdae:	701a      	strb	r2, [r3, #0]
    OnMacProcessNotify( );
 800bdb0:	f7ff f8eb 	bl	800af8a <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800bdb4:	f245 1338 	movw	r3, #20792	; 0x5138
 800bdb8:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	2100      	movs	r1, #0
 800bdc0:	2002      	movs	r0, #2
 800bdc2:	f008 fa1d 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 800bdc6:	bd08      	pop	{r3, pc}

0800bdc8 <OnRadioRxDone>:
{
 800bdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdca:	4607      	mov	r7, r0
 800bdcc:	460e      	mov	r6, r1
 800bdce:	4615      	mov	r5, r2
 800bdd0:	461c      	mov	r4, r3
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800bdd2:	f007 ffab 	bl	8013d2c <UTIL_TIMER_GetCurrentTime>
 800bdd6:	f241 5cb8 	movw	ip, #5560	; 0x15b8
 800bdda:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 800bdde:	f8cc 0000 	str.w	r0, [ip]
    RxDoneParams.Payload = payload;
 800bde2:	f8cc 7004 	str.w	r7, [ip, #4]
    RxDoneParams.Size = size;
 800bde6:	f8ac 6008 	strh.w	r6, [ip, #8]
    RxDoneParams.Rssi = rssi;
 800bdea:	f8ac 500a 	strh.w	r5, [ip, #10]
    RxDoneParams.Snr = snr;
 800bdee:	f88c 400c 	strb.w	r4, [ip, #12]
    LoRaMacRadioEvents.Events.RxDone = 1;
 800bdf2:	f640 1344 	movw	r3, #2372	; 0x944
 800bdf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bdfa:	781a      	ldrb	r2, [r3, #0]
 800bdfc:	f042 0208 	orr.w	r2, r2, #8
 800be00:	701a      	strb	r2, [r3, #0]
    OnMacProcessNotify( );
 800be02:	f7ff f8c2 	bl	800af8a <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800be06:	f245 1348 	movw	r3, #20808	; 0x5148
 800be0a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800be0e:	2201      	movs	r2, #1
 800be10:	2100      	movs	r1, #0
 800be12:	2002      	movs	r0, #2
 800be14:	f008 f9f4 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 800be18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800be1a <OnRadioTxDone>:
{
 800be1a:	b510      	push	{r4, lr}
 800be1c:	b082      	sub	sp, #8
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800be1e:	f007 ff85 	bl	8013d2c <UTIL_TIMER_GetCurrentTime>
 800be22:	f241 53c8 	movw	r3, #5576	; 0x15c8
 800be26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be2a:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800be2c:	466c      	mov	r4, sp
 800be2e:	4620      	mov	r0, r4
 800be30:	f007 fbfe 	bl	8013630 <SysTimeGet>
 800be34:	f640 4380 	movw	r3, #3200	; 0xc80
 800be38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800be40:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 800be44:	f640 1344 	movw	r3, #2372	; 0x944
 800be48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be4c:	781a      	ldrb	r2, [r3, #0]
 800be4e:	f042 0210 	orr.w	r2, r2, #16
 800be52:	701a      	strb	r2, [r3, #0]
    OnMacProcessNotify( );
 800be54:	f7ff f899 	bl	800af8a <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800be58:	f245 1358 	movw	r3, #20824	; 0x5158
 800be5c:	f6c0 0301 	movt	r3, #2049	; 0x801
 800be60:	2201      	movs	r2, #1
 800be62:	2100      	movs	r1, #0
 800be64:	2002      	movs	r0, #2
 800be66:	f008 f9cb 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 800be6a:	b002      	add	sp, #8
 800be6c:	bd10      	pop	{r4, pc}

0800be6e <ResetMacParameters>:
{
 800be6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be70:	b08f      	sub	sp, #60	; 0x3c
    if( isRejoin == false )
 800be72:	b930      	cbnz	r0, 800be82 <ResetMacParameters+0x14>
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 800be74:	f640 6350 	movw	r3, #3664	; 0xe50
 800be78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800be7c:	2200      	movs	r2, #0
 800be7e:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    Nvm.MacGroup1.AdrAckCounter = 0;
 800be82:	f640 6450 	movw	r4, #3664	; 0xe50
 800be86:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800be8a:	2600      	movs	r6, #0
 800be8c:	62a6      	str	r6, [r4, #40]	; 0x28
    MacCtx.ChannelsNbTransCounter = 0;
 800be8e:	f640 1548 	movw	r5, #2376	; 0x948
 800be92:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800be96:	f885 640c 	strb.w	r6, [r5, #1036]	; 0x40c
    MacCtx.AckTimeoutRetries = 1;
 800be9a:	2701      	movs	r7, #1
 800be9c:	f885 740d 	strb.w	r7, [r5, #1037]	; 0x40d
    MacCtx.AckTimeoutRetriesCounter = 1;
 800bea0:	f885 740e 	strb.w	r7, [r5, #1038]	; 0x40e
    MacCtx.AckTimeoutRetry = false;
 800bea4:	f885 640f 	strb.w	r6, [r5, #1039]	; 0x40f
    Nvm.MacGroup2.MaxDCycle = 0;
 800bea8:	f884 611b 	strb.w	r6, [r4, #283]	; 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 800beac:	f8a4 711e 	strh.w	r7, [r4, #286]	; 0x11e
    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800beb0:	f894 30dc 	ldrb.w	r3, [r4, #220]	; 0xdc
 800beb4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800beb8:	f894 30dd 	ldrb.w	r3, [r4, #221]	; 0xdd
 800bebc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 800bec0:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 800bec4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800bec8:	f104 036c 	add.w	r3, r4, #108	; 0x6c
 800becc:	f104 02b4 	add.w	r2, r4, #180	; 0xb4
 800bed0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bed4:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800bed8:	f104 0374 	add.w	r3, r4, #116	; 0x74
 800bedc:	f104 02bc 	add.w	r2, r4, #188	; 0xbc
 800bee0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bee4:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 800bee8:	f894 30c4 	ldrb.w	r3, [r4, #196]	; 0xc4
 800beec:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 800bef0:	f894 30c5 	ldrb.w	r3, [r4, #197]	; 0xc5
 800bef4:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 800bef8:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 800befc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800bf00:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 800bf04:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 800bf08:	f8b4 30d0 	ldrh.w	r3, [r4, #208]	; 0xd0
 800bf0c:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 800bf10:	f8b4 30d2 	ldrh.w	r3, [r4, #210]	; 0xd2
 800bf14:	f8a4 308a 	strh.w	r3, [r4, #138]	; 0x8a
    MacCtx.NodeAckRequested = false;
 800bf18:	f885 6410 	strb.w	r6, [r5, #1040]	; 0x410
    Nvm.MacGroup1.SrvAckRequested = false;
 800bf1c:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 800bf20:	f8c4 6130 	str.w	r6, [r4, #304]	; 0x130
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 800bf24:	f884 6134 	strb.w	r6, [r4, #308]	; 0x134
    Nvm.MacGroup2.ForceRejoinType = 0;
 800bf28:	f884 6135 	strb.w	r6, [r4, #309]	; 0x135
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 800bf2c:	f8c4 6138 	str.w	r6, [r4, #312]	; 0x138
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 800bf30:	f8c4 613c 	str.w	r6, [r4, #316]	; 0x13c
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 800bf34:	f884 6141 	strb.w	r6, [r4, #321]	; 0x141
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 800bf38:	f884 6142 	strb.w	r6, [r4, #322]	; 0x142
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 800bf3c:	f884 6143 	strb.w	r6, [r4, #323]	; 0x143
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800bf40:	f88d 700c 	strb.w	r7, [sp, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800bf44:	f504 7308 	add.w	r3, r4, #544	; 0x220
 800bf48:	9301      	str	r3, [sp, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800bf4a:	f504 732d 	add.w	r3, r4, #692	; 0x2b4
 800bf4e:	9302      	str	r3, [sp, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800bf50:	a901      	add	r1, sp, #4
 800bf52:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800bf56:	f003 fc79 	bl	800f84c <RegionInitDefaults>
    MacCtx.Channel = 0;
 800bf5a:	f885 6411 	strb.w	r6, [r5, #1041]	; 0x411
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800bf5e:	f885 63cc 	strb.w	r6, [r5, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800bf62:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800bf64:	f8c5 33d0 	str.w	r3, [r5, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800bf68:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 800bf6c:	f885 33dc 	strb.w	r3, [r5, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800bf70:	f894 308c 	ldrb.w	r3, [r4, #140]	; 0x8c
 800bf74:	f885 33dd 	strb.w	r3, [r5, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800bf78:	f885 63de 	strb.w	r6, [r5, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800bf7c:	f885 73df 	strb.w	r7, [r5, #991]	; 0x3df
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800bf80:	f505 7478 	add.w	r4, r5, #992	; 0x3e0
 800bf84:	f505 7c73 	add.w	ip, r5, #972	; 0x3cc
 800bf88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bf8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bf8e:	f8dc 3000 	ldr.w	r3, [ip]
 800bf92:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800bf94:	f885 73f2 	strb.w	r7, [r5, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bf98:	2302      	movs	r3, #2
 800bf9a:	f885 33f3 	strb.w	r3, [r5, #1011]	; 0x3f3
    classBCallbacks.GetTemperatureLevel = NULL;
 800bf9e:	960c      	str	r6, [sp, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 800bfa0:	960d      	str	r6, [sp, #52]	; 0x34
    if( MacCtx.MacCallbacks != NULL )
 800bfa2:	f8d5 3348 	ldr.w	r3, [r5, #840]	; 0x348
 800bfa6:	b11b      	cbz	r3, 800bfb0 <ResetMacParameters+0x142>
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 800bfa8:	685a      	ldr	r2, [r3, #4]
 800bfaa:	920c      	str	r2, [sp, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 800bfac:	695b      	ldr	r3, [r3, #20]
 800bfae:	930d      	str	r3, [sp, #52]	; 0x34
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800bfb0:	f640 1348 	movw	r3, #2376	; 0x948
 800bfb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bfb8:	f203 425c 	addw	r2, r3, #1116	; 0x45c
 800bfbc:	9204      	str	r2, [sp, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800bfbe:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 800bfc2:	9205      	str	r2, [sp, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800bfc4:	f503 6289 	add.w	r2, r3, #1096	; 0x448
 800bfc8:	9206      	str	r2, [sp, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800bfca:	f203 4381 	addw	r3, r3, #1153	; 0x481
 800bfce:	9307      	str	r3, [sp, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 800bfd0:	f640 6250 	movw	r2, #3664	; 0xe50
 800bfd4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800bfd8:	f102 03e4 	add.w	r3, r2, #228	; 0xe4
 800bfdc:	9308      	str	r3, [sp, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 800bfde:	f102 0348 	add.w	r3, r2, #72	; 0x48
 800bfe2:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 800bfe4:	f102 034c 	add.w	r3, r2, #76	; 0x4c
 800bfe8:	930a      	str	r3, [sp, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 800bfea:	f102 03e8 	add.w	r3, r2, #232	; 0xe8
 800bfee:	930b      	str	r3, [sp, #44]	; 0x2c
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 800bff0:	f502 62ea 	add.w	r2, r2, #1872	; 0x750
 800bff4:	a90c      	add	r1, sp, #48	; 0x30
 800bff6:	a804      	add	r0, sp, #16
 800bff8:	f002 fc42 	bl	800e880 <LoRaMacClassBInit>
}
 800bffc:	b00f      	add	sp, #60	; 0x3c
 800bffe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c000 <SwitchClass>:
{
 800c000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c002:	4605      	mov	r5, r0
    switch( Nvm.MacGroup2.DeviceClass )
 800c004:	f640 6350 	movw	r3, #3664	; 0xe50
 800c008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c00c:	f893 4118 	ldrb.w	r4, [r3, #280]	; 0x118
 800c010:	2c01      	cmp	r4, #1
 800c012:	d06f      	beq.n	800c0f4 <SwitchClass+0xf4>
 800c014:	2c02      	cmp	r4, #2
 800c016:	d079      	beq.n	800c10c <SwitchClass+0x10c>
 800c018:	b114      	cbz	r4, 800c020 <SwitchClass+0x20>
 800c01a:	2403      	movs	r4, #3
}
 800c01c:	4620      	mov	r0, r4
 800c01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if( deviceClass == CLASS_A )
 800c020:	b960      	cbnz	r0, 800c03c <SwitchClass+0x3c>
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800c022:	f640 6350 	movw	r3, #3664	; 0xe50
 800c026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c02a:	f103 0274 	add.w	r2, r3, #116	; 0x74
 800c02e:	336c      	adds	r3, #108	; 0x6c
 800c030:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c034:	e882 0003 	stmia.w	r2, {r0, r1}
                status = LORAMAC_STATUS_OK;
 800c038:	462c      	mov	r4, r5
 800c03a:	e7ef      	b.n	800c01c <SwitchClass+0x1c>
            if( deviceClass == CLASS_B )
 800c03c:	2801      	cmp	r0, #1
 800c03e:	d02f      	beq.n	800c0a0 <SwitchClass+0xa0>
            if( deviceClass == CLASS_C )
 800c040:	2802      	cmp	r0, #2
 800c042:	d17a      	bne.n	800c13a <SwitchClass+0x13a>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800c044:	f640 6650 	movw	r6, #3664	; 0xe50
 800c048:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800c04c:	2702      	movs	r7, #2
 800c04e:	f886 7118 	strb.w	r7, [r6, #280]	; 0x118
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800c052:	f640 1e48 	movw	lr, #2376	; 0x948
 800c056:	f2c2 0e00 	movt	lr, #8192	; 0x2000
 800c05a:	f50e 7578 	add.w	r5, lr, #992	; 0x3e0
 800c05e:	f50e 7c73 	add.w	ip, lr, #972	; 0x3cc
 800c062:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c066:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c068:	f8dc 3000 	ldr.w	r3, [ip]
 800c06c:	602b      	str	r3, [r5, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800c06e:	f88e 73f3 	strb.w	r7, [lr, #1011]	; 0x3f3
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800c072:	f896 30e9 	ldrb.w	r3, [r6, #233]	; 0xe9
 800c076:	b11b      	cbz	r3, 800c080 <SwitchClass+0x80>
 800c078:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
 800c07c:	42bb      	cmp	r3, r7
 800c07e:	d01d      	beq.n	800c0bc <SwitchClass+0xbc>
                MacCtx.NodeAckRequested = false;
 800c080:	f640 1348 	movw	r3, #2376	; 0x948
 800c084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c088:	2200      	movs	r2, #0
 800c08a:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
                Radio.Sleep( );
 800c08e:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800c092:	f6c0 0301 	movt	r3, #2049	; 0x801
 800c096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c098:	4798      	blx	r3
                OpenContinuousRxCWindow( );
 800c09a:	f7ff fdb5 	bl	800bc08 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 800c09e:	e7bd      	b.n	800c01c <SwitchClass+0x1c>
                status = LoRaMacClassBSwitchClass( deviceClass );
 800c0a0:	2001      	movs	r0, #1
 800c0a2:	f002 fc03 	bl	800e8ac <LoRaMacClassBSwitchClass>
                if( status == LORAMAC_STATUS_OK )
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	d1b7      	bne.n	800c01c <SwitchClass+0x1c>
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800c0ac:	f640 6350 	movw	r3, #3664	; 0xe50
 800c0b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 800c0ba:	e7af      	b.n	800c01c <SwitchClass+0x1c>
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 800c0bc:	f8d6 1104 	ldr.w	r1, [r6, #260]	; 0x104
 800c0c0:	6771      	str	r1, [r6, #116]	; 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 800c0c2:	f896 3108 	ldrb.w	r3, [r6, #264]	; 0x108
 800c0c6:	f886 3078 	strb.w	r3, [r6, #120]	; 0x78
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800c0ca:	f89e 0411 	ldrb.w	r0, [lr, #1041]	; 0x411
 800c0ce:	f88e 03e0 	strb.w	r0, [lr, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800c0d2:	f8ce 13e4 	str.w	r1, [lr, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800c0d6:	f896 107d 	ldrb.w	r1, [r6, #125]	; 0x7d
 800c0da:	f88e 13f0 	strb.w	r1, [lr, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800c0de:	f896 208c 	ldrb.w	r2, [r6, #140]	; 0x8c
 800c0e2:	f88e 23f1 	strb.w	r2, [lr, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c0e6:	2203      	movs	r2, #3
 800c0e8:	f88e 23f3 	strb.w	r2, [lr, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	f88e 23f2 	strb.w	r2, [lr, #1010]	; 0x3f2
                        break;
 800c0f2:	e7c5      	b.n	800c080 <SwitchClass+0x80>
            status = LoRaMacClassBSwitchClass( deviceClass );
 800c0f4:	f002 fbda 	bl	800e8ac <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	d18e      	bne.n	800c01c <SwitchClass+0x1c>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800c0fe:	f640 6350 	movw	r3, #3664	; 0xe50
 800c102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c106:	f883 5118 	strb.w	r5, [r3, #280]	; 0x118
 800c10a:	e787      	b.n	800c01c <SwitchClass+0x1c>
            if( deviceClass == CLASS_A )
 800c10c:	b9b8      	cbnz	r0, 800c13e <SwitchClass+0x13e>
                MacCtx.RxSlot = RX_SLOT_NONE;
 800c10e:	f640 1348 	movw	r3, #2376	; 0x948
 800c112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c116:	2206      	movs	r2, #6
 800c118:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800c11c:	f640 6350 	movw	r3, #3664	; 0xe50
 800c120:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c124:	2200      	movs	r2, #0
 800c126:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
                Radio.Sleep( );
 800c12a:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800c12e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800c132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c134:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 800c136:	462c      	mov	r4, r5
 800c138:	e770      	b.n	800c01c <SwitchClass+0x1c>
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800c13a:	2403      	movs	r4, #3
 800c13c:	e76e      	b.n	800c01c <SwitchClass+0x1c>
 800c13e:	2403      	movs	r4, #3
 800c140:	e76c      	b.n	800c01c <SwitchClass+0x1c>

0800c142 <LoRaMacIsBusy>:
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800c142:	f640 1348 	movw	r3, #2376	; 0x948
 800c146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c14a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c14e:	2b01      	cmp	r3, #1
 800c150:	d00a      	beq.n	800c168 <LoRaMacIsBusy+0x26>
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800c152:	b95b      	cbnz	r3, 800c16c <LoRaMacIsBusy+0x2a>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800c154:	f640 1348 	movw	r3, #2376	; 0x948
 800c158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800c15c:	f893 0482 	ldrb.w	r0, [r3, #1154]	; 0x482
 800c160:	3801      	subs	r0, #1
 800c162:	bf18      	it	ne
 800c164:	2001      	movne	r0, #1
 800c166:	4770      	bx	lr
        return false;
 800c168:	2000      	movs	r0, #0
 800c16a:	4770      	bx	lr
    return true;
 800c16c:	2001      	movs	r0, #1
}
 800c16e:	4770      	bx	lr

0800c170 <LoRaMacIsStopped>:
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800c170:	f640 1348 	movw	r3, #2376	; 0x948
 800c174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c178:	f8d3 0340 	ldr.w	r0, [r3, #832]	; 0x340
}
 800c17c:	2801      	cmp	r0, #1
 800c17e:	bf14      	ite	ne
 800c180:	2000      	movne	r0, #0
 800c182:	2001      	moveq	r0, #1
 800c184:	4770      	bx	lr

0800c186 <LoRaMacProcess>:
{
 800c186:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c18a:	b0a5      	sub	sp, #148	; 0x94
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c18c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c190:	b672      	cpsid	i
    events = LoRaMacRadioEvents;
 800c192:	f640 1344 	movw	r3, #2372	; 0x944
 800c196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c19a:	681a      	ldr	r2, [r3, #0]
    LoRaMacRadioEvents.Value = 0;
 800c19c:	2000      	movs	r0, #0
 800c19e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1a0:	f381 8810 	msr	PRIMASK, r1
    if( events.Value != 0 )
 800c1a4:	b19a      	cbz	r2, 800c1ce <LoRaMacProcess+0x48>
        if( events.Events.TxDone == 1 )
 800c1a6:	b2d4      	uxtb	r4, r2
 800c1a8:	f012 0f10 	tst.w	r2, #16
 800c1ac:	d167      	bne.n	800c27e <LoRaMacProcess+0xf8>
        if( events.Events.RxDone == 1 )
 800c1ae:	f014 0f08 	tst.w	r4, #8
 800c1b2:	f040 8104 	bne.w	800c3be <LoRaMacProcess+0x238>
        if( events.Events.TxTimeout == 1 )
 800c1b6:	f014 0f04 	tst.w	r4, #4
 800c1ba:	f040 84af 	bne.w	800cb1c <LoRaMacProcess+0x996>
        if( events.Events.RxError == 1 )
 800c1be:	f014 0f02 	tst.w	r4, #2
 800c1c2:	f040 84d6 	bne.w	800cb72 <LoRaMacProcess+0x9ec>
        if( events.Events.RxTimeout == 1 )
 800c1c6:	f014 0f01 	tst.w	r4, #1
 800c1ca:	f040 84d8 	bne.w	800cb7e <LoRaMacProcess+0x9f8>
    LoRaMacClassBProcess( );
 800c1ce:	f002 fb7d 	bl	800e8cc <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800c1d2:	f640 1348 	movw	r3, #2376	; 0x948
 800c1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1da:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c1de:	f013 0f10 	tst.w	r3, #16
 800c1e2:	f040 84d2 	bne.w	800cb8a <LoRaMacProcess+0xa04>
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800c1e6:	f640 1348 	movw	r3, #2376	; 0x948
 800c1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c1ee:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c1f2:	f013 0f08 	tst.w	r3, #8
 800c1f6:	d011      	beq.n	800c21c <LoRaMacProcess+0x96>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800c1f8:	f640 1048 	movw	r0, #2376	; 0x948
 800c1fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c200:	f890 3481 	ldrb.w	r3, [r0, #1153]	; 0x481
 800c204:	f36f 03c3 	bfc	r3, #3, #1
 800c208:	f880 3481 	strb.w	r3, [r0, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800c20c:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800c210:	68db      	ldr	r3, [r3, #12]
 800c212:	f200 417c 	addw	r1, r0, #1148	; 0x47c
 800c216:	f200 405c 	addw	r0, r0, #1116	; 0x45c
 800c21a:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800c21c:	f640 1348 	movw	r3, #2376	; 0x948
 800c220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c224:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c228:	f013 0f02 	tst.w	r3, #2
 800c22c:	d011      	beq.n	800c252 <LoRaMacProcess+0xcc>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800c22e:	f640 1048 	movw	r0, #2376	; 0x948
 800c232:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c236:	f890 3481 	ldrb.w	r3, [r0, #1153]	; 0x481
 800c23a:	f36f 0341 	bfc	r3, #1, #1
 800c23e:	f880 3481 	strb.w	r3, [r0, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800c242:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800c246:	685b      	ldr	r3, [r3, #4]
 800c248:	f200 417c 	addw	r1, r0, #1148	; 0x47c
 800c24c:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 800c250:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800c252:	f640 1348 	movw	r3, #2376	; 0x948
 800c256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c25a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c25e:	2b02      	cmp	r3, #2
 800c260:	f000 85a8 	beq.w	800cdb4 <LoRaMacProcess+0xc2e>
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800c264:	f640 1348 	movw	r3, #2376	; 0x948
 800c268:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c26c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c270:	f013 0f20 	tst.w	r3, #32
 800c274:	f040 85a2 	bne.w	800cdbc <LoRaMacProcess+0xc36>
}
 800c278:	b025      	add	sp, #148	; 0x94
 800c27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c27e:	f640 6350 	movw	r3, #3664	; 0xe50
 800c282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c286:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c28a:	2b02      	cmp	r3, #2
 800c28c:	d005      	beq.n	800c29a <LoRaMacProcess+0x114>
        Radio.Sleep( );
 800c28e:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800c292:	f6c0 0301 	movt	r3, #2049	; 0x801
 800c296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c298:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c29a:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c29e:	b672      	cpsid	i
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800c2a0:	f007 fd44 	bl	8013d2c <UTIL_TIMER_GetCurrentTime>
 800c2a4:	f241 53c8 	movw	r3, #5576	; 0x15c8
 800c2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2ac:	681e      	ldr	r6, [r3, #0]
 800c2ae:	1a36      	subs	r6, r6, r0
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800c2b0:	f640 1548 	movw	r5, #2376	; 0x948
 800c2b4:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800c2b8:	f8d5 13b0 	ldr.w	r1, [r5, #944]	; 0x3b0
 800c2bc:	f505 7760 	add.w	r7, r5, #896	; 0x380
 800c2c0:	4431      	add	r1, r6
 800c2c2:	4638      	mov	r0, r7
 800c2c4:	f007 fe37 	bl	8013f36 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800c2c8:	4638      	mov	r0, r7
 800c2ca:	f007 fde4 	bl	8013e96 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800c2ce:	f8d5 13b4 	ldr.w	r1, [r5, #948]	; 0x3b4
 800c2d2:	f505 7566 	add.w	r5, r5, #920	; 0x398
 800c2d6:	4431      	add	r1, r6
 800c2d8:	4628      	mov	r0, r5
 800c2da:	f007 fe2c 	bl	8013f36 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800c2de:	4628      	mov	r0, r5
 800c2e0:	f007 fdd9 	bl	8013e96 <UTIL_TIMER_Start>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2e4:	f388 8810 	msr	PRIMASK, r8
    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800c2e8:	f640 6350 	movw	r3, #3664	; 0xe50
 800c2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c2f0:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c2f4:	2b02      	cmp	r3, #2
 800c2f6:	d006      	beq.n	800c306 <LoRaMacProcess+0x180>
 800c2f8:	f640 1348 	movw	r3, #2376	; 0x948
 800c2fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c300:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800c304:	b1db      	cbz	r3, 800c33e <LoRaMacProcess+0x1b8>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800c306:	2316      	movs	r3, #22
 800c308:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c30c:	f640 6350 	movw	r3, #3664	; 0xe50
 800c310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c314:	a90c      	add	r1, sp, #48	; 0x30
 800c316:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c31a:	f003 fa80 	bl	800f81e <RegionGetPhyParam>
 800c31e:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800c320:	f640 1348 	movw	r3, #2376	; 0x948
 800c324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c328:	f8d3 13b4 	ldr.w	r1, [r3, #948]	; 0x3b4
 800c32c:	f503 757d 	add.w	r5, r3, #1012	; 0x3f4
 800c330:	4401      	add	r1, r0
 800c332:	4628      	mov	r0, r5
 800c334:	f007 fdff 	bl	8013f36 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800c338:	4628      	mov	r0, r5
 800c33a:	f007 fdac 	bl	8013e96 <UTIL_TIMER_Start>
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800c33e:	f241 53c8 	movw	r3, #5576	; 0x15c8
 800c342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f640 6550 	movw	r5, #3664	; 0xe50
 800c34c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800c350:	62eb      	str	r3, [r5, #44]	; 0x2c
    txDone.Channel = MacCtx.Channel;
 800c352:	f640 1648 	movw	r6, #2376	; 0x948
 800c356:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800c35a:	f896 2411 	ldrb.w	r2, [r6, #1041]	; 0x411
 800c35e:	f88d 2058 	strb.w	r2, [sp, #88]	; 0x58
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800c362:	9317      	str	r3, [sp, #92]	; 0x5c
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800c364:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800c368:	4640      	mov	r0, r8
 800c36a:	f007 f988 	bl	801367e <SysTimeGetMcuTime>
 800c36e:	af04      	add	r7, sp, #16
 800c370:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
 800c374:	9300      	str	r3, [sp, #0]
 800c376:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 800c37a:	e898 0006 	ldmia.w	r8, {r1, r2}
 800c37e:	4638      	mov	r0, r7
 800c380:	f007 f90f 	bl	80135a2 <SysTimeSub>
 800c384:	ab19      	add	r3, sp, #100	; 0x64
 800c386:	e897 0003 	ldmia.w	r7, {r0, r1}
 800c38a:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800c38e:	f8d6 3414 	ldr.w	r3, [r6, #1044]	; 0x414
 800c392:	9318      	str	r3, [sp, #96]	; 0x60
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800c394:	f895 312c 	ldrb.w	r3, [r5, #300]	; 0x12c
 800c398:	3b00      	subs	r3, #0
 800c39a:	bf18      	it	ne
 800c39c:	2301      	movne	r3, #1
 800c39e:	f88d 3059 	strb.w	r3, [sp, #89]	; 0x59
    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800c3a2:	a916      	add	r1, sp, #88	; 0x58
 800c3a4:	f895 0048 	ldrb.w	r0, [r5, #72]	; 0x48
 800c3a8:	f003 fa48 	bl	800f83c <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
 800c3ac:	f896 3410 	ldrb.w	r3, [r6, #1040]	; 0x410
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f47f aefc 	bne.w	800c1ae <LoRaMacProcess+0x28>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	f886 2435 	strb.w	r2, [r6, #1077]	; 0x435
}
 800c3bc:	e6f7      	b.n	800c1ae <LoRaMacProcess+0x28>
    uint8_t *payload = RxDoneParams.Payload;
 800c3be:	f241 53b8 	movw	r3, #5560	; 0x15b8
 800c3c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c3c6:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 800c3ca:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 800c3ce:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 800c3d2:	f993 500c 	ldrsb.w	r5, [r3, #12]
    uint32_t downLinkCounter = 0;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	9307      	str	r3, [sp, #28]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800c3da:	f640 6250 	movw	r2, #3664	; 0xe50
 800c3de:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800c3e2:	f8d2 70e4 	ldr.w	r7, [r2, #228]	; 0xe4
    MacCtx.McpsConfirm.AckReceived = false;
 800c3e6:	f640 1648 	movw	r6, #2376	; 0x948
 800c3ea:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800c3ee:	f886 3438 	strb.w	r3, [r6, #1080]	; 0x438
    MacCtx.RxStatus.Rssi = rssi;
 800c3f2:	f8a6 a47c 	strh.w	sl, [r6, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 800c3f6:	f886 547e 	strb.w	r5, [r6, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800c3fa:	f896 2480 	ldrb.w	r2, [r6, #1152]	; 0x480
 800c3fe:	f886 247f 	strb.w	r2, [r6, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 800c402:	f886 341b 	strb.w	r3, [r6, #1051]	; 0x41b
    MacCtx.McpsIndication.Multicast = 0;
 800c406:	f886 341a 	strb.w	r3, [r6, #1050]	; 0x41a
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800c40a:	f886 341d 	strb.w	r3, [r6, #1053]	; 0x41d
    MacCtx.McpsIndication.Buffer = NULL;
 800c40e:	f8c6 3420 	str.w	r3, [r6, #1056]	; 0x420
    MacCtx.McpsIndication.BufferSize = 0;
 800c412:	f886 3424 	strb.w	r3, [r6, #1060]	; 0x424
    MacCtx.McpsIndication.RxData = false;
 800c416:	f886 3425 	strb.w	r3, [r6, #1061]	; 0x425
    MacCtx.McpsIndication.AckReceived = false;
 800c41a:	f886 3426 	strb.w	r3, [r6, #1062]	; 0x426
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800c41e:	f8c6 3428 	str.w	r3, [r6, #1064]	; 0x428
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c422:	f886 3418 	strb.w	r3, [r6, #1048]	; 0x418
    MacCtx.McpsIndication.DevAddress = 0;
 800c426:	f8c6 342c 	str.w	r3, [r6, #1068]	; 0x42c
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800c42a:	f886 3430 	strb.w	r3, [r6, #1072]	; 0x430
    Radio.Sleep( );
 800c42e:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800c432:	f6c0 0301 	movt	r3, #2049	; 0x801
 800c436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c438:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800c43a:	f506 7066 	add.w	r0, r6, #920	; 0x398
 800c43e:	f007 fcbf 	bl	8013dc0 <UTIL_TIMER_Stop>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800c442:	4641      	mov	r1, r8
 800c444:	4648      	mov	r0, r9
 800c446:	f002 fa24 	bl	800e892 <LoRaMacClassBRxBeacon>
 800c44a:	b9d0      	cbnz	r0, 800c482 <LoRaMacProcess+0x2fc>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c44c:	f640 6350 	movw	r3, #3664	; 0xe50
 800c450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c454:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d017      	beq.n	800c48c <LoRaMacProcess+0x306>
    if( size == 0 )
 800c45c:	f1b8 0f00 	cmp.w	r8, #0
 800c460:	d037      	beq.n	800c4d2 <LoRaMacProcess+0x34c>
    macHdr.Value = payload[pktHeaderLen++];
 800c462:	f899 6000 	ldrb.w	r6, [r9]
    switch( macHdr.Bits.MType )
 800c466:	0973      	lsrs	r3, r6, #5
 800c468:	3b01      	subs	r3, #1
 800c46a:	2b06      	cmp	r3, #6
 800c46c:	f200 8332 	bhi.w	800cad4 <LoRaMacProcess+0x94e>
 800c470:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c474:	03300039 	.word	0x03300039
 800c478:	033000dc 	.word	0x033000dc
 800c47c:	033000d5 	.word	0x033000d5
 800c480:	02fe      	.short	0x02fe
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800c482:	f8a6 a472 	strh.w	sl, [r6, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800c486:	f886 5474 	strb.w	r5, [r6, #1140]	; 0x474
        return;
 800c48a:	e694      	b.n	800c1b6 <LoRaMacProcess+0x30>
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c48c:	f002 fa05 	bl	800e89a <LoRaMacClassBIsPingExpected>
 800c490:	b168      	cbz	r0, 800c4ae <LoRaMacProcess+0x328>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c492:	2000      	movs	r0, #0
 800c494:	f002 f9f6 	bl	800e884 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c498:	2000      	movs	r0, #0
 800c49a:	f002 f9f8 	bl	800e88e <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c49e:	f640 1348 	movw	r3, #2376	; 0x948
 800c4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4a6:	2204      	movs	r2, #4
 800c4a8:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800c4ac:	e7d6      	b.n	800c45c <LoRaMacProcess+0x2d6>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c4ae:	f002 f9f6 	bl	800e89e <LoRaMacClassBIsMulticastExpected>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	d0d2      	beq.n	800c45c <LoRaMacProcess+0x2d6>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c4b6:	2000      	movs	r0, #0
 800c4b8:	f002 f9e5 	bl	800e886 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c4bc:	2000      	movs	r0, #0
 800c4be:	f002 f9e7 	bl	800e890 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c4c2:	f640 1348 	movw	r3, #2376	; 0x948
 800c4c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4ca:	2205      	movs	r2, #5
 800c4cc:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800c4d0:	e7c4      	b.n	800c45c <LoRaMacProcess+0x2d6>
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c4d2:	f640 1348 	movw	r3, #2376	; 0x948
 800c4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
        PrepareRxDoneAbort( );
 800c4e0:	f7fe fdaa 	bl	800b038 <PrepareRxDoneAbort>
        return;
 800c4e4:	e667      	b.n	800c1b6 <LoRaMacProcess+0x30>
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800c4e6:	f1b8 0f10 	cmp.w	r8, #16
 800c4ea:	d936      	bls.n	800c55a <LoRaMacProcess+0x3d4>
            macMsgJoinAccept.Buffer = payload;
 800c4ec:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
            macMsgJoinAccept.BufSize = size;
 800c4f0:	fa5f f888 	uxtb.w	r8, r8
 800c4f4:	f88d 8034 	strb.w	r8, [sp, #52]	; 0x34
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800c4f8:	f640 6350 	movw	r3, #3664	; 0xe50
 800c4fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c500:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800c504:	bb9b      	cbnz	r3, 800c56e <LoRaMacProcess+0x3e8>
            SecureElementGetJoinEui( joinEui );
 800c506:	a816      	add	r0, sp, #88	; 0x58
 800c508:	f7fd fca2 	bl	8009e50 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800c50c:	aa0c      	add	r2, sp, #48	; 0x30
 800c50e:	a916      	add	r1, sp, #88	; 0x58
 800c510:	20ff      	movs	r0, #255	; 0xff
 800c512:	f002 ffac 	bl	800f46e <LoRaMacCryptoHandleJoinAccept>
 800c516:	4605      	mov	r5, r0
            verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c518:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 800c51c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c520:	f88d 3020 	strb.w	r3, [sp, #32]
            verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800c524:	f640 6350 	movw	r3, #3664	; 0xe50
 800c528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c52c:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800c530:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
            rxDrValid = RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR );
 800c534:	2207      	movs	r2, #7
 800c536:	a908      	add	r1, sp, #32
 800c538:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c53c:	f003 f98e 	bl	800f85c <RegionVerify>
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
 800c540:	b905      	cbnz	r5, 800c544 <LoRaMacProcess+0x3be>
 800c542:	b9f0      	cbnz	r0, 800c582 <LoRaMacProcess+0x3fc>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c544:	2001      	movs	r0, #1
 800c546:	f002 fc0d 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	f000 82b0 	beq.w	800cab0 <LoRaMacProcess+0x92a>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c550:	2101      	movs	r1, #1
 800c552:	2007      	movs	r0, #7
 800c554:	f002 fbb1 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
 800c558:	e2aa      	b.n	800cab0 <LoRaMacProcess+0x92a>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c55a:	f640 1348 	movw	r3, #2376	; 0x948
 800c55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c562:	2201      	movs	r2, #1
 800c564:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c568:	f7fe fd66 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c56c:	e623      	b.n	800c1b6 <LoRaMacProcess+0x30>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c56e:	f640 1348 	movw	r3, #2376	; 0x948
 800c572:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c576:	2201      	movs	r2, #1
 800c578:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c57c:	f7fe fd5c 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c580:	e619      	b.n	800c1b6 <LoRaMacProcess+0x30>
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c582:	f640 6550 	movw	r5, #3664	; 0xe50
 800c586:	f2c2 0500 	movt	r5, #8192	; 0x2000
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800c58a:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c58e:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
 800c592:	041b      	lsls	r3, r3, #16
 800c594:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800c598:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c59c:	4313      	orrs	r3, r2
 800c59e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800c5a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c5a4:	f8c5 10e4 	str.w	r1, [r5, #228]	; 0xe4
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800c5a8:	2002      	movs	r0, #2
 800c5aa:	f7fd fc60 	bl	8009e6e <SecureElementSetDevAddr>
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800c5ae:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 800c5b2:	f3c3 1202 	ubfx	r2, r3, #4, #3
 800c5b6:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c5ba:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c5be:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c5c2:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800c5c6:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	bf38      	it	cc
 800c5ce:	2301      	movcc	r3, #1
 800c5d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c5d4:	fb02 f303 	mul.w	r3, r2, r3
 800c5d8:	65ab      	str	r3, [r5, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800c5da:	4413      	add	r3, r2
 800c5dc:	65eb      	str	r3, [r5, #92]	; 0x5c
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800c5de:	2601      	movs	r6, #1
 800c5e0:	f885 6068 	strb.w	r6, [r5, #104]	; 0x68
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	f885 312a 	strb.w	r3, [r5, #298]	; 0x12a
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c5ea:	f10d 0342 	add.w	r3, sp, #66	; 0x42
 800c5ee:	930a      	str	r3, [sp, #40]	; 0x28
                applyCFList.Size = size - 17;
 800c5f0:	f1a8 0811 	sub.w	r8, r8, #17
 800c5f4:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800c5f8:	a90a      	add	r1, sp, #40	; 0x28
 800c5fa:	f895 0048 	ldrb.w	r0, [r5, #72]	; 0x48
 800c5fe:	f003 f938 	bl	800f872 <RegionApplyCFList>
                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c602:	2302      	movs	r3, #2
 800c604:	f885 312c 	strb.w	r3, [r5, #300]	; 0x12c
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800c608:	4630      	mov	r0, r6
 800c60a:	f002 fbab 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800c60e:	2800      	cmp	r0, #0
 800c610:	f000 824e 	beq.w	800cab0 <LoRaMacProcess+0x92a>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800c614:	4631      	mov	r1, r6
 800c616:	2000      	movs	r0, #0
 800c618:	f002 fb4f 	bl	800ecba <LoRaMacConfirmQueueSetStatus>
 800c61c:	e248      	b.n	800cab0 <LoRaMacProcess+0x92a>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c61e:	f640 1348 	movw	r3, #2376	; 0x948
 800c622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c626:	2201      	movs	r2, #1
 800c628:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800c62c:	f640 6350 	movw	r3, #3664	; 0xe50
 800c630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c634:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800c638:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c63c:	f640 1248 	movw	r2, #2376	; 0x948
 800c640:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800c644:	f892 241c 	ldrb.w	r2, [r2, #1052]	; 0x41c
 800c648:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800c64c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800c650:	320d      	adds	r2, #13
 800c652:	f88d 2020 	strb.w	r2, [sp, #32]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c656:	a908      	add	r1, sp, #32
 800c658:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800c65c:	f003 f8df 	bl	800f81e <RegionGetPhyParam>
 800c660:	9006      	str	r0, [sp, #24]
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c662:	f1a8 030d 	sub.w	r3, r8, #13
 800c666:	b21b      	sxth	r3, r3
 800c668:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c66c:	b200      	sxth	r0, r0
 800c66e:	4283      	cmp	r3, r0
 800c670:	dc02      	bgt.n	800c678 <LoRaMacProcess+0x4f2>
 800c672:	f1b8 0f0b 	cmp.w	r8, #11
 800c676:	d809      	bhi.n	800c68c <LoRaMacProcess+0x506>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c678:	f640 1348 	movw	r3, #2376	; 0x948
 800c67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c680:	2201      	movs	r2, #1
 800c682:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c686:	f7fe fcd7 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c68a:	e594      	b.n	800c1b6 <LoRaMacProcess+0x30>
            macMsgData.Buffer = payload;
 800c68c:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
            macMsgData.BufSize = size;
 800c690:	f88d 805c 	strb.w	r8, [sp, #92]	; 0x5c
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c694:	f640 3380 	movw	r3, #2944	; 0xb80
 800c698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c69c:	931f      	str	r3, [sp, #124]	; 0x7c
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c69e:	23ff      	movs	r3, #255	; 0xff
 800c6a0:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c6a4:	a816      	add	r0, sp, #88	; 0x58
 800c6a6:	f002 ffb3 	bl	800f610 <LoRaMacParserData>
 800c6aa:	9003      	str	r0, [sp, #12]
 800c6ac:	bb00      	cbnz	r0, 800c6f0 <LoRaMacProcess+0x56a>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c6ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c6b0:	f640 1348 	movw	r3, #2376	; 0x948
 800c6b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6b8:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800c6bc:	f89d 1064 	ldrb.w	r1, [sp, #100]	; 0x64
 800c6c0:	f011 0f0f 	tst.w	r1, #15
 800c6c4:	f000 852b 	beq.w	800d11e <LoRaMacProcess+0xf98>
 800c6c8:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	f040 8477 	bne.w	800cfc0 <LoRaMacProcess+0xe3a>
    else if( macMsg->FRMPayloadSize == 0 )
 800c6d2:	f89d 3080 	ldrb.w	r3, [sp, #128]	; 0x80
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	f000 8475 	beq.w	800cfc6 <LoRaMacProcess+0xe40>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c6dc:	f640 1348 	movw	r3, #2376	; 0x948
 800c6e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c6ea:	f7fe fca5 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c6ee:	e562      	b.n	800c1b6 <LoRaMacProcess+0x30>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c6f0:	f640 1348 	movw	r3, #2376	; 0x948
 800c6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c6fe:	f7fe fc9b 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c702:	e558      	b.n	800c1b6 <LoRaMacProcess+0x30>
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800c704:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
        *fType = FRAME_TYPE_C;
 800c708:	2b00      	cmp	r3, #0
 800c70a:	bf14      	ite	ne
 800c70c:	f04f 0a03 	movne.w	sl, #3
 800c710:	f04f 0a02 	moveq.w	sl, #2
 800c714:	f000 bd0a 	b.w	800d12c <LoRaMacProcess+0xfa6>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c718:	f640 6350 	movw	r3, #3664	; 0xe50
 800c71c:	f2c2 0300 	movt	r3, #8192	; 0x2000
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c720:	f893 30e9 	ldrb.w	r3, [r3, #233]	; 0xe9
 800c724:	2b00      	cmp	r3, #0
 800c726:	f000 850c 	beq.w	800d142 <LoRaMacProcess+0xfbc>
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800c72a:	f640 6350 	movw	r3, #3664	; 0xe50
 800c72e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c732:	f893 b0ea 	ldrb.w	fp, [r3, #234]	; 0xea
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800c736:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800c73a:	6812      	ldr	r2, [r2, #0]
 800c73c:	9207      	str	r2, [sp, #28]
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800c73e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c742:	2b02      	cmp	r3, #2
 800c744:	d06d      	beq.n	800c822 <LoRaMacProcess+0x69c>
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c746:	f1ba 0f03 	cmp.w	sl, #3
 800c74a:	d172      	bne.n	800c832 <LoRaMacProcess+0x6ac>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c74c:	f011 0f60 	tst.w	r1, #96	; 0x60
 800c750:	d16f      	bne.n	800c832 <LoRaMacProcess+0x6ac>
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c752:	2315      	movs	r3, #21
 800c754:	f88d 3020 	strb.w	r3, [sp, #32]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c758:	f640 6750 	movw	r7, #3664	; 0xe50
 800c75c:	f2c2 0700 	movt	r7, #8192	; 0x2000
 800c760:	a908      	add	r1, sp, #32
 800c762:	f897 0048 	ldrb.w	r0, [r7, #72]	; 0x48
 800c766:	f003 f85a 	bl	800f81e <RegionGetPhyParam>
 800c76a:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c76c:	b281      	uxth	r1, r0
 800c76e:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
    switch( addrID )
 800c772:	f1bb 0f00 	cmp.w	fp, #0
 800c776:	f040 840b 	bne.w	800cf90 <LoRaMacProcess+0xe0a>
 800c77a:	2301      	movs	r3, #1
 800c77c:	9303      	str	r3, [sp, #12]
 800c77e:	f04f 0904 	mov.w	r9, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800c782:	ab07      	add	r3, sp, #28
 800c784:	f8bd 2066 	ldrh.w	r2, [sp, #102]	; 0x66
 800c788:	4648      	mov	r0, r9
 800c78a:	f002 fc99 	bl	800f0c0 <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c78e:	2800      	cmp	r0, #0
 800c790:	d168      	bne.n	800c864 <LoRaMacProcess+0x6de>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c792:	ab16      	add	r3, sp, #88	; 0x58
 800c794:	9300      	str	r3, [sp, #0]
 800c796:	9b07      	ldr	r3, [sp, #28]
 800c798:	464a      	mov	r2, r9
 800c79a:	4641      	mov	r1, r8
 800c79c:	4658      	mov	r0, fp
 800c79e:	f002 fd7e 	bl	800f29e <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	f040 8091 	bne.w	800c8ca <LoRaMacProcess+0x744>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c7a8:	f640 1348 	movw	r3, #2376	; 0x948
 800c7ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c7b0:	2100      	movs	r1, #0
 800c7b2:	f883 1419 	strb.w	r1, [r3, #1049]	; 0x419
            MacCtx.McpsIndication.Multicast = multicast;
 800c7b6:	9a03      	ldr	r2, [sp, #12]
 800c7b8:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
            MacCtx.McpsIndication.Buffer = NULL;
 800c7bc:	f8c3 1420 	str.w	r1, [r3, #1056]	; 0x420
            MacCtx.McpsIndication.BufferSize = 0;
 800c7c0:	f883 1424 	strb.w	r1, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c7c4:	9a07      	ldr	r2, [sp, #28]
 800c7c6:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800c7ca:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c7ce:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 800c7d2:	f3c2 1240 	ubfx	r2, r2, #5, #1
 800c7d6:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c7da:	f883 1435 	strb.w	r1, [r3, #1077]	; 0x435
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c7de:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800c7e2:	f893 247f 	ldrb.w	r2, [r3, #1151]	; 0x47f
 800c7e6:	2a01      	cmp	r2, #1
 800c7e8:	d97c      	bls.n	800c8e4 <LoRaMacProcess+0x75e>
            if( multicast == 1 )
 800c7ea:	9b03      	ldr	r3, [sp, #12]
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d07f      	beq.n	800c8f0 <LoRaMacProcess+0x76a>
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c7f0:	f006 06e0 	and.w	r6, r6, #224	; 0xe0
 800c7f4:	2ea0      	cmp	r6, #160	; 0xa0
 800c7f6:	f000 80aa 	beq.w	800c94e <LoRaMacProcess+0x7c8>
                    Nvm.MacGroup1.SrvAckRequested = false;
 800c7fa:	f640 6350 	movw	r3, #3664	; 0xe50
 800c7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c802:	2100      	movs	r1, #0
 800c804:	f883 103a 	strb.w	r1, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c808:	f640 1348 	movw	r3, #2376	; 0x948
 800c80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c810:	f883 1418 	strb.w	r1, [r3, #1048]	; 0x418
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800c814:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 800c818:	f013 0f10 	tst.w	r3, #16
 800c81c:	f000 8085 	beq.w	800c92a <LoRaMacProcess+0x7a4>
 800c820:	e075      	b.n	800c90e <LoRaMacProcess+0x788>
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c822:	f640 1348 	movw	r3, #2376	; 0x948
 800c826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c82a:	2203      	movs	r2, #3
 800c82c:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800c830:	e789      	b.n	800c746 <LoRaMacProcess+0x5c0>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c832:	f640 1348 	movw	r3, #2376	; 0x948
 800c836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c83a:	2201      	movs	r2, #1
 800c83c:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c840:	f7fe fbfa 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c844:	e4b7      	b.n	800c1b6 <LoRaMacProcess+0x30>
    switch( addrID )
 800c846:	4647      	mov	r7, r8
 800c848:	f8cd b00c 	str.w	fp, [sp, #12]
 800c84c:	f000 bc8b 	b.w	800d166 <LoRaMacProcess+0xfe0>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800c850:	f04f 0909 	mov.w	r9, #9
 800c854:	fa29 f90a 	lsr.w	r9, r9, sl
 800c858:	f009 0901 	and.w	r9, r9, #1
 800c85c:	f109 0901 	add.w	r9, r9, #1
 800c860:	46b8      	mov	r8, r7
 800c862:	e78e      	b.n	800c782 <LoRaMacProcess+0x5fc>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c864:	2807      	cmp	r0, #7
 800c866:	d125      	bne.n	800c8b4 <LoRaMacProcess+0x72e>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c868:	f640 1348 	movw	r3, #2376	; 0x948
 800c86c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c870:	2208      	movs	r2, #8
 800c872:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800c876:	f640 6350 	movw	r3, #3664	; 0xe50
 800c87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c87e:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800c882:	2b00      	cmp	r3, #0
 800c884:	f040 838f 	bne.w	800cfa6 <LoRaMacProcess+0xe20>
 800c888:	f006 06e0 	and.w	r6, r6, #224	; 0xe0
 800c88c:	2ea0      	cmp	r6, #160	; 0xa0
 800c88e:	f040 838a 	bne.w	800cfa6 <LoRaMacProcess+0xe20>
 800c892:	f640 6350 	movw	r3, #3664	; 0xe50
 800c896:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c89a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c89c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c89e:	429a      	cmp	r2, r3
 800c8a0:	f040 8381 	bne.w	800cfa6 <LoRaMacProcess+0xe20>
                        Nvm.MacGroup1.SrvAckRequested = true;
 800c8a4:	f640 6350 	movw	r3, #3664	; 0xe50
 800c8a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800c8b2:	e378      	b.n	800cfa6 <LoRaMacProcess+0xe20>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c8b4:	2808      	cmp	r0, #8
 800c8b6:	f040 836f 	bne.w	800cf98 <LoRaMacProcess+0xe12>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c8ba:	f640 1348 	movw	r3, #2376	; 0x948
 800c8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8c2:	220a      	movs	r2, #10
 800c8c4:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 800c8c8:	e36d      	b.n	800cfa6 <LoRaMacProcess+0xe20>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c8ca:	2802      	cmp	r0, #2
 800c8cc:	bf0c      	ite	eq
 800c8ce:	220b      	moveq	r2, #11
 800c8d0:	220c      	movne	r2, #12
 800c8d2:	f640 1348 	movw	r3, #2376	; 0x948
 800c8d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8da:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                PrepareRxDoneAbort( );
 800c8de:	f7fe fbab 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800c8e2:	e468      	b.n	800c1b6 <LoRaMacProcess+0x30>
                Nvm.MacGroup1.AdrAckCounter = 0;
 800c8e4:	f640 6350 	movw	r3, #3664	; 0xe50
 800c8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8ec:	6299      	str	r1, [r3, #40]	; 0x28
 800c8ee:	e77c      	b.n	800c7ea <LoRaMacProcess+0x664>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c8f0:	f640 1348 	movw	r3, #2376	; 0x948
 800c8f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8f8:	2102      	movs	r1, #2
 800c8fa:	f883 1418 	strb.w	r1, [r3, #1048]	; 0x418
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800c8fe:	f640 6350 	movw	r3, #3664	; 0xe50
 800c902:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c906:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d082      	beq.n	800c814 <LoRaMacProcess+0x68e>
 800c90e:	f640 6350 	movw	r3, #3664	; 0xe50
 800c912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c916:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800c91a:	b933      	cbnz	r3, 800c92a <LoRaMacProcess+0x7a4>
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800c91c:	f640 1348 	movw	r3, #2376	; 0x948
 800c920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c924:	2101      	movs	r1, #1
 800c926:	f883 141d 	strb.w	r1, [r3, #1053]	; 0x41d
            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c92a:	f640 1348 	movw	r3, #2376	; 0x948
 800c92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c932:	f893 1434 	ldrb.w	r1, [r3, #1076]	; 0x434
 800c936:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800c93a:	2a01      	cmp	r2, #1
 800c93c:	d91f      	bls.n	800c97e <LoRaMacProcess+0x7f8>
            switch( fType )
 800c93e:	f1ba 0f03 	cmp.w	sl, #3
 800c942:	f200 808b 	bhi.w	800ca5c <LoRaMacProcess+0x8d6>
 800c946:	e8df f00a 	tbb	[pc, sl]
 800c94a:	4e25      	.short	0x4e25
 800c94c:	7663      	.short	0x7663
                    Nvm.MacGroup1.SrvAckRequested = true;
 800c94e:	f640 6350 	movw	r3, #3664	; 0xe50
 800c952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c956:	2101      	movs	r1, #1
 800c958:	f883 103a 	strb.w	r1, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800c95c:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800c960:	b92b      	cbnz	r3, 800c96e <LoRaMacProcess+0x7e8>
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800c962:	f640 6350 	movw	r3, #3664	; 0xe50
 800c966:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c96a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c96c:	6359      	str	r1, [r3, #52]	; 0x34
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c96e:	f640 1348 	movw	r3, #2376	; 0x948
 800c972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c976:	2101      	movs	r1, #1
 800c978:	f883 1418 	strb.w	r1, [r3, #1048]	; 0x418
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800c97c:	e7c7      	b.n	800c90e <LoRaMacProcess+0x788>
        if( request == MCPS_CONFIRMED )
 800c97e:	2901      	cmp	r1, #1
 800c980:	d105      	bne.n	800c98e <LoRaMacProcess+0x808>
            if( fCtrl.Bits.Ack == 1 )
 800c982:	f013 0f20 	tst.w	r3, #32
 800c986:	d0da      	beq.n	800c93e <LoRaMacProcess+0x7b8>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800c988:	f002 f890 	bl	800eaac <LoRaMacCommandsRemoveStickyAnsCmds>
 800c98c:	e7d7      	b.n	800c93e <LoRaMacProcess+0x7b8>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800c98e:	f002 f88d 	bl	800eaac <LoRaMacCommandsRemoveStickyAnsCmds>
 800c992:	e7d4      	b.n	800c93e <LoRaMacProcess+0x7b8>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c994:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 800c998:	f640 1648 	movw	r6, #2376	; 0x948
 800c99c:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800c9a0:	f896 347f 	ldrb.w	r3, [r6, #1151]	; 0x47f
 800c9a4:	9300      	str	r3, [sp, #0]
 800c9a6:	462b      	mov	r3, r5
 800c9a8:	f002 020f 	and.w	r2, r2, #15
 800c9ac:	2100      	movs	r1, #0
 800c9ae:	a81a      	add	r0, sp, #104	; 0x68
 800c9b0:	f7fe fb62 	bl	800b078 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c9b4:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 800c9b8:	f886 341b 	strb.w	r3, [r6, #1051]	; 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c9bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c9be:	f8c6 3420 	str.w	r3, [r6, #1056]	; 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c9c2:	f89d 3080 	ldrb.w	r3, [sp, #128]	; 0x80
 800c9c6:	f886 3424 	strb.w	r3, [r6, #1060]	; 0x424
                    MacCtx.McpsIndication.RxData = true;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	f886 3425 	strb.w	r3, [r6, #1061]	; 0x425
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c9d0:	f640 1348 	movw	r3, #2376	; 0x948
 800c9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c9d8:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800c9dc:	f042 0202 	orr.w	r2, r2, #2
 800c9e0:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
            break;
 800c9e4:	e064      	b.n	800cab0 <LoRaMacProcess+0x92a>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c9e6:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 800c9ea:	f640 1648 	movw	r6, #2376	; 0x948
 800c9ee:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800c9f2:	f896 347f 	ldrb.w	r3, [r6, #1151]	; 0x47f
 800c9f6:	9300      	str	r3, [sp, #0]
 800c9f8:	462b      	mov	r3, r5
 800c9fa:	f002 020f 	and.w	r2, r2, #15
 800c9fe:	2100      	movs	r1, #0
 800ca00:	a81a      	add	r0, sp, #104	; 0x68
 800ca02:	f7fe fb39 	bl	800b078 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca06:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 800ca0a:	f886 341b 	strb.w	r3, [r6, #1051]	; 0x41b
                    break;
 800ca0e:	e7df      	b.n	800c9d0 <LoRaMacProcess+0x84a>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800ca10:	f640 1648 	movw	r6, #2376	; 0x948
 800ca14:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800ca18:	f896 347f 	ldrb.w	r3, [r6, #1151]	; 0x47f
 800ca1c:	9300      	str	r3, [sp, #0]
 800ca1e:	462b      	mov	r3, r5
 800ca20:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
 800ca24:	2100      	movs	r1, #0
 800ca26:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800ca28:	f7fe fb26 	bl	800b078 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca2c:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 800ca30:	f886 341b 	strb.w	r3, [r6, #1051]	; 0x41b
                    break;
 800ca34:	e7cc      	b.n	800c9d0 <LoRaMacProcess+0x84a>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ca36:	f640 1348 	movw	r3, #2376	; 0x948
 800ca3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca3e:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
 800ca42:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ca46:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ca48:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ca4c:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
 800ca50:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
                    MacCtx.McpsIndication.RxData = true;
 800ca54:	2201      	movs	r2, #1
 800ca56:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                    break;
 800ca5a:	e7b9      	b.n	800c9d0 <LoRaMacProcess+0x84a>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ca5c:	f640 1348 	movw	r3, #2376	; 0x948
 800ca60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca64:	2201      	movs	r2, #1
 800ca66:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                    PrepareRxDoneAbort( );
 800ca6a:	f7fe fae5 	bl	800b038 <PrepareRxDoneAbort>
                    break;
 800ca6e:	e7af      	b.n	800c9d0 <LoRaMacProcess+0x84a>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800ca70:	f108 32ff 	add.w	r2, r8, #4294967295
 800ca74:	f640 1548 	movw	r5, #2376	; 0x948
 800ca78:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ca7c:	f505 760e 	add.w	r6, r5, #568	; 0x238
 800ca80:	b292      	uxth	r2, r2
 800ca82:	f109 0101 	add.w	r1, r9, #1
 800ca86:	4630      	mov	r0, r6
 800ca88:	f004 fa4a 	bl	8010f20 <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800ca8c:	2303      	movs	r3, #3
 800ca8e:	f885 3418 	strb.w	r3, [r5, #1048]	; 0x418
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ca92:	2300      	movs	r3, #0
 800ca94:	f885 3419 	strb.w	r3, [r5, #1049]	; 0x419
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800ca98:	f8c5 6420 	str.w	r6, [r5, #1056]	; 0x420
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800ca9c:	f108 38ff 	add.w	r8, r8, #4294967295
 800caa0:	f885 8424 	strb.w	r8, [r5, #1060]	; 0x424
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800caa4:	f895 3481 	ldrb.w	r3, [r5, #1153]	; 0x481
 800caa8:	f043 0302 	orr.w	r3, r3, #2
 800caac:	f885 3481 	strb.w	r3, [r5, #1153]	; 0x481
    if( MacCtx.NodeAckRequested == true )
 800cab0:	f640 1348 	movw	r3, #2376	; 0x948
 800cab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cab8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800cabc:	b1a3      	cbz	r3, 800cae8 <LoRaMacProcess+0x962>
        if( MacCtx.McpsConfirm.AckReceived == true )
 800cabe:	f640 1348 	movw	r3, #2376	; 0x948
 800cac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cac6:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800caca:	b1ab      	cbz	r3, 800caf8 <LoRaMacProcess+0x972>
            OnAckTimeoutTimerEvent( NULL );
 800cacc:	2000      	movs	r0, #0
 800cace:	f7fe fa8e 	bl	800afee <OnAckTimeoutTimerEvent>
 800cad2:	e011      	b.n	800caf8 <LoRaMacProcess+0x972>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cad4:	f640 1348 	movw	r3, #2376	; 0x948
 800cad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cadc:	2201      	movs	r2, #1
 800cade:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
            PrepareRxDoneAbort( );
 800cae2:	f7fe faa9 	bl	800b038 <PrepareRxDoneAbort>
            break;
 800cae6:	e7e3      	b.n	800cab0 <LoRaMacProcess+0x92a>
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800cae8:	f640 6350 	movw	r3, #3664	; 0xe50
 800caec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800caf0:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800caf4:	2b02      	cmp	r3, #2
 800caf6:	d00d      	beq.n	800cb14 <LoRaMacProcess+0x98e>
    MacCtx.MacFlags.Bits.MacDone = 1;
 800caf8:	f640 1348 	movw	r3, #2376	; 0x948
 800cafc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb00:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cb04:	f042 0210 	orr.w	r2, r2, #16
 800cb08:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    UpdateRxSlotIdleState( );
 800cb0c:	f7fe f9fb 	bl	800af06 <UpdateRxSlotIdleState>
 800cb10:	f7ff bb51 	b.w	800c1b6 <LoRaMacProcess+0x30>
            OnAckTimeoutTimerEvent( NULL );
 800cb14:	2000      	movs	r0, #0
 800cb16:	f7fe fa6a 	bl	800afee <OnAckTimeoutTimerEvent>
 800cb1a:	e7ed      	b.n	800caf8 <LoRaMacProcess+0x972>
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800cb1c:	f640 6350 	movw	r3, #3664	; 0xe50
 800cb20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb24:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800cb28:	2b02      	cmp	r3, #2
 800cb2a:	d005      	beq.n	800cb38 <LoRaMacProcess+0x9b2>
        Radio.Sleep( );
 800cb2c:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800cb30:	f6c0 0301 	movt	r3, #2049	; 0x801
 800cb34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb36:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 800cb38:	f7fe f9e5 	bl	800af06 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800cb3c:	f640 1548 	movw	r5, #2376	; 0x948
 800cb40:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800cb44:	2002      	movs	r0, #2
 800cb46:	f885 0435 	strb.w	r0, [r5, #1077]	; 0x435
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800cb4a:	f002 f8e5 	bl	800ed18 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800cb4e:	f895 3410 	ldrb.w	r3, [r5, #1040]	; 0x410
 800cb52:	b113      	cbz	r3, 800cb5a <LoRaMacProcess+0x9d4>
        MacCtx.AckTimeoutRetry = true;
 800cb54:	2201      	movs	r2, #1
 800cb56:	f885 240f 	strb.w	r2, [r5, #1039]	; 0x40f
    MacCtx.MacFlags.Bits.MacDone = 1;
 800cb5a:	f640 1348 	movw	r3, #2376	; 0x948
 800cb5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cb62:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cb66:	f042 0210 	orr.w	r2, r2, #16
 800cb6a:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
}
 800cb6e:	f7ff bb26 	b.w	800c1be <LoRaMacProcess+0x38>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800cb72:	2106      	movs	r1, #6
 800cb74:	2005      	movs	r0, #5
 800cb76:	f7fe fd6d 	bl	800b654 <HandleRadioRxErrorTimeout>
}
 800cb7a:	f7ff bb24 	b.w	800c1c6 <LoRaMacProcess+0x40>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800cb7e:	2104      	movs	r1, #4
 800cb80:	2003      	movs	r0, #3
 800cb82:	f7fe fd67 	bl	800b654 <HandleRadioRxErrorTimeout>
}
 800cb86:	f7ff bb22 	b.w	800c1ce <LoRaMacProcess+0x48>
    MacCtx.AllowRequests = requestState;
 800cb8a:	f640 1248 	movw	r2, #2376	; 0x948
 800cb8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800cb92:	2100      	movs	r1, #0
 800cb94:	f882 1482 	strb.w	r1, [r2, #1154]	; 0x482
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800cb98:	f8d2 2340 	ldr.w	r2, [r2, #832]	; 0x340
 800cb9c:	f012 0f80 	tst.w	r2, #128	; 0x80
 800cba0:	d007      	beq.n	800cbb2 <LoRaMacProcess+0xa2c>
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cba2:	f640 1148 	movw	r1, #2376	; 0x948
 800cba6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800cbaa:	f022 0282 	bic.w	r2, r2, #130	; 0x82
 800cbae:	f8c1 2340 	str.w	r2, [r1, #832]	; 0x340
        if( IsRequestPending( ) > 0 )
 800cbb2:	f013 0f05 	tst.w	r3, #5
 800cbb6:	d01b      	beq.n	800cbf0 <LoRaMacProcess+0xa6a>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cbb8:	200c      	movs	r0, #12
 800cbba:	f002 f8d3 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800cbbe:	b1b8      	cbz	r0, 800cbf0 <LoRaMacProcess+0xa6a>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cbc0:	f640 1348 	movw	r3, #2376	; 0x948
 800cbc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbc8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cbcc:	f013 0f01 	tst.w	r3, #1
 800cbd0:	f040 824f 	bne.w	800d072 <LoRaMacProcess+0xeec>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cbd4:	f013 0f04 	tst.w	r3, #4
 800cbd8:	d013      	beq.n	800cc02 <LoRaMacProcess+0xa7c>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cbda:	f640 1348 	movw	r3, #2376	; 0x948
 800cbde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbe2:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800cbe6:	f022 0202 	bic.w	r2, r2, #2
 800cbea:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        if( noTx == 0x00 )
 800cbee:	e012      	b.n	800cc16 <LoRaMacProcess+0xa90>
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cbf0:	f640 1348 	movw	r3, #2376	; 0x948
 800cbf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cbf8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cbfc:	f013 0f04 	tst.w	r3, #4
 800cc00:	d124      	bne.n	800cc4c <LoRaMacProcess+0xac6>
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cc02:	f640 1348 	movw	r3, #2376	; 0x948
 800cc06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc0a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc0e:	f013 0f01 	tst.w	r3, #1
 800cc12:	f040 823e 	bne.w	800d092 <LoRaMacProcess+0xf0c>
    if( MacCtx.MacState == LORAMAC_IDLE )
 800cc16:	f640 1348 	movw	r3, #2376	; 0x948
 800cc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc1e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	f040 8207 	bne.w	800d036 <LoRaMacProcess+0xeb0>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cc28:	f640 1348 	movw	r3, #2376	; 0x948
 800cc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc30:	f893 4481 	ldrb.w	r4, [r3, #1153]	; 0x481
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cc34:	f014 0f04 	tst.w	r4, #4
 800cc38:	f040 81c8 	bne.w	800cfcc <LoRaMacProcess+0xe46>
    MacCtx.AllowRequests = requestState;
 800cc3c:	f640 1348 	movw	r3, #2376	; 0x948
 800cc40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc44:	2201      	movs	r2, #1
 800cc46:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
        if( reqEvents.Bits.MlmeReq == 1 )
 800cc4a:	e1e8      	b.n	800d01e <LoRaMacProcess+0xe98>
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cc4c:	2001      	movs	r0, #1
 800cc4e:	f002 f889 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800cc52:	b1a8      	cbz	r0, 800cc80 <LoRaMacProcess+0xafa>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800cc54:	2001      	movs	r0, #1
 800cc56:	f002 f848 	bl	800ecea <LoRaMacConfirmQueueGetStatus>
 800cc5a:	b930      	cbnz	r0, 800cc6a <LoRaMacProcess+0xae4>
                MacCtx.ChannelsNbTransCounter = 0;
 800cc5c:	f640 1348 	movw	r3, #2376	; 0x948
 800cc60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc64:	2200      	movs	r2, #0
 800cc66:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cc6a:	f640 1348 	movw	r3, #2376	; 0x948
 800cc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc72:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800cc76:	f022 0202 	bic.w	r2, r2, #2
 800cc7a:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
 800cc7e:	e7c0      	b.n	800cc02 <LoRaMacProcess+0xa7c>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cc80:	2006      	movs	r0, #6
 800cc82:	f002 f86f 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
 800cc86:	b150      	cbz	r0, 800cc9e <LoRaMacProcess+0xb18>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cc88:	f640 1348 	movw	r3, #2376	; 0x948
 800cc8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc90:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800cc94:	f022 0202 	bic.w	r2, r2, #2
 800cc98:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
 800cc9c:	e7b1      	b.n	800cc02 <LoRaMacProcess+0xa7c>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800cc9e:	2007      	movs	r0, #7
 800cca0:	f002 f860 	bl	800ed64 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cca4:	2800      	cmp	r0, #0
 800cca6:	d0ac      	beq.n	800cc02 <LoRaMacProcess+0xa7c>
 800cca8:	e7ee      	b.n	800cc88 <LoRaMacProcess+0xb02>
    if( MacCtx.ChannelsNbTransCounter >=
 800ccaa:	f640 1148 	movw	r1, #2376	; 0x948
 800ccae:	f2c2 0100 	movt	r1, #8192	; 0x2000
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 800ccb2:	f640 6250 	movw	r2, #3664	; 0xe50
 800ccb6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    if( MacCtx.ChannelsNbTransCounter >=
 800ccba:	f891 140c 	ldrb.w	r1, [r1, #1036]	; 0x40c
 800ccbe:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
 800ccc2:	4291      	cmp	r1, r2
 800ccc4:	f080 8153 	bcs.w	800cf6e <LoRaMacProcess+0xde8>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ccc8:	f013 0f02 	tst.w	r3, #2
 800cccc:	f000 81f0 	beq.w	800d0b0 <LoRaMacProcess+0xf2a>
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800ccd0:	f640 6350 	movw	r3, #3664	; 0xe50
 800ccd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ccd8:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	f000 8146 	beq.w	800cf6e <LoRaMacProcess+0xde8>
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800cce2:	f640 1348 	movw	r3, #2376	; 0x948
 800cce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
        if( stopRetransmission == true )
 800ccea:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	f040 81de 	bne.w	800d0b0 <LoRaMacProcess+0xf2a>
 800ccf4:	e13b      	b.n	800cf6e <LoRaMacProcess+0xde8>
            if( MacCtx.AckTimeoutRetry == true )
 800ccf6:	f640 1248 	movw	r2, #2376	; 0x948
 800ccfa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ccfe:	f892 240f 	ldrb.w	r2, [r2, #1039]	; 0x40f
 800cd02:	2a00      	cmp	r2, #0
 800cd04:	f000 81a6 	beq.w	800d054 <LoRaMacProcess+0xece>
    if( MacCtx.AckTimeoutRetriesCounter >=
 800cd08:	f640 1248 	movw	r2, #2376	; 0x948
 800cd0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800cd10:	f892 140e 	ldrb.w	r1, [r2, #1038]	; 0x40e
 800cd14:	f892 240d 	ldrb.w	r2, [r2, #1037]	; 0x40d
 800cd18:	428a      	cmp	r2, r1
 800cd1a:	f240 8110 	bls.w	800cf3e <LoRaMacProcess+0xdb8>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800cd1e:	f013 0f02 	tst.w	r3, #2
 800cd22:	f000 80df 	beq.w	800cee4 <LoRaMacProcess+0xd5e>
        if( MacCtx.McpsConfirm.AckReceived == true )
 800cd26:	f640 1348 	movw	r3, #2376	; 0x948
 800cd2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd2e:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800cd32:	f640 6250 	movw	r2, #3664	; 0xe50
 800cd36:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800cd3a:	f892 212a 	ldrb.w	r2, [r2, #298]	; 0x12a
 800cd3e:	b9fa      	cbnz	r2, 800cd80 <LoRaMacProcess+0xbfa>
                    if( stopRetransmission == false )
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	f000 80d8 	beq.w	800cef6 <LoRaMacProcess+0xd70>
 800cd46:	e10a      	b.n	800cf5e <LoRaMacProcess+0xdd8>
static void AckTimeoutRetriesFinalize( void )
{
    if( MacCtx.McpsConfirm.AckReceived == false )
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800cd48:	2302      	movs	r3, #2
 800cd4a:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
        params.NvmGroup1 = &Nvm.RegionGroup1;
 800cd4e:	f640 6350 	movw	r3, #3664	; 0xe50
 800cd52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd56:	f503 7208 	add.w	r2, r3, #544	; 0x220
 800cd5a:	9216      	str	r2, [sp, #88]	; 0x58
        params.NvmGroup2 = &Nvm.RegionGroup2;
 800cd5c:	f503 722d 	add.w	r2, r3, #692	; 0x2b4
 800cd60:	9217      	str	r2, [sp, #92]	; 0x5c
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800cd62:	a916      	add	r1, sp, #88	; 0x58
 800cd64:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800cd68:	f002 fd70 	bl	800f84c <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800cd6c:	f640 1348 	movw	r3, #2376	; 0x948
 800cd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd74:	2200      	movs	r2, #0
 800cd76:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
        MacCtx.McpsConfirm.AckReceived = false;
 800cd7a:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 800cd7e:	e0ee      	b.n	800cf5e <LoRaMacProcess+0xdd8>
        if( stopRetransmission == true )
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	f000 8195 	beq.w	800d0b0 <LoRaMacProcess+0xf2a>
 800cd86:	e0f2      	b.n	800cf6e <LoRaMacProcess+0xde8>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800cd88:	f640 5090 	movw	r0, #3472	; 0xd90
 800cd8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800cd90:	f001 fff5 	bl	800ed7e <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800cd94:	f002 f82e 	bl	800edf4 <LoRaMacConfirmQueueGetCnt>
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f000 8140 	beq.w	800d01e <LoRaMacProcess+0xe98>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800cd9e:	f640 1348 	movw	r3, #2376	; 0x948
 800cda2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cda6:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cdaa:	f042 0204 	orr.w	r2, r2, #4
 800cdae:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800cdb2:	e134      	b.n	800d01e <LoRaMacProcess+0xe98>
        OpenContinuousRxCWindow( );
 800cdb4:	f7fe ff28 	bl	800bc08 <OpenContinuousRxCWindow>
 800cdb8:	f7ff ba54 	b.w	800c264 <LoRaMacProcess+0xde>
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800cdbc:	f640 1348 	movw	r3, #2376	; 0x948
 800cdc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cdc4:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cdc8:	f36f 1245 	bfc	r2, #5, #1
 800cdcc:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    if( MacCtx.MacState != LORAMAC_IDLE )
 800cdd0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	f47f aa4f 	bne.w	800c278 <LoRaMacProcess+0xf2>
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800cdda:	f640 6450 	movw	r4, #3664	; 0xe50
 800cdde:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cde2:	2124      	movs	r1, #36	; 0x24
 800cde4:	4620      	mov	r0, r4
 800cde6:	f004 f8bf 	bl	8010f68 <Crc32>
    if( crc != nvmData->Crypto.Crc32 )
 800cdea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cdec:	4298      	cmp	r0, r3
 800cdee:	d077      	beq.n	800cee0 <LoRaMacProcess+0xd5a>
        nvmData->Crypto.Crc32 = crc;
 800cdf0:	6260      	str	r0, [r4, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800cdf2:	2401      	movs	r4, #1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800cdf4:	f640 6550 	movw	r5, #3664	; 0xe50
 800cdf8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800cdfc:	211c      	movs	r1, #28
 800cdfe:	f105 0028 	add.w	r0, r5, #40	; 0x28
 800ce02:	f004 f8b1 	bl	8010f68 <Crc32>
    if( crc != nvmData->MacGroup1.Crc32 )
 800ce06:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800ce08:	4298      	cmp	r0, r3
 800ce0a:	d002      	beq.n	800ce12 <LoRaMacProcess+0xc8c>
        nvmData->MacGroup1.Crc32 = crc;
 800ce0c:	6468      	str	r0, [r5, #68]	; 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800ce0e:	f044 0402 	orr.w	r4, r4, #2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800ce12:	f640 6550 	movw	r5, #3664	; 0xe50
 800ce16:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ce1a:	21fc      	movs	r1, #252	; 0xfc
 800ce1c:	f105 0048 	add.w	r0, r5, #72	; 0x48
 800ce20:	f004 f8a2 	bl	8010f68 <Crc32>
    if( crc != nvmData->MacGroup2.Crc32 )
 800ce24:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
 800ce28:	4298      	cmp	r0, r3
 800ce2a:	d003      	beq.n	800ce34 <LoRaMacProcess+0xcae>
        nvmData->MacGroup2.Crc32 = crc;
 800ce2c:	f8c5 0144 	str.w	r0, [r5, #324]	; 0x144
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800ce30:	f044 0404 	orr.w	r4, r4, #4
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800ce34:	f640 6550 	movw	r5, #3664	; 0xe50
 800ce38:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ce3c:	21d4      	movs	r1, #212	; 0xd4
 800ce3e:	f505 70a4 	add.w	r0, r5, #328	; 0x148
 800ce42:	f004 f891 	bl	8010f68 <Crc32>
    if( crc != nvmData->SecureElement.Crc32 )
 800ce46:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 800ce4a:	4298      	cmp	r0, r3
 800ce4c:	d003      	beq.n	800ce56 <LoRaMacProcess+0xcd0>
        nvmData->SecureElement.Crc32 = crc;
 800ce4e:	f8c5 021c 	str.w	r0, [r5, #540]	; 0x21c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800ce52:	f044 0408 	orr.w	r4, r4, #8
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800ce56:	f640 6550 	movw	r5, #3664	; 0xe50
 800ce5a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ce5e:	2190      	movs	r1, #144	; 0x90
 800ce60:	f505 7008 	add.w	r0, r5, #544	; 0x220
 800ce64:	f004 f880 	bl	8010f68 <Crc32>
    if( crc != nvmData->RegionGroup1.Crc32 )
 800ce68:	f8d5 32b0 	ldr.w	r3, [r5, #688]	; 0x2b0
 800ce6c:	4298      	cmp	r0, r3
 800ce6e:	d003      	beq.n	800ce78 <LoRaMacProcess+0xcf2>
        nvmData->RegionGroup1.Crc32 = crc;
 800ce70:	f8c5 02b0 	str.w	r0, [r5, #688]	; 0x2b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800ce74:	f044 0410 	orr.w	r4, r4, #16
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800ce78:	f640 6550 	movw	r5, #3664	; 0xe50
 800ce7c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ce80:	f44f 6193 	mov.w	r1, #1176	; 0x498
 800ce84:	f505 702d 	add.w	r0, r5, #692	; 0x2b4
 800ce88:	f004 f86e 	bl	8010f68 <Crc32>
    if( crc != nvmData->RegionGroup2.Crc32 )
 800ce8c:	f8d5 374c 	ldr.w	r3, [r5, #1868]	; 0x74c
 800ce90:	4298      	cmp	r0, r3
 800ce92:	d003      	beq.n	800ce9c <LoRaMacProcess+0xd16>
        nvmData->RegionGroup2.Crc32 = crc;
 800ce94:	f8c5 074c 	str.w	r0, [r5, #1868]	; 0x74c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800ce98:	f044 0420 	orr.w	r4, r4, #32
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800ce9c:	f640 6550 	movw	r5, #3664	; 0xe50
 800cea0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800cea4:	2114      	movs	r1, #20
 800cea6:	f505 60ea 	add.w	r0, r5, #1872	; 0x750
 800ceaa:	f004 f85d 	bl	8010f68 <Crc32>
    if( crc != nvmData->ClassB.Crc32 )
 800ceae:	f8d5 3764 	ldr.w	r3, [r5, #1892]	; 0x764
 800ceb2:	4298      	cmp	r0, r3
 800ceb4:	d003      	beq.n	800cebe <LoRaMacProcess+0xd38>
        nvmData->ClassB.Crc32 = crc;
 800ceb6:	f8c5 0764 	str.w	r0, [r5, #1892]	; 0x764
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800ceba:	f044 0440 	orr.w	r4, r4, #64	; 0x40
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 800cebe:	f640 1348 	movw	r3, #2376	; 0x948
 800cec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cec6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	f43f a9d4 	beq.w	800c278 <LoRaMacProcess+0xf2>
 800ced0:	691b      	ldr	r3, [r3, #16]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	f43f a9d0 	beq.w	800c278 <LoRaMacProcess+0xf2>
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 800ced8:	4620      	mov	r0, r4
 800ceda:	4798      	blx	r3
}
 800cedc:	f7ff b9cc 	b.w	800c278 <LoRaMacProcess+0xf2>
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800cee0:	2400      	movs	r4, #0
 800cee2:	e787      	b.n	800cdf4 <LoRaMacProcess+0xc6e>
                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800cee4:	f640 6350 	movw	r3, #3664	; 0xe50
 800cee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ceec:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	f040 80dd 	bne.w	800d0b0 <LoRaMacProcess+0xf2a>
        MacCtx.AckTimeoutRetriesCounter++;
 800cef6:	1c4b      	adds	r3, r1, #1
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	f640 1248 	movw	r2, #2376	; 0x948
 800cefe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800cf02:	f882 340e 	strb.w	r3, [r2, #1038]	; 0x40e
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800cf06:	f013 0f01 	tst.w	r3, #1
 800cf0a:	f000 80d1 	beq.w	800d0b0 <LoRaMacProcess+0xf2a>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800cf0e:	2322      	movs	r3, #34	; 0x22
 800cf10:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800cf14:	f640 6450 	movw	r4, #3664	; 0xe50
 800cf18:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cf1c:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
 800cf20:	f88d 305a 	strb.w	r3, [sp, #90]	; 0x5a
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800cf24:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800cf28:	f88d 3059 	strb.w	r3, [sp, #89]	; 0x59
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800cf2c:	a916      	add	r1, sp, #88	; 0x58
 800cf2e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800cf32:	f002 fc74 	bl	800f81e <RegionGetPhyParam>
 800cf36:	900c      	str	r0, [sp, #48]	; 0x30
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 800cf38:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 800cf3c:	e0b8      	b.n	800d0b0 <LoRaMacProcess+0xf2a>
                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800cf3e:	f640 6350 	movw	r3, #3664	; 0xe50
 800cf42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf46:	f893 312a 	ldrb.w	r3, [r3, #298]	; 0x12a
 800cf4a:	b983      	cbnz	r3, 800cf6e <LoRaMacProcess+0xde8>
    if( MacCtx.McpsConfirm.AckReceived == false )
 800cf4c:	f640 1348 	movw	r3, #2376	; 0x948
 800cf50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf54:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	f43f aef5 	beq.w	800cd48 <LoRaMacProcess+0xbc2>
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800cf5e:	f640 1348 	movw	r3, #2376	; 0x948
 800cf62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cf66:	f893 240e 	ldrb.w	r2, [r3, #1038]	; 0x40e
 800cf6a:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            TimerStop( &MacCtx.TxDelayedTimer );
 800cf6e:	f640 1448 	movw	r4, #2376	; 0x948
 800cf72:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cf76:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800cf7a:	f006 ff21 	bl	8013dc0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cf7e:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800cf82:	f023 0320 	bic.w	r3, r3, #32
 800cf86:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
            StopRetransmission( );
 800cf8a:	f7fd ffcc 	bl	800af26 <StopRetransmission>
 800cf8e:	e09e      	b.n	800d0ce <LoRaMacProcess+0xf48>
    switch( addrID )
 800cf90:	f1bb 0f01 	cmp.w	fp, #1
 800cf94:	f43f ac57 	beq.w	800c846 <LoRaMacProcess+0x6c0>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cf98:	f640 1348 	movw	r3, #2376	; 0x948
 800cf9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800cfa6:	9a07      	ldr	r2, [sp, #28]
 800cfa8:	f640 1348 	movw	r3, #2376	; 0x948
 800cfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfb0:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800cfb4:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
                PrepareRxDoneAbort( );
 800cfb8:	f7fe f83e 	bl	800b038 <PrepareRxDoneAbort>
                return;
 800cfbc:	f7ff b8fb 	b.w	800c1b6 <LoRaMacProcess+0x30>
        *fType = FRAME_TYPE_A;
 800cfc0:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800cfc4:	e0b2      	b.n	800d12c <LoRaMacProcess+0xfa6>
        *fType = FRAME_TYPE_B;
 800cfc6:	f04f 0a01 	mov.w	sl, #1
 800cfca:	e0af      	b.n	800d12c <LoRaMacProcess+0xfa6>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800cfcc:	f640 1348 	movw	r3, #2376	; 0x948
 800cfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cfd4:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cfd8:	f36f 0282 	bfc	r2, #2, #1
 800cfdc:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.AllowRequests = requestState;
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
        if( reqEvents.Bits.McpsReq == 1 )
 800cfe6:	e016      	b.n	800d016 <LoRaMacProcess+0xe90>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800cfe8:	f640 1348 	movw	r3, #2376	; 0x948
 800cfec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cff0:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800cff4:	f36f 0282 	bfc	r2, #2, #1
 800cff8:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.AllowRequests = requestState;
 800cffc:	2201      	movs	r2, #1
 800cffe:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800d002:	f640 1048 	movw	r0, #2376	; 0x948
 800d006:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800d00a:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f200 4034 	addw	r0, r0, #1076	; 0x434
 800d014:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 800d016:	f014 0f04 	tst.w	r4, #4
 800d01a:	f47f aeb5 	bne.w	800cd88 <LoRaMacProcess+0xc02>
        LoRaMacClassBResumeBeaconing( );
 800d01e:	f001 fc44 	bl	800e8aa <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 800d022:	f640 1348 	movw	r3, #2376	; 0x948
 800d026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d02a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d02e:	f36f 1204 	bfc	r2, #4, #1
 800d032:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.AllowRequests = requestState;
 800d036:	f640 1348 	movw	r3, #2376	; 0x948
 800d03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d03e:	2201      	movs	r2, #1
 800d040:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800d044:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d048:	f042 0220 	orr.w	r2, r2, #32
 800d04c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800d050:	f7ff b8c9 	b.w	800c1e6 <LoRaMacProcess+0x60>
    if( MacCtx.MacState == LORAMAC_IDLE )
 800d054:	f640 1348 	movw	r3, #2376	; 0x948
 800d058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d05c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d060:	2b00      	cmp	r3, #0
 800d062:	d1e8      	bne.n	800d036 <LoRaMacProcess+0xeb0>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d064:	f640 1348 	movw	r3, #2376	; 0x948
 800d068:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d06c:	f893 4481 	ldrb.w	r4, [r3, #1153]	; 0x481
 800d070:	e03f      	b.n	800d0f2 <LoRaMacProcess+0xf6c>
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d072:	f640 1348 	movw	r3, #2376	; 0x948
 800d076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d07a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d07e:	f013 0f04 	tst.w	r3, #4
 800d082:	f47f ade3 	bne.w	800cc4c <LoRaMacProcess+0xac6>
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d086:	f640 1348 	movw	r3, #2376	; 0x948
 800d08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d08e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800d092:	f640 1248 	movw	r2, #2376	; 0x948
 800d096:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800d09a:	f892 2434 	ldrb.w	r2, [r2, #1076]	; 0x434
 800d09e:	2a00      	cmp	r2, #0
 800d0a0:	f43f ae03 	beq.w	800ccaa <LoRaMacProcess+0xb24>
 800d0a4:	2a03      	cmp	r2, #3
 800d0a6:	f43f ae00 	beq.w	800ccaa <LoRaMacProcess+0xb24>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800d0aa:	2a01      	cmp	r2, #1
 800d0ac:	f43f ae23 	beq.w	800ccf6 <LoRaMacProcess+0xb70>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800d0b0:	f640 1348 	movw	r3, #2376	; 0x948
 800d0b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0b8:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d0bc:	f36f 1204 	bfc	r2, #4, #1
 800d0c0:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800d0c4:	2000      	movs	r0, #0
 800d0c6:	f883 040f 	strb.w	r0, [r3, #1039]	; 0x40f
            OnTxDelayedTimerEvent( NULL );
 800d0ca:	f7fe fd73 	bl	800bbb4 <OnTxDelayedTimerEvent>
    if( MacCtx.MacState == LORAMAC_IDLE )
 800d0ce:	f640 1348 	movw	r3, #2376	; 0x948
 800d0d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0d6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d1ab      	bne.n	800d036 <LoRaMacProcess+0xeb0>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d0de:	f640 1348 	movw	r3, #2376	; 0x948
 800d0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0e6:	f893 4481 	ldrb.w	r4, [r3, #1153]	; 0x481
 800d0ea:	f014 0f01 	tst.w	r4, #1
 800d0ee:	f43f ada1 	beq.w	800cc34 <LoRaMacProcess+0xaae>
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800d0f2:	f640 1348 	movw	r3, #2376	; 0x948
 800d0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0fa:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800d0fe:	f36f 0200 	bfc	r2, #0, #1
 800d102:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d106:	f012 0f04 	tst.w	r2, #4
 800d10a:	f47f af6d 	bne.w	800cfe8 <LoRaMacProcess+0xe62>
    MacCtx.AllowRequests = requestState;
 800d10e:	f640 1348 	movw	r3, #2376	; 0x948
 800d112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d116:	2201      	movs	r2, #1
 800d118:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
        if( reqEvents.Bits.McpsReq == 1 )
 800d11c:	e771      	b.n	800d002 <LoRaMacProcess+0xe7c>
    else if( macMsg->FRMPayloadSize == 0 )
 800d11e:	f89d 3080 	ldrb.w	r3, [sp, #128]	; 0x80
 800d122:	2b00      	cmp	r3, #0
 800d124:	f47f aaee 	bne.w	800c704 <LoRaMacProcess+0x57e>
        *fType = FRAME_TYPE_B;
 800d128:	f04f 0a01 	mov.w	sl, #1
            downLinkCounter = 0;
 800d12c:	2300      	movs	r3, #0
 800d12e:	9307      	str	r3, [sp, #28]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800d130:	f640 6350 	movw	r3, #3664	; 0xe50
 800d134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d138:	f8d3 80ec 	ldr.w	r8, [r3, #236]	; 0xec
 800d13c:	4542      	cmp	r2, r8
 800d13e:	f43f aaeb 	beq.w	800c718 <LoRaMacProcess+0x592>
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800d142:	2315      	movs	r3, #21
 800d144:	f88d 3020 	strb.w	r3, [sp, #32]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d148:	f640 6850 	movw	r8, #3664	; 0xe50
 800d14c:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800d150:	a908      	add	r1, sp, #32
 800d152:	f898 0048 	ldrb.w	r0, [r8, #72]	; 0x48
 800d156:	f002 fb62 	bl	800f81e <RegionGetPhyParam>
 800d15a:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800d15c:	b281      	uxth	r1, r0
 800d15e:	f898 312a 	ldrb.w	r3, [r8, #298]	; 0x12a
 800d162:	f04f 0b01 	mov.w	fp, #1
            if( lrWanVersion.Fields.Minor == 1 )
 800d166:	2b01      	cmp	r3, #1
 800d168:	f43f ab72 	beq.w	800c850 <LoRaMacProcess+0x6ca>
 800d16c:	46b8      	mov	r8, r7
                *fCntID = FCNT_DOWN;
 800d16e:	f04f 0903 	mov.w	r9, #3
 800d172:	f7ff bb06 	b.w	800c782 <LoRaMacProcess+0x5fc>

0800d176 <LoRaMacInitialization>:
    }
    return 0;
}

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800d176:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d17a:	b08b      	sub	sp, #44	; 0x2c
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 800d17c:	2800      	cmp	r0, #0
 800d17e:	f000 81bc 	beq.w	800d4fa <LoRaMacInitialization+0x384>
 800d182:	4688      	mov	r8, r1
 800d184:	4691      	mov	r9, r2
 800d186:	4607      	mov	r7, r0
 800d188:	2900      	cmp	r1, #0
 800d18a:	f000 81b8 	beq.w	800d4fe <LoRaMacInitialization+0x388>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800d18e:	6803      	ldr	r3, [r0, #0]
 800d190:	2b00      	cmp	r3, #0
 800d192:	f000 81b6 	beq.w	800d502 <LoRaMacInitialization+0x38c>
 800d196:	6843      	ldr	r3, [r0, #4]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	f000 81b4 	beq.w	800d506 <LoRaMacInitialization+0x390>
        ( primitives->MacMcpsIndication == NULL ) ||
 800d19e:	6883      	ldr	r3, [r0, #8]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	f000 81b2 	beq.w	800d50a <LoRaMacInitialization+0x394>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800d1a6:	68c3      	ldr	r3, [r0, #12]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	f000 81b0 	beq.w	800d50e <LoRaMacInitialization+0x398>
        ( primitives->MacMlmeIndication == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800d1ae:	4610      	mov	r0, r2
 800d1b0:	f002 fb30 	bl	800f814 <RegionIsActive>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	f000 81ac 	beq.w	800d512 <LoRaMacInitialization+0x39c>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 800d1ba:	4638      	mov	r0, r7
 800d1bc:	f001 fd17 	bl	800ebee <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 800d1c0:	f640 6450 	movw	r4, #3664	; 0xe50
 800d1c4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800d1c8:	f44f 62ed 	mov.w	r2, #1896	; 0x768
 800d1cc:	2100      	movs	r1, #0
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	f003 fec0 	bl	8010f54 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800d1d4:	f640 1548 	movw	r5, #2376	; 0x948
 800d1d8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800d1dc:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 800d1e0:	2100      	movs	r1, #0
 800d1e2:	4628      	mov	r0, r5
 800d1e4:	f003 feb6 	bl	8010f54 <memset1>

    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
 800d1e8:	f04f 0a01 	mov.w	sl, #1
 800d1ec:	f885 a40e 	strb.w	sl, [r5, #1038]	; 0x40e
    MacCtx.AckTimeoutRetries = 1;
 800d1f0:	f885 a40d 	strb.w	sl, [r5, #1037]	; 0x40d
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 800d1f4:	f884 9048 	strb.w	r9, [r4, #72]	; 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 800d1f8:	2600      	movs	r6, #0
 800d1fa:	f884 6118 	strb.w	r6, [r4, #280]	; 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 800d1fe:	f884 608c 	strb.w	r6, [r4, #140]	; 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 800d202:	f44f 7340 	mov.w	r3, #768	; 0x300
 800d206:	f2c0 1300 	movt	r3, #256	; 0x100
 800d20a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
    params.Bands = &RegionBands;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d20e:	230f      	movs	r3, #15
 800d210:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d214:	a908      	add	r1, sp, #32
 800d216:	4648      	mov	r0, r9
 800d218:	f002 fb01 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 800d21c:	1b80      	subs	r0, r0, r6
 800d21e:	bf18      	it	ne
 800d220:	2001      	movne	r0, #1
 800d222:	f884 011c 	strb.w	r0, [r4, #284]	; 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800d226:	f04f 0b0a 	mov.w	fp, #10
 800d22a:	f88d b020 	strb.w	fp, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d22e:	a908      	add	r1, sp, #32
 800d230:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d234:	f002 faf3 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 800d238:	f884 00dc 	strb.w	r0, [r4, #220]	; 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 800d23c:	f04f 0906 	mov.w	r9, #6
 800d240:	f88d 9020 	strb.w	r9, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d244:	a908      	add	r1, sp, #32
 800d246:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d24a:	f002 fae8 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 800d24e:	f884 00dd 	strb.w	r0, [r4, #221]	; 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800d252:	2310      	movs	r3, #16
 800d254:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d258:	a908      	add	r1, sp, #32
 800d25a:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d25e:	f002 fade 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800d262:	f8c4 009c 	str.w	r0, [r4, #156]	; 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800d266:	2311      	movs	r3, #17
 800d268:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d26c:	a908      	add	r1, sp, #32
 800d26e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d272:	f002 fad4 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800d276:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800d27a:	2312      	movs	r3, #18
 800d27c:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d280:	a908      	add	r1, sp, #32
 800d282:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d286:	f002 faca 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800d28a:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800d28e:	2313      	movs	r3, #19
 800d290:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d294:	a908      	add	r1, sp, #32
 800d296:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d29a:	f002 fac0 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800d29e:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800d2a2:	2314      	movs	r3, #20
 800d2a4:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d2a8:	a908      	add	r1, sp, #32
 800d2aa:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d2ae:	f002 fab6 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800d2b2:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800d2b6:	2317      	movs	r3, #23
 800d2b8:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d2bc:	a908      	add	r1, sp, #32
 800d2be:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d2c2:	f002 faac 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800d2c6:	f884 00b1 	strb.w	r0, [r4, #177]	; 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800d2ca:	2318      	movs	r3, #24
 800d2cc:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d2d0:	a908      	add	r1, sp, #32
 800d2d2:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d2d6:	f002 faa2 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800d2da:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800d2de:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800d2e2:	2319      	movs	r3, #25
 800d2e4:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d2e8:	a908      	add	r1, sp, #32
 800d2ea:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d2ee:	f002 fa96 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800d2f2:	b2c0      	uxtb	r0, r0
 800d2f4:	f884 00b8 	strb.w	r0, [r4, #184]	; 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800d2f8:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800d2fc:	231e      	movs	r3, #30
 800d2fe:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d302:	a908      	add	r1, sp, #32
 800d304:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d308:	f002 fa89 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800d30c:	f884 00c4 	strb.w	r0, [r4, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800d310:	231f      	movs	r3, #31
 800d312:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d316:	a908      	add	r1, sp, #32
 800d318:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d31c:	f002 fa7f 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800d320:	f884 00c5 	strb.w	r0, [r4, #197]	; 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800d324:	2320      	movs	r3, #32
 800d326:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d32a:	eb0d 0103 	add.w	r1, sp, r3
 800d32e:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d332:	f002 fa74 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 800d336:	f8c4 00c8 	str.w	r0, [r4, #200]	; 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800d33a:	2321      	movs	r3, #33	; 0x21
 800d33c:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d340:	a908      	add	r1, sp, #32
 800d342:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d346:	f002 fa6a 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 800d34a:	f8c4 00cc 	str.w	r0, [r4, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800d34e:	230b      	movs	r3, #11
 800d350:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d354:	a908      	add	r1, sp, #32
 800d356:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d35a:	f002 fa60 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 800d35e:	f8a4 00d0 	strh.w	r0, [r4, #208]	; 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800d362:	230c      	movs	r3, #12
 800d364:	f88d 3020 	strb.w	r3, [sp, #32]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d368:	a908      	add	r1, sp, #32
 800d36a:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d36e:	f002 fa56 	bl	800f81e <RegionGetPhyParam>
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 800d372:	f8a4 00d2 	strh.w	r0, [r4, #210]	; 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 800d376:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 800d37a:	f8c4 b094 	str.w	fp, [r4, #148]	; 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 800d37e:	f884 9098 	strb.w	r9, [r4, #152]	; 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 800d382:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 800d386:	f884 9050 	strb.w	r9, [r4, #80]	; 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 800d38a:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800d38e:	6563      	str	r3, [r4, #84]	; 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 800d390:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800d394:	65a3      	str	r3, [r4, #88]	; 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 800d396:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 800d39a:	65e3      	str	r3, [r4, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 800d39c:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 800d3a0:	6623      	str	r3, [r4, #96]	; 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 800d3a2:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 800d3a6:	6663      	str	r3, [r4, #100]	; 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 800d3a8:	f884 a068 	strb.w	sl, [r4, #104]	; 0x68

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800d3ac:	f88d 6018 	strb.w	r6, [sp, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800d3b0:	f504 7308 	add.w	r3, r4, #544	; 0x220
 800d3b4:	9304      	str	r3, [sp, #16]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800d3b6:	f504 732d 	add.w	r3, r4, #692	; 0x2b4
 800d3ba:	9305      	str	r3, [sp, #20]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800d3bc:	a904      	add	r1, sp, #16
 800d3be:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800d3c2:	f002 fa43 	bl	800f84c <RegionInitDefaults>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 800d3c6:	f8c5 8348 	str.w	r8, [r5, #840]	; 0x348
    ResetMacParameters( false );
 800d3ca:	4630      	mov	r0, r6
 800d3cc:	f7fe fd4f 	bl	800be6e <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 800d3d0:	f884 a119 	strb.w	sl, [r4, #281]	; 0x119

    MacCtx.MacPrimitives = primitives;
 800d3d4:	f8c5 7344 	str.w	r7, [r5, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 800d3d8:	f885 6481 	strb.w	r6, [r5, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800d3dc:	f8c5 a340 	str.w	sl, [r5, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 800d3e0:	62e6      	str	r6, [r4, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 800d3e2:	6326      	str	r6, [r4, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800d3e4:	9600      	str	r6, [sp, #0]
 800d3e6:	f64b 33b5 	movw	r3, #48053	; 0xbbb5
 800d3ea:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d3ee:	4632      	mov	r2, r6
 800d3f0:	f04f 31ff 	mov.w	r1, #4294967295
 800d3f4:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800d3f8:	f006 fc7a 	bl	8013cf0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800d3fc:	9600      	str	r6, [sp, #0]
 800d3fe:	f64b 532b 	movw	r3, #48427	; 0xbd2b
 800d402:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d406:	4632      	mov	r2, r6
 800d408:	f04f 31ff 	mov.w	r1, #4294967295
 800d40c:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800d410:	f006 fc6e 	bl	8013cf0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800d414:	9600      	str	r6, [sp, #0]
 800d416:	f64b 43d1 	movw	r3, #48337	; 0xbcd1
 800d41a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d41e:	4632      	mov	r2, r6
 800d420:	f04f 31ff 	mov.w	r1, #4294967295
 800d424:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800d428:	f006 fc62 	bl	8013cf0 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800d42c:	9600      	str	r6, [sp, #0]
 800d42e:	f64a 73ef 	movw	r3, #45039	; 0xafef
 800d432:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d436:	4632      	mov	r2, r6
 800d438:	f04f 31ff 	mov.w	r1, #4294967295
 800d43c:	f505 707d 	add.w	r0, r5, #1012	; 0x3f4
 800d440:	f006 fc56 	bl	8013cf0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 800d444:	ae02      	add	r6, sp, #8
 800d446:	4630      	mov	r0, r6
 800d448:	f006 f919 	bl	801367e <SysTimeGetMcuTime>
 800d44c:	f504 7390 	add.w	r3, r4, #288	; 0x120
 800d450:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d454:	e883 0003 	stmia.w	r3, {r0, r1}
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800d458:	f64b 631b 	movw	r3, #48667	; 0xbe1b
 800d45c:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d460:	f8c5 334c 	str.w	r3, [r5, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800d464:	f64b 53c9 	movw	r3, #48585	; 0xbdc9
 800d468:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d46c:	f8c5 3354 	str.w	r3, [r5, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800d470:	f64a 73a3 	movw	r3, #44963	; 0xafa3
 800d474:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d478:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800d47c:	f64b 539f 	movw	r3, #48543	; 0xbd9f
 800d480:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d484:	f8c5 3350 	str.w	r3, [r5, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800d488:	f64b 5375 	movw	r3, #48501	; 0xbd75
 800d48c:	f6c0 0300 	movt	r3, #2048	; 0x800
 800d490:	f8c5 3358 	str.w	r3, [r5, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800d494:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800d498:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f505 7053 	add.w	r0, r5, #844	; 0x34c
 800d4a2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 800d4a4:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 800d4a8:	f7fc fb1d 	bl	8009ae6 <SecureElementInit>
 800d4ac:	bbb0      	cbnz	r0, 800d51c <LoRaMacInitialization+0x3a6>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f001 fdd4 	bl	800f05c <LoRaMacCryptoInit>
 800d4b4:	bba0      	cbnz	r0, 800d520 <LoRaMacInitialization+0x3aa>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 800d4b6:	f001 fa0a 	bl	800e8ce <LoRaMacCommandsInit>
 800d4ba:	bb98      	cbnz	r0, 800d524 <LoRaMacInitialization+0x3ae>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800d4bc:	f104 00e8 	add.w	r0, r4, #232	; 0xe8
 800d4c0:	f001 fe33 	bl	800f12a <LoRaMacCryptoSetMulticastReference>
 800d4c4:	4604      	mov	r4, r0
 800d4c6:	bb78      	cbnz	r0, 800d528 <LoRaMacInitialization+0x3b2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800d4c8:	f245 25a0 	movw	r5, #21152	; 0x52a0
 800d4cc:	f6c0 0501 	movt	r5, #2049	; 0x801
 800d4d0:	696b      	ldr	r3, [r5, #20]
 800d4d2:	4798      	blx	r3
 800d4d4:	f003 fcfa 	bl	8010ecc <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800d4d8:	f640 6350 	movw	r3, #3664	; 0xe50
 800d4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d4e0:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800d4e2:	f893 0119 	ldrb.w	r0, [r3, #281]	; 0x119
 800d4e6:	4790      	blx	r2
    Radio.Sleep( );
 800d4e8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800d4ea:	4798      	blx	r3
    MacCtx.AllowRequests = requestState;
 800d4ec:	f640 1348 	movw	r3, #2376	; 0x948
 800d4f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d4f4:	f883 a482 	strb.w	sl, [r3, #1154]	; 0x482
}
 800d4f8:	e00c      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800d4fa:	2403      	movs	r4, #3
 800d4fc:	e00a      	b.n	800d514 <LoRaMacInitialization+0x39e>
 800d4fe:	2403      	movs	r4, #3
 800d500:	e008      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800d502:	2403      	movs	r4, #3
 800d504:	e006      	b.n	800d514 <LoRaMacInitialization+0x39e>
 800d506:	2403      	movs	r4, #3
 800d508:	e004      	b.n	800d514 <LoRaMacInitialization+0x39e>
 800d50a:	2403      	movs	r4, #3
 800d50c:	e002      	b.n	800d514 <LoRaMacInitialization+0x39e>
 800d50e:	2403      	movs	r4, #3
 800d510:	e000      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800d512:	2409      	movs	r4, #9

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );

    return LORAMAC_STATUS_OK;
}
 800d514:	4620      	mov	r0, r4
 800d516:	b00b      	add	sp, #44	; 0x2c
 800d518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800d51c:	2411      	movs	r4, #17
 800d51e:	e7f9      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800d520:	2411      	movs	r4, #17
 800d522:	e7f7      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d524:	2413      	movs	r4, #19
 800d526:	e7f5      	b.n	800d514 <LoRaMacInitialization+0x39e>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800d528:	2411      	movs	r4, #17
 800d52a:	e7f3      	b.n	800d514 <LoRaMacInitialization+0x39e>

0800d52c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800d52c:	b510      	push	{r4, lr}
    MacCtx.MacState = LORAMAC_IDLE;
 800d52e:	f640 1348 	movw	r3, #2376	; 0x948
 800d532:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d536:	2400      	movs	r4, #0
 800d538:	f8c3 4340 	str.w	r4, [r3, #832]	; 0x340
    UpdateRxSlotIdleState();
 800d53c:	f7fd fce3 	bl	800af06 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
}
 800d540:	4620      	mov	r0, r4
 800d542:	bd10      	pop	{r4, pc}

0800d544 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 800d544:	b508      	push	{r3, lr}
    if( LoRaMacIsBusy( ) == false )
 800d546:	f7fe fdfc 	bl	800c142 <LoRaMacIsBusy>
 800d54a:	b148      	cbz	r0, 800d560 <LoRaMacStop+0x1c>
            Radio.Sleep( );
        }
        MacCtx.MacState = LORAMAC_STOPPED;
        return LORAMAC_STATUS_OK;
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 800d54c:	f640 1348 	movw	r3, #2376	; 0x948
 800d550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d554:	f8d3 0340 	ldr.w	r0, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 800d558:	3801      	subs	r0, #1
 800d55a:	bf18      	it	ne
 800d55c:	2001      	movne	r0, #1
    {
        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_BUSY;
}
 800d55e:	bd08      	pop	{r3, pc}
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800d560:	f640 6350 	movw	r3, #3664	; 0xe50
 800d564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d568:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d56c:	2b02      	cmp	r3, #2
 800d56e:	d008      	beq.n	800d582 <LoRaMacStop+0x3e>
        MacCtx.MacState = LORAMAC_STOPPED;
 800d570:	f640 1348 	movw	r3, #2376	; 0x948
 800d574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d578:	2201      	movs	r2, #1
 800d57a:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 800d57e:	2000      	movs	r0, #0
 800d580:	e7ed      	b.n	800d55e <LoRaMacStop+0x1a>
            Radio.Sleep( );
 800d582:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800d586:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d58c:	4798      	blx	r3
 800d58e:	e7ef      	b.n	800d570 <LoRaMacStop+0x2c>

0800d590 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 800d590:	b510      	push	{r4, lr}
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 800d592:	f640 1448 	movw	r4, #2376	; 0x948
 800d596:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800d59a:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800d59e:	f006 fc0f 	bl	8013dc0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 800d5a2:	f504 7060 	add.w	r0, r4, #896	; 0x380
 800d5a6:	f006 fc0b 	bl	8013dc0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 800d5aa:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800d5ae:	f006 fc07 	bl	8013dc0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
 800d5b2:	f504 707d 	add.w	r0, r4, #1012	; 0x3f4
 800d5b6:	f006 fc03 	bl	8013dc0 <UTIL_TIMER_Stop>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 800d5ba:	f001 f975 	bl	800e8a8 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 800d5be:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800d5c2:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d5c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c8:	4798      	blx	r3

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340

    return LORAMAC_STATUS_OK;
}
 800d5d0:	2000      	movs	r0, #0
 800d5d2:	bd10      	pop	{r4, pc}

0800d5d4 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800d5d4:	b530      	push	{r4, r5, lr}
 800d5d6:	b089      	sub	sp, #36	; 0x24
 800d5d8:	4604      	mov	r4, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800d5da:	f640 6350 	movw	r3, #3664	; 0xe50
 800d5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d5e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d5e4:	9202      	str	r2, [sp, #8]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800d5e6:	f893 00dd 	ldrb.w	r0, [r3, #221]	; 0xdd
 800d5ea:	f88d 0007 	strb.w	r0, [sp, #7]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800d5ee:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800d5f2:	f88d 3006 	strb.w	r3, [sp, #6]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	9300      	str	r3, [sp, #0]

    if( txInfo == NULL )
 800d5fa:	2900      	cmp	r1, #0
 800d5fc:	d04c      	beq.n	800d698 <LoRaMacQueryTxPossible+0xc4>
 800d5fe:	460d      	mov	r5, r1
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 800d600:	f640 6350 	movw	r3, #3664	; 0xe50
 800d604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d608:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
 800d60c:	9103      	str	r1, [sp, #12]
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 800d60e:	2100      	movs	r1, #0
 800d610:	f88d 1010 	strb.w	r1, [sp, #16]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800d614:	f893 111a 	ldrb.w	r1, [r3, #282]	; 0x11a
 800d618:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800d61c:	9205      	str	r2, [sp, #20]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800d61e:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 800d622:	f8ad 2018 	strh.w	r2, [sp, #24]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800d626:	f8b3 208a 	ldrh.w	r2, [r3, #138]	; 0x8a
 800d62a:	f8ad 201a 	strh.w	r2, [sp, #26]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d62e:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800d632:	f88d 201c 	strb.w	r2, [sp, #28]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800d636:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800d63a:	f88d 201d 	strb.w	r2, [sp, #29]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800d63e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800d642:	f88d 201e 	strb.w	r2, [sp, #30]
    adrNext.Region = Nvm.MacGroup2.Region;
 800d646:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800d64a:	f88d 301f 	strb.w	r3, [sp, #31]

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800d64e:	ab02      	add	r3, sp, #8
 800d650:	f10d 0206 	add.w	r2, sp, #6
 800d654:	f10d 0107 	add.w	r1, sp, #7
 800d658:	a803      	add	r0, sp, #12
 800d65a:	f001 f897 	bl	800e78c <LoRaMacAdrCalcNext>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d65e:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800d662:	f7fd fcaa 	bl	800afba <GetMaxAppPayloadWithoutFOptsLength>
 800d666:	7068      	strb	r0, [r5, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800d668:	4668      	mov	r0, sp
 800d66a:	f001 fa36 	bl	800eada <LoRaMacCommandsGetSizeSerializedCmds>
 800d66e:	b9a8      	cbnz	r0, 800d69c <LoRaMacQueryTxPossible+0xc8>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800d670:	9a00      	ldr	r2, [sp, #0]
 800d672:	2a0f      	cmp	r2, #15
 800d674:	d80c      	bhi.n	800d690 <LoRaMacQueryTxPossible+0xbc>
 800d676:	786b      	ldrb	r3, [r5, #1]
 800d678:	429a      	cmp	r2, r3
 800d67a:	d809      	bhi.n	800d690 <LoRaMacQueryTxPossible+0xbc>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800d67c:	1a99      	subs	r1, r3, r2
 800d67e:	7029      	strb	r1, [r5, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800d680:	4414      	add	r4, r2
 800d682:	42a3      	cmp	r3, r4
 800d684:	bf2c      	ite	cs
 800d686:	2000      	movcs	r0, #0
 800d688:	2001      	movcc	r0, #1
 800d68a:	00c0      	lsls	r0, r0, #3
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 800d68c:	b009      	add	sp, #36	; 0x24
 800d68e:	bd30      	pop	{r4, r5, pc}
        txInfo->MaxPossibleApplicationDataSize = 0;
 800d690:	2300      	movs	r3, #0
 800d692:	702b      	strb	r3, [r5, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800d694:	2008      	movs	r0, #8
 800d696:	e7f9      	b.n	800d68c <LoRaMacQueryTxPossible+0xb8>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800d698:	2003      	movs	r0, #3
 800d69a:	e7f7      	b.n	800d68c <LoRaMacQueryTxPossible+0xb8>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d69c:	2013      	movs	r0, #19
 800d69e:	e7f5      	b.n	800d68c <LoRaMacQueryTxPossible+0xb8>

0800d6a0 <LoRaMacMibGetRequestConfirm>:
{
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800d6a0:	2800      	cmp	r0, #0
 800d6a2:	f000 81ab 	beq.w	800d9fc <LoRaMacMibGetRequestConfirm+0x35c>
{
 800d6a6:	b510      	push	{r4, lr}
 800d6a8:	b084      	sub	sp, #16
 800d6aa:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 800d6ac:	7800      	ldrb	r0, [r0, #0]
 800d6ae:	283f      	cmp	r0, #63	; 0x3f
 800d6b0:	f200 81a0 	bhi.w	800d9f4 <LoRaMacMibGetRequestConfirm+0x354>
 800d6b4:	e8df f010 	tbh	[pc, r0, lsl #1]
 800d6b8:	00480040 	.word	0x00480040
 800d6bc:	00560051 	.word	0x00560051
 800d6c0:	0064005b 	.word	0x0064005b
 800d6c4:	019e006d 	.word	0x019e006d
 800d6c8:	019e019e 	.word	0x019e019e
 800d6cc:	019e019e 	.word	0x019e019e
 800d6d0:	019e019e 	.word	0x019e019e
 800d6d4:	0078019e 	.word	0x0078019e
 800d6d8:	008a0081 	.word	0x008a0081
 800d6dc:	00a40099 	.word	0x00a40099
 800d6e0:	00ba00af 	.word	0x00ba00af
 800d6e4:	00c500d4 	.word	0x00c500d4
 800d6e8:	00ec00e3 	.word	0x00ec00e3
 800d6ec:	00fc00f4 	.word	0x00fc00f4
 800d6f0:	010c0104 	.word	0x010c0104
 800d6f4:	011d0114 	.word	0x011d0114
 800d6f8:	0126012f 	.word	0x0126012f
 800d6fc:	01400138 	.word	0x01400138
 800d700:	015c0149 	.word	0x015c0149
 800d704:	01590152 	.word	0x01590152
 800d708:	0165019e 	.word	0x0165019e
 800d70c:	019e019e 	.word	0x019e019e
 800d710:	019e019e 	.word	0x019e019e
 800d714:	019e019e 	.word	0x019e019e
 800d718:	019e019e 	.word	0x019e019e
 800d71c:	019e019e 	.word	0x019e019e
 800d720:	019e019e 	.word	0x019e019e
 800d724:	019e019e 	.word	0x019e019e
 800d728:	0171019e 	.word	0x0171019e
 800d72c:	0183017a 	.word	0x0183017a
 800d730:	0195018c 	.word	0x0195018c
 800d734:	01a401a4 	.word	0x01a401a4
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 800d738:	f640 6350 	movw	r3, #3664	; 0xe50
 800d73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d740:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800d744:	7123      	strb	r3, [r4, #4]
            break;
 800d746:	e15c      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800d748:	f640 6350 	movw	r3, #3664	; 0xe50
 800d74c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d750:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800d754:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d756:	2000      	movs	r0, #0
            break;
 800d758:	e153      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 800d75a:	6860      	ldr	r0, [r4, #4]
 800d75c:	f7fc fb5a 	bl	8009e14 <SecureElementGetDevEui>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d760:	2000      	movs	r0, #0
            break;
 800d762:	e14e      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 800d764:	6860      	ldr	r0, [r4, #4]
 800d766:	f7fc fb73 	bl	8009e50 <SecureElementGetJoinEui>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d76a:	2000      	movs	r0, #0
            break;
 800d76c:	e149      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 800d76e:	f640 6350 	movw	r3, #3664	; 0xe50
 800d772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d776:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800d77a:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d77c:	2000      	movs	r0, #0
            break;
 800d77e:	e140      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 800d780:	f640 6350 	movw	r3, #3664	; 0xe50
 800d784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d78c:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d78e:	2000      	movs	r0, #0
            break;
 800d790:	e137      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 800d792:	f640 6350 	movw	r3, #3664	; 0xe50
 800d796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d79a:	1d21      	adds	r1, r4, #4
 800d79c:	f893 012c 	ldrb.w	r0, [r3, #300]	; 0x12c
 800d7a0:	f7fc fb70 	bl	8009e84 <SecureElementGetDevAddr>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d7a4:	2000      	movs	r0, #0
            break;
 800d7a6:	e12c      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 800d7a8:	f640 6350 	movw	r3, #3664	; 0xe50
 800d7ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d7b0:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 800d7b4:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d7b6:	2000      	movs	r0, #0
            break;
 800d7b8:	e123      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800d7ba:	f640 6350 	movw	r3, #3664	; 0xe50
 800d7be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d7c2:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800d7c6:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d7c8:	2000      	movs	r0, #0
            break;
 800d7ca:	e11a      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800d7cc:	231d      	movs	r3, #29
 800d7ce:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d7d2:	f640 6350 	movw	r3, #3664	; 0xe50
 800d7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d7da:	a902      	add	r1, sp, #8
 800d7dc:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800d7e0:	f002 f81d 	bl	800f81e <RegionGetPhyParam>

            mibGet->Param.ChannelList = phyParam.Channels;
 800d7e4:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d7e6:	2000      	movs	r0, #0
            break;
 800d7e8:	e10b      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800d7ea:	3404      	adds	r4, #4
 800d7ec:	f640 63bc 	movw	r3, #3772	; 0xebc
 800d7f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d7f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7f8:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d7fc:	2000      	movs	r0, #0
            break;
 800d7fe:	e100      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800d800:	3404      	adds	r4, #4
 800d802:	f640 7304 	movw	r3, #3844	; 0xf04
 800d806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d80a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d80e:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d812:	2000      	movs	r0, #0
            break;
 800d814:	e0f5      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 800d816:	3404      	adds	r4, #4
 800d818:	f640 63c4 	movw	r3, #3780	; 0xec4
 800d81c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d820:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d824:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d828:	2000      	movs	r0, #0
            break;
 800d82a:	e0ea      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800d82c:	3404      	adds	r4, #4
 800d82e:	f640 730c 	movw	r3, #3852	; 0xf0c
 800d832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d836:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d83a:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d83e:	2000      	movs	r0, #0
            break;
 800d840:	e0df      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800d842:	231b      	movs	r3, #27
 800d844:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d848:	f640 6350 	movw	r3, #3664	; 0xe50
 800d84c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d850:	a902      	add	r1, sp, #8
 800d852:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800d856:	f001 ffe2 	bl	800f81e <RegionGetPhyParam>

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800d85a:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d85c:	2000      	movs	r0, #0
            break;
 800d85e:	e0d0      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800d860:	231a      	movs	r3, #26
 800d862:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d866:	f640 6350 	movw	r3, #3664	; 0xe50
 800d86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d86e:	a902      	add	r1, sp, #8
 800d870:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800d874:	f001 ffd3 	bl	800f81e <RegionGetPhyParam>

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800d878:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d87a:	2000      	movs	r0, #0
            break;
 800d87c:	e0c1      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800d87e:	f640 6350 	movw	r3, #3664	; 0xe50
 800d882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d886:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800d88a:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d88c:	2000      	movs	r0, #0
            break;
 800d88e:	e0b8      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 800d890:	f640 6350 	movw	r3, #3664	; 0xe50
 800d894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d89a:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d89c:	2000      	movs	r0, #0
            break;
 800d89e:	e0b0      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 800d8a0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8aa:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d8ac:	2000      	movs	r0, #0
            break;
 800d8ae:	e0a8      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 800d8b0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8ba:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d8bc:	2000      	movs	r0, #0
            break;
 800d8be:	e0a0      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 800d8c0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8ca:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d8cc:	2000      	movs	r0, #0
            break;
 800d8ce:	e098      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 800d8d0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8da:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d8dc:	2000      	movs	r0, #0
            break;
 800d8de:	e090      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800d8e0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8e8:	f993 30dd 	ldrsb.w	r3, [r3, #221]	; 0xdd
 800d8ec:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d8ee:	2000      	movs	r0, #0
            break;
 800d8f0:	e087      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800d8f2:	f640 6350 	movw	r3, #3664	; 0xe50
 800d8f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d8fa:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800d8fe:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d900:	2000      	movs	r0, #0
            break;
 800d902:	e07e      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800d904:	f640 6350 	movw	r3, #3664	; 0xe50
 800d908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d90c:	f993 30dc 	ldrsb.w	r3, [r3, #220]	; 0xdc
 800d910:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d912:	2000      	movs	r0, #0
            break;
 800d914:	e075      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800d916:	f640 6350 	movw	r3, #3664	; 0xe50
 800d91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d91e:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800d922:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d924:	2000      	movs	r0, #0
            break;
 800d926:	e06c      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 800d928:	f640 6350 	movw	r3, #3664	; 0xe50
 800d92c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d932:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d934:	2000      	movs	r0, #0
            break;
 800d936:	e064      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 800d938:	f640 6350 	movw	r3, #3664	; 0xe50
 800d93c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d940:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d944:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d946:	2000      	movs	r0, #0
            break;
 800d948:	e05b      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800d94a:	f640 6350 	movw	r3, #3664	; 0xe50
 800d94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d952:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d956:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d958:	2000      	movs	r0, #0
            break;
 800d95a:	e052      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 800d95c:	f640 6350 	movw	r3, #3664	; 0xe50
 800d960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d964:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d966:	2000      	movs	r0, #0
            break;
 800d968:	e04b      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
#else
            mibGet->Param.BackupContexts = NULL;
 800d96a:	2000      	movs	r0, #0
 800d96c:	6060      	str	r0, [r4, #4]
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 800d96e:	e048      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800d970:	f640 6350 	movw	r3, #3664	; 0xe50
 800d974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d978:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d97c:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d97e:	2000      	movs	r0, #0
            break;
 800d980:	e03f      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 800d982:	f640 6350 	movw	r3, #3664	; 0xe50
 800d986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d98a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800d98e:	6063      	str	r3, [r4, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800d990:	f002 f805 	bl	800f99e <RegionGetVersion>
 800d994:	60a0      	str	r0, [r4, #8]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d996:	2000      	movs	r0, #0
            break;
 800d998:	e033      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800d99a:	f640 6350 	movw	r3, #3664	; 0xe50
 800d99e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d9a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9a6:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d9a8:	2000      	movs	r0, #0
            break;
 800d9aa:	e02a      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800d9ac:	f640 6350 	movw	r3, #3664	; 0xe50
 800d9b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d9b4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800d9b8:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d9ba:	2000      	movs	r0, #0
            break;
 800d9bc:	e021      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800d9be:	f640 6350 	movw	r3, #3664	; 0xe50
 800d9c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d9c6:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800d9ca:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d9cc:	2000      	movs	r0, #0
            break;
 800d9ce:	e018      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 800d9d0:	f640 6350 	movw	r3, #3664	; 0xe50
 800d9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d9d8:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 800d9dc:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d9de:	2000      	movs	r0, #0
            break;
 800d9e0:	e00f      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 800d9e2:	f640 6350 	movw	r3, #3664	; 0xe50
 800d9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d9ea:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800d9ee:	80a3      	strh	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800d9f0:	2000      	movs	r0, #0
            break;
 800d9f2:	e006      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
#endif
            break;
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f000 ff5b 	bl	800e8b0 <LoRaMacClassBMibGetRequestConfirm>
            break;
 800d9fa:	e002      	b.n	800da02 <LoRaMacMibGetRequestConfirm+0x362>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800d9fc:	2003      	movs	r0, #3
        }
    }
    return status;
}
 800d9fe:	4770      	bx	lr
    switch( mibGet->Type )
 800da00:	2018      	movs	r0, #24
}
 800da02:	b004      	add	sp, #16
 800da04:	bd10      	pop	{r4, pc}

0800da06 <LoRaMacMibSetRequestConfirm>:
{
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800da06:	2800      	cmp	r0, #0
 800da08:	f000 82e1 	beq.w	800dfce <LoRaMacMibSetRequestConfirm+0x5c8>
{
 800da0c:	b530      	push	{r4, r5, lr}
 800da0e:	b085      	sub	sp, #20
 800da10:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800da12:	f640 1348 	movw	r3, #2376	; 0x948
 800da16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800da1a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800da1e:	f013 0f02 	tst.w	r3, #2
 800da22:	f040 82d6 	bne.w	800dfd2 <LoRaMacMibSetRequestConfirm+0x5cc>
    {
        return LORAMAC_STATUS_BUSY;
    }

    switch( mibSet->Type )
 800da26:	7805      	ldrb	r5, [r0, #0]
 800da28:	2d3f      	cmp	r5, #63	; 0x3f
 800da2a:	f200 82cd 	bhi.w	800dfc8 <LoRaMacMibSetRequestConfirm+0x5c2>
 800da2e:	e8df f015 	tbh	[pc, r5, lsl #1]
 800da32:	0042      	.short	0x0042
 800da34:	00520046 	.word	0x00520046
 800da38:	00600059 	.word	0x00600059
 800da3c:	00720069 	.word	0x00720069
 800da40:	00910086 	.word	0x00910086
 800da44:	00a7009c 	.word	0x00a7009c
 800da48:	00bd00b2 	.word	0x00bd00b2
 800da4c:	00d300c8 	.word	0x00d300c8
 800da50:	00ef00de 	.word	0x00ef00de
 800da54:	00f802cb 	.word	0x00f802cb
 800da58:	01450126 	.word	0x01450126
 800da5c:	01af017d 	.word	0x01af017d
 800da60:	01c2019c 	.word	0x01c2019c
 800da64:	01d801d0 	.word	0x01d801d0
 800da68:	01e801e0 	.word	0x01e801e0
 800da6c:	01f801f0 	.word	0x01f801f0
 800da70:	024a0212 	.word	0x024a0212
 800da74:	02640230 	.word	0x02640230
 800da78:	0279026e 	.word	0x0279026e
 800da7c:	00400282 	.word	0x00400282
 800da80:	028b02cb 	.word	0x028b02cb
 800da84:	02cb02cb 	.word	0x02cb02cb
 800da88:	02cb02cb 	.word	0x02cb02cb
 800da8c:	02cb02cb 	.word	0x02cb02cb
 800da90:	02cb02cb 	.word	0x02cb02cb
 800da94:	02cb02cb 	.word	0x02cb02cb
 800da98:	02cb02cb 	.word	0x02cb02cb
 800da9c:	02cb02cb 	.word	0x02cb02cb
 800daa0:	02cb02cb 	.word	0x02cb02cb
 800daa4:	02a7029e 	.word	0x02a7029e
 800daa8:	02b902b0 	.word	0x02b902b0
 800daac:	02d302c2 	.word	0x02d302c2
 800dab0:	02d3      	.short	0x02d3
 800dab2:	2000      	movs	r0, #0
 800dab4:	e28e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800dab6:	7900      	ldrb	r0, [r0, #4]
 800dab8:	f7fe faa2 	bl	800c000 <SwitchClass>
            break;
 800dabc:	e28a      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800dabe:	7902      	ldrb	r2, [r0, #4]
 800dac0:	2a02      	cmp	r2, #2
 800dac2:	f000 828b 	beq.w	800dfdc <LoRaMacMibSetRequestConfirm+0x5d6>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 800dac6:	f640 6350 	movw	r3, #3664	; 0xe50
 800daca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dace:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dad2:	2000      	movs	r0, #0
 800dad4:	e27e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800dad6:	6840      	ldr	r0, [r0, #4]
 800dad8:	f7fc f98d 	bl	8009df6 <SecureElementSetDevEui>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dadc:	2800      	cmp	r0, #0
 800dade:	bf18      	it	ne
 800dae0:	2003      	movne	r0, #3
 800dae2:	e277      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800dae4:	6840      	ldr	r0, [r0, #4]
 800dae6:	f7fc f9a3 	bl	8009e30 <SecureElementSetJoinEui>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800daea:	2800      	cmp	r0, #0
 800daec:	bf18      	it	ne
 800daee:	4628      	movne	r0, r5
 800daf0:	e270      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 800daf2:	7902      	ldrb	r2, [r0, #4]
 800daf4:	f640 6350 	movw	r3, #3664	; 0xe50
 800daf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dafc:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800db00:	2000      	movs	r0, #0
            break;
 800db02:	e267      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 800db04:	6842      	ldr	r2, [r0, #4]
 800db06:	f640 6350 	movw	r3, #3664	; 0xe50
 800db0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800db0e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800db12:	2000      	movs	r0, #0
            break;
 800db14:	e25e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 800db16:	f640 6350 	movw	r3, #3664	; 0xe50
 800db1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800db1e:	6841      	ldr	r1, [r0, #4]
 800db20:	f893 012c 	ldrb.w	r0, [r3, #300]	; 0x12c
 800db24:	f7fc f9a3 	bl	8009e6e <SecureElementSetDevAddr>
 800db28:	2800      	cmp	r0, #0
 800db2a:	f040 8259 	bne.w	800dfe0 <LoRaMacMibSetRequestConfirm+0x5da>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 800db2e:	6862      	ldr	r2, [r4, #4]
 800db30:	f640 6350 	movw	r3, #3664	; 0xe50
 800db34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800db38:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800db3c:	e24a      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800db3e:	6841      	ldr	r1, [r0, #4]
 800db40:	2900      	cmp	r1, #0
 800db42:	f000 824f 	beq.w	800dfe4 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800db46:	2000      	movs	r0, #0
 800db48:	f001 fc6f 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800db4c:	2800      	cmp	r0, #0
 800db4e:	bf18      	it	ne
 800db50:	2011      	movne	r0, #17
 800db52:	e23f      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800db54:	6841      	ldr	r1, [r0, #4]
 800db56:	2900      	cmp	r1, #0
 800db58:	f000 8246 	beq.w	800dfe8 <LoRaMacMibSetRequestConfirm+0x5e2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800db5c:	2001      	movs	r0, #1
 800db5e:	f001 fc64 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800db62:	2800      	cmp	r0, #0
 800db64:	bf18      	it	ne
 800db66:	2011      	movne	r0, #17
 800db68:	e234      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800db6a:	6841      	ldr	r1, [r0, #4]
 800db6c:	2900      	cmp	r1, #0
 800db6e:	f000 823d 	beq.w	800dfec <LoRaMacMibSetRequestConfirm+0x5e6>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800db72:	2008      	movs	r0, #8
 800db74:	f001 fc59 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800db78:	2800      	cmp	r0, #0
 800db7a:	bf18      	it	ne
 800db7c:	2011      	movne	r0, #17
 800db7e:	e229      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800db80:	6841      	ldr	r1, [r0, #4]
 800db82:	2900      	cmp	r1, #0
 800db84:	f000 8234 	beq.w	800dff0 <LoRaMacMibSetRequestConfirm+0x5ea>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800db88:	2009      	movs	r0, #9
 800db8a:	f001 fc4e 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800db8e:	2800      	cmp	r0, #0
 800db90:	bf18      	it	ne
 800db92:	2011      	movne	r0, #17
 800db94:	e21e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800db96:	6841      	ldr	r1, [r0, #4]
 800db98:	2900      	cmp	r1, #0
 800db9a:	f000 822b 	beq.w	800dff4 <LoRaMacMibSetRequestConfirm+0x5ee>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800db9e:	200c      	movs	r0, #12
 800dba0:	f001 fc43 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800dba4:	2800      	cmp	r0, #0
 800dba6:	bf18      	it	ne
 800dba8:	2011      	movne	r0, #17
 800dbaa:	e213      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            break;
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800dbac:	6841      	ldr	r1, [r0, #4]
 800dbae:	2900      	cmp	r1, #0
 800dbb0:	f000 8222 	beq.w	800dff8 <LoRaMacMibSetRequestConfirm+0x5f2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800dbb4:	200d      	movs	r0, #13
 800dbb6:	f001 fc38 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800dbba:	2800      	cmp	r0, #0
 800dbbc:	bf18      	it	ne
 800dbbe:	2011      	movne	r0, #17
 800dbc0:	e208      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800dbc2:	6841      	ldr	r1, [r0, #4]
 800dbc4:	2900      	cmp	r1, #0
 800dbc6:	f000 8219 	beq.w	800dffc <LoRaMacMibSetRequestConfirm+0x5f6>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800dbca:	200e      	movs	r0, #14
 800dbcc:	f001 fc2d 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	bf18      	it	ne
 800dbd4:	2011      	movne	r0, #17
 800dbd6:	e1fd      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800dbd8:	6841      	ldr	r1, [r0, #4]
 800dbda:	2900      	cmp	r1, #0
 800dbdc:	f000 8210 	beq.w	800e000 <LoRaMacMibSetRequestConfirm+0x5fa>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800dbe0:	200f      	movs	r0, #15
 800dbe2:	f001 fc22 	bl	800f42a <LoRaMacCryptoSetKey>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800dbe6:	2800      	cmp	r0, #0
 800dbe8:	bf18      	it	ne
 800dbea:	2011      	movne	r0, #17
 800dbec:	e1f2      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800dbee:	7900      	ldrb	r0, [r0, #4]
 800dbf0:	f640 6350 	movw	r3, #3664	; 0xe50
 800dbf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dbf8:	f883 0119 	strb.w	r0, [r3, #281]	; 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800dbfc:	f245 24a0 	movw	r4, #21152	; 0x52a0
 800dc00:	f6c0 0401 	movt	r4, #2049	; 0x801
 800dc04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dc06:	4798      	blx	r3
            Radio.Sleep( );
 800dc08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800dc0a:	4798      	blx	r3
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dc0c:	2000      	movs	r0, #0
            break;
 800dc0e:	e1e1      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800dc10:	7902      	ldrb	r2, [r0, #4]
 800dc12:	f640 6350 	movw	r3, #3664	; 0xe50
 800dc16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc1a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dc1e:	2000      	movs	r0, #0
            break;
 800dc20:	e1d8      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800dc22:	7a03      	ldrb	r3, [r0, #8]
 800dc24:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dc28:	f640 6350 	movw	r3, #3664	; 0xe50
 800dc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc30:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800dc34:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 800dc38:	2207      	movs	r2, #7
 800dc3a:	a901      	add	r1, sp, #4
 800dc3c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dc40:	f001 fe0c 	bl	800f85c <RegionVerify>
 800dc44:	b908      	cbnz	r0, 800dc4a <LoRaMacMibSetRequestConfirm+0x244>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dc46:	2003      	movs	r0, #3
 800dc48:	e1c4      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            else
            {
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800dc4a:	6863      	ldr	r3, [r4, #4]
 800dc4c:	9301      	str	r3, [sp, #4]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 800dc4e:	f640 6350 	movw	r3, #3664	; 0xe50
 800dc52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc56:	2200      	movs	r2, #0
 800dc58:	a901      	add	r1, sp, #4
 800dc5a:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dc5e:	f001 fdfd 	bl	800f85c <RegionVerify>
 800dc62:	2800      	cmp	r0, #0
 800dc64:	f000 81ce 	beq.w	800e004 <LoRaMacMibSetRequestConfirm+0x5fe>
                {
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
                }
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800dc68:	f640 63bc 	movw	r3, #3772	; 0xebc
 800dc6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc70:	3404      	adds	r4, #4
 800dc72:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dc76:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dc7a:	2000      	movs	r0, #0
 800dc7c:	e1aa      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800dc7e:	7a03      	ldrb	r3, [r0, #8]
 800dc80:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dc84:	f640 6350 	movw	r3, #3664	; 0xe50
 800dc88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc8c:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800dc90:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800dc94:	2207      	movs	r2, #7
 800dc96:	a901      	add	r1, sp, #4
 800dc98:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dc9c:	f001 fdde 	bl	800f85c <RegionVerify>
 800dca0:	2800      	cmp	r0, #0
 800dca2:	f000 81b1 	beq.w	800e008 <LoRaMacMibSetRequestConfirm+0x602>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800dca6:	f640 7304 	movw	r3, #3844	; 0xf04
 800dcaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dcae:	3404      	adds	r4, #4
 800dcb0:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dcb4:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dcb8:	2000      	movs	r0, #0
 800dcba:	e18b      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800dcbc:	7a03      	ldrb	r3, [r0, #8]
 800dcbe:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dcc2:	f640 6350 	movw	r3, #3664	; 0xe50
 800dcc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dcca:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800dcce:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800dcd2:	2207      	movs	r2, #7
 800dcd4:	a901      	add	r1, sp, #4
 800dcd6:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dcda:	f001 fdbf 	bl	800f85c <RegionVerify>
 800dcde:	2800      	cmp	r0, #0
 800dce0:	f000 8194 	beq.w	800e00c <LoRaMacMibSetRequestConfirm+0x606>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800dce4:	f640 6350 	movw	r3, #3664	; 0xe50
 800dce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dcec:	f103 0274 	add.w	r2, r3, #116	; 0x74
 800dcf0:	3404      	adds	r4, #4
 800dcf2:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dcf6:	e882 0003 	stmia.w	r2, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800dcfa:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800dcfe:	2b02      	cmp	r3, #2
 800dd00:	d001      	beq.n	800dd06 <LoRaMacMibSetRequestConfirm+0x300>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dd02:	2000      	movs	r0, #0
 800dd04:	e166      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800dd06:	f640 6350 	movw	r3, #3664	; 0xe50
 800dd0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dd0e:	f893 012c 	ldrb.w	r0, [r3, #300]	; 0x12c
 800dd12:	2800      	cmp	r0, #0
 800dd14:	f000 815e 	beq.w	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 800dd18:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800dd1c:	f6c0 0301 	movt	r3, #2049	; 0x801
 800dd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd22:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 800dd24:	f7fd ff70 	bl	800bc08 <OpenContinuousRxCWindow>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dd28:	2000      	movs	r0, #0
 800dd2a:	e153      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800dd2c:	7a03      	ldrb	r3, [r0, #8]
 800dd2e:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800dd32:	f640 6350 	movw	r3, #3664	; 0xe50
 800dd36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dd3a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800dd3e:	f88d 2005 	strb.w	r2, [sp, #5]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800dd42:	2207      	movs	r2, #7
 800dd44:	a901      	add	r1, sp, #4
 800dd46:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dd4a:	f001 fd87 	bl	800f85c <RegionVerify>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	f000 815e 	beq.w	800e010 <LoRaMacMibSetRequestConfirm+0x60a>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800dd54:	f640 730c 	movw	r3, #3852	; 0xf0c
 800dd58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dd5c:	3404      	adds	r4, #4
 800dd5e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dd62:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dd66:	2000      	movs	r0, #0
 800dd68:	e134      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800dd6a:	6843      	ldr	r3, [r0, #4]
 800dd6c:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800dd6e:	2301      	movs	r3, #1
 800dd70:	f88d 300c 	strb.w	r3, [sp, #12]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800dd74:	f640 6350 	movw	r3, #3664	; 0xe50
 800dd78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dd7c:	a902      	add	r1, sp, #8
 800dd7e:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dd82:	f001 fd7e 	bl	800f882 <RegionChanMaskSet>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dd86:	2800      	cmp	r0, #0
 800dd88:	bf14      	ite	ne
 800dd8a:	2000      	movne	r0, #0
 800dd8c:	2003      	moveq	r0, #3
 800dd8e:	e121      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800dd90:	6843      	ldr	r3, [r0, #4]
 800dd92:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800dd94:	2300      	movs	r3, #0
 800dd96:	f88d 300c 	strb.w	r3, [sp, #12]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800dd9a:	f640 6350 	movw	r3, #3664	; 0xe50
 800dd9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dda2:	a902      	add	r1, sp, #8
 800dda4:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dda8:	f001 fd6b 	bl	800f882 <RegionChanMaskSet>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ddac:	2800      	cmp	r0, #0
 800ddae:	bf14      	ite	ne
 800ddb0:	2000      	movne	r0, #0
 800ddb2:	2003      	moveq	r0, #3
 800ddb4:	e10e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800ddb6:	7902      	ldrb	r2, [r0, #4]
 800ddb8:	1e53      	subs	r3, r2, #1
 800ddba:	b2db      	uxtb	r3, r3
 800ddbc:	2b0e      	cmp	r3, #14
 800ddbe:	f200 8129 	bhi.w	800e014 <LoRaMacMibSetRequestConfirm+0x60e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800ddc2:	f640 6350 	movw	r3, #3664	; 0xe50
 800ddc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ddca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ddce:	2000      	movs	r0, #0
 800ddd0:	e100      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800ddd2:	6842      	ldr	r2, [r0, #4]
 800ddd4:	f640 6350 	movw	r3, #3664	; 0xe50
 800ddd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dddc:	655a      	str	r2, [r3, #84]	; 0x54
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ddde:	2000      	movs	r0, #0
            break;
 800dde0:	e0f8      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800dde2:	6842      	ldr	r2, [r0, #4]
 800dde4:	f640 6350 	movw	r3, #3664	; 0xe50
 800dde8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ddec:	659a      	str	r2, [r3, #88]	; 0x58
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ddee:	2000      	movs	r0, #0
            break;
 800ddf0:	e0f0      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800ddf2:	6842      	ldr	r2, [r0, #4]
 800ddf4:	f640 6350 	movw	r3, #3664	; 0xe50
 800ddf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ddfc:	65da      	str	r2, [r3, #92]	; 0x5c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800ddfe:	2000      	movs	r0, #0
            break;
 800de00:	e0e8      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800de02:	6842      	ldr	r2, [r0, #4]
 800de04:	f640 6350 	movw	r3, #3664	; 0xe50
 800de08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de0c:	661a      	str	r2, [r3, #96]	; 0x60
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800de0e:	2000      	movs	r0, #0
            break;
 800de10:	e0e0      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 800de12:	6842      	ldr	r2, [r0, #4]
 800de14:	f640 6350 	movw	r3, #3664	; 0xe50
 800de18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de1c:	665a      	str	r2, [r3, #100]	; 0x64
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800de1e:	2000      	movs	r0, #0
            break;
 800de20:	e0d8      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 800de22:	7903      	ldrb	r3, [r0, #4]
 800de24:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 800de28:	f640 6350 	movw	r3, #3664	; 0xe50
 800de2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de30:	2206      	movs	r2, #6
 800de32:	a901      	add	r1, sp, #4
 800de34:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800de38:	f001 fd10 	bl	800f85c <RegionVerify>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	f000 80eb 	beq.w	800e018 <LoRaMacMibSetRequestConfirm+0x612>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 800de42:	f640 6350 	movw	r3, #3664	; 0xe50
 800de46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de4a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800de4e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800de52:	2000      	movs	r0, #0
 800de54:	e0be      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 800de56:	7903      	ldrb	r3, [r0, #4]
 800de58:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800de5c:	f640 6350 	movw	r3, #3664	; 0xe50
 800de60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de64:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800de68:	f88d 2006 	strb.w	r2, [sp, #6]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800de6c:	2205      	movs	r2, #5
 800de6e:	a901      	add	r1, sp, #4
 800de70:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800de74:	f001 fcf2 	bl	800f85c <RegionVerify>
 800de78:	2800      	cmp	r0, #0
 800de7a:	f000 80cf 	beq.w	800e01c <LoRaMacMibSetRequestConfirm+0x616>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800de7e:	f640 6350 	movw	r3, #3664	; 0xe50
 800de82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de86:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800de8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800de8e:	2000      	movs	r0, #0
 800de90:	e0a0      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 800de92:	7903      	ldrb	r3, [r0, #4]
 800de94:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 800de98:	f640 6350 	movw	r3, #3664	; 0xe50
 800de9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dea0:	220a      	movs	r2, #10
 800dea2:	a901      	add	r1, sp, #4
 800dea4:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dea8:	f001 fcd8 	bl	800f85c <RegionVerify>
 800deac:	2800      	cmp	r0, #0
 800deae:	f000 80b7 	beq.w	800e020 <LoRaMacMibSetRequestConfirm+0x61a>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 800deb2:	f640 6350 	movw	r3, #3664	; 0xe50
 800deb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800deba:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800debe:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dec2:	2000      	movs	r0, #0
 800dec4:	e086      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 800dec6:	7903      	ldrb	r3, [r0, #4]
 800dec8:	f88d 3004 	strb.w	r3, [sp, #4]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 800decc:	f640 6350 	movw	r3, #3664	; 0xe50
 800ded0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ded4:	2209      	movs	r2, #9
 800ded6:	a901      	add	r1, sp, #4
 800ded8:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800dedc:	f001 fcbe 	bl	800f85c <RegionVerify>
 800dee0:	2800      	cmp	r0, #0
 800dee2:	f000 809f 	beq.w	800e024 <LoRaMacMibSetRequestConfirm+0x61e>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 800dee6:	f640 6350 	movw	r3, #3664	; 0xe50
 800deea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800deee:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800def2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800def6:	2000      	movs	r0, #0
 800def8:	e06c      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 800defa:	6842      	ldr	r2, [r0, #4]
 800defc:	f640 6350 	movw	r3, #3664	; 0xe50
 800df00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df04:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800df08:	64da      	str	r2, [r3, #76]	; 0x4c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df0a:	2000      	movs	r0, #0
            break;
 800df0c:	e062      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 800df0e:	7902      	ldrb	r2, [r0, #4]
 800df10:	f640 6350 	movw	r3, #3664	; 0xe50
 800df14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df18:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 800df1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df20:	2000      	movs	r0, #0
            break;
 800df22:	e057      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 800df24:	6842      	ldr	r2, [r0, #4]
 800df26:	f640 6350 	movw	r3, #3664	; 0xe50
 800df2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df32:	2000      	movs	r0, #0
            break;
 800df34:	e04e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 800df36:	6842      	ldr	r2, [r0, #4]
 800df38:	f640 6350 	movw	r3, #3664	; 0xe50
 800df3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df40:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df44:	2000      	movs	r0, #0
            break;
 800df46:	e045      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            status = RestoreNvmData( );
            break;
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 800df48:	7983      	ldrb	r3, [r0, #6]
 800df4a:	2b01      	cmp	r3, #1
 800df4c:	d901      	bls.n	800df52 <LoRaMacMibSetRequestConfirm+0x54c>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800df4e:	2003      	movs	r0, #3
 800df50:	e040      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 800df52:	f640 6350 	movw	r3, #3664	; 0xe50
 800df56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df5a:	6842      	ldr	r2, [r0, #4]
 800df5c:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 800df60:	6840      	ldr	r0, [r0, #4]
 800df62:	f001 f898 	bl	800f096 <LoRaMacCryptoSetLrWanVersion>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800df66:	2800      	cmp	r0, #0
 800df68:	bf18      	it	ne
 800df6a:	2011      	movne	r0, #17
 800df6c:	e032      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            }
            break;
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 800df6e:	6842      	ldr	r2, [r0, #4]
 800df70:	f640 6350 	movw	r3, #3664	; 0xe50
 800df74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df7c:	2000      	movs	r0, #0
            break;
 800df7e:	e029      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 800df80:	8882      	ldrh	r2, [r0, #4]
 800df82:	f640 6350 	movw	r3, #3664	; 0xe50
 800df86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df8a:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df8e:	2000      	movs	r0, #0
            break;
 800df90:	e020      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 800df92:	8882      	ldrh	r2, [r0, #4]
 800df94:	f640 6350 	movw	r3, #3664	; 0xe50
 800df98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800df9c:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfa0:	2000      	movs	r0, #0
            break;
 800dfa2:	e017      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 800dfa4:	8882      	ldrh	r2, [r0, #4]
 800dfa6:	f640 6350 	movw	r3, #3664	; 0xe50
 800dfaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dfae:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfb2:	2000      	movs	r0, #0
            break;
 800dfb4:	e00e      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 800dfb6:	8882      	ldrh	r2, [r0, #4]
 800dfb8:	f640 6350 	movw	r3, #3664	; 0xe50
 800dfbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dfc0:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfc4:	2000      	movs	r0, #0
            break;
 800dfc6:	e005      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
#endif
            break;
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 800dfc8:	f000 fc74 	bl	800e8b4 <LoRaMacMibClassBSetRequestConfirm>
            break;
 800dfcc:	e002      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800dfce:	2003      	movs	r0, #3
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
    }
#endif /* LORAMAC_VERSION */
    return status;
}
 800dfd0:	4770      	bx	lr
        return LORAMAC_STATUS_BUSY;
 800dfd2:	2001      	movs	r0, #1
}
 800dfd4:	b005      	add	sp, #20
 800dfd6:	bd30      	pop	{r4, r5, pc}
            status = LORAMAC_STATUS_ERROR;
 800dfd8:	2018      	movs	r0, #24
 800dfda:	e7fb      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dfdc:	2003      	movs	r0, #3
 800dfde:	e7f9      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dfe0:	2003      	movs	r0, #3
 800dfe2:	e7f7      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dfe4:	2003      	movs	r0, #3
 800dfe6:	e7f5      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dfe8:	2003      	movs	r0, #3
 800dfea:	e7f3      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dfec:	2003      	movs	r0, #3
 800dfee:	e7f1      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dff0:	2003      	movs	r0, #3
 800dff2:	e7ef      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dff4:	2003      	movs	r0, #3
 800dff6:	e7ed      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dff8:	2003      	movs	r0, #3
 800dffa:	e7eb      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dffc:	2003      	movs	r0, #3
 800dffe:	e7e9      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e000:	2003      	movs	r0, #3
 800e002:	e7e7      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e004:	2003      	movs	r0, #3
 800e006:	e7e5      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e008:	2003      	movs	r0, #3
 800e00a:	e7e3      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e00c:	2003      	movs	r0, #3
 800e00e:	e7e1      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e010:	2003      	movs	r0, #3
 800e012:	e7df      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e014:	2003      	movs	r0, #3
 800e016:	e7dd      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e018:	2003      	movs	r0, #3
 800e01a:	e7db      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e01c:	2003      	movs	r0, #3
 800e01e:	e7d9      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e020:	2003      	movs	r0, #3
 800e022:	e7d7      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e024:	2003      	movs	r0, #3
 800e026:	e7d5      	b.n	800dfd4 <LoRaMacMibSetRequestConfirm+0x5ce>

0800e028 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 800e028:	b570      	push	{r4, r5, r6, lr}
 800e02a:	b086      	sub	sp, #24
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800e02c:	2300      	movs	r3, #0
 800e02e:	f8ad 3010 	strh.w	r3, [sp, #16]

    if( mlmeRequest == NULL )
 800e032:	2800      	cmp	r0, #0
 800e034:	f000 8147 	beq.w	800e2c6 <LoRaMacMlmeRequest+0x29e>
 800e038:	4605      	mov	r5, r0
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 800e03a:	f7fe f882 	bl	800c142 <LoRaMacIsBusy>
 800e03e:	b118      	cbz	r0, 800e048 <LoRaMacMlmeRequest+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800e040:	2401      	movs	r4, #1
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
    }
    return status;
}
 800e042:	4620      	mov	r0, r4
 800e044:	b006      	add	sp, #24
 800e046:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacConfirmQueueIsFull( ) == true )
 800e048:	f000 fedb 	bl	800ee02 <LoRaMacConfirmQueueIsFull>
 800e04c:	b108      	cbz	r0, 800e052 <LoRaMacMlmeRequest+0x2a>
        return LORAMAC_STATUS_BUSY;
 800e04e:	2401      	movs	r4, #1
 800e050:	e7f7      	b.n	800e042 <LoRaMacMlmeRequest+0x1a>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800e052:	f000 fecf 	bl	800edf4 <LoRaMacConfirmQueueGetCnt>
 800e056:	b340      	cbz	r0, 800e0aa <LoRaMacMlmeRequest+0x82>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e058:	f640 1348 	movw	r3, #2376	; 0x948
 800e05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e060:	2101      	movs	r1, #1
 800e062:	f883 1449 	strb.w	r1, [r3, #1097]	; 0x449
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 800e066:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800e06a:	f042 0204 	orr.w	r2, r2, #4
 800e06e:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 800e072:	782c      	ldrb	r4, [r5, #0]
 800e074:	f88d 4014 	strb.w	r4, [sp, #20]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e078:	f88d 1015 	strb.w	r1, [sp, #21]
    queueElement.RestrictCommonReadyToHandle = false;
 800e07c:	2300      	movs	r3, #0
 800e07e:	f88d 3017 	strb.w	r3, [sp, #23]
    switch( mlmeRequest->Type )
 800e082:	1e63      	subs	r3, r4, #1
 800e084:	2b0d      	cmp	r3, #13
 800e086:	f200 8120 	bhi.w	800e2ca <LoRaMacMlmeRequest+0x2a2>
 800e08a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e08e:	0017      	.short	0x0017
 800e090:	011e011e 	.word	0x011e011e
 800e094:	0065011e 	.word	0x0065011e
 800e098:	00a1006d 	.word	0x00a1006d
 800e09c:	011e011e 	.word	0x011e011e
 800e0a0:	011e00b6 	.word	0x011e00b6
 800e0a4:	00d3010e 	.word	0x00d3010e
 800e0a8:	0105      	.short	0x0105
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 800e0aa:	2214      	movs	r2, #20
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	f640 5090 	movw	r0, #3472	; 0xd90
 800e0b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800e0b6:	f002 ff4d 	bl	8010f54 <memset1>
 800e0ba:	e7cd      	b.n	800e058 <LoRaMacMlmeRequest+0x30>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 800e0bc:	f640 1348 	movw	r3, #2376	; 0x948
 800e0c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e0c4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e0c8:	f013 0f20 	tst.w	r3, #32
 800e0cc:	d1b9      	bne.n	800e042 <LoRaMacMlmeRequest+0x1a>
            ResetMacParameters( false );
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	f7fd fecd 	bl	800be6e <ResetMacParameters>
            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 800e0d4:	f640 6450 	movw	r4, #3664	; 0xe50
 800e0d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800e0dc:	2200      	movs	r2, #0
 800e0de:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800e0e2:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 800e0e6:	f001 fc2e 	bl	800f946 <RegionAlternateDr>
 800e0ea:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
            Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 800e0ee:	f995 3006 	ldrsb.w	r3, [r5, #6]
 800e0f2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 800e0f6:	2307      	movs	r3, #7
 800e0f8:	f88d 3015 	strb.w	r3, [sp, #21]
            SwitchClass( CLASS_A );
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	f7fd ff7f 	bl	800c000 <SwitchClass>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800e102:	f640 1448 	movw	r4, #2376	; 0x948
 800e106:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800e10a:	2600      	movs	r6, #0
 800e10c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800e110:	1ca3      	adds	r3, r4, #2
 800e112:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e116:	23ff      	movs	r3, #255	; 0xff
 800e118:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800e11c:	f884 610d 	strb.w	r6, [r4, #269]	; 0x10d
            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 800e120:	f504 7087 	add.w	r0, r4, #270	; 0x10e
 800e124:	f7fb fe94 	bl	8009e50 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 800e128:	f504 708b 	add.w	r0, r4, #278	; 0x116
 800e12c:	f7fb fe72 	bl	8009e14 <SecureElementGetDevEui>
    status = ScheduleTx( allowDelayedTx );
 800e130:	4630      	mov	r0, r6
 800e132:	f7fd fb31 	bl	800b798 <ScheduleTx>
            if( status != LORAMAC_STATUS_OK )
 800e136:	4604      	mov	r4, r0
 800e138:	2800      	cmp	r0, #0
 800e13a:	d03d      	beq.n	800e1b8 <LoRaMacMlmeRequest+0x190>
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 800e13c:	f640 6650 	movw	r6, #3664	; 0xe50
 800e140:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800e144:	2201      	movs	r2, #1
 800e146:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800e14a:	f896 0048 	ldrb.w	r0, [r6, #72]	; 0x48
 800e14e:	f001 fbfa 	bl	800f946 <RegionAlternateDr>
 800e152:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
 800e156:	e075      	b.n	800e244 <LoRaMacMlmeRequest+0x21c>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e158:	2200      	movs	r2, #0
 800e15a:	a904      	add	r1, sp, #16
 800e15c:	2002      	movs	r0, #2
 800e15e:	f000 fbc4 	bl	800e8ea <LoRaMacCommandsAddCmd>
 800e162:	b348      	cbz	r0, 800e1b8 <LoRaMacMlmeRequest+0x190>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e164:	2413      	movs	r4, #19
 800e166:	e06d      	b.n	800e244 <LoRaMacMlmeRequest+0x21c>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 800e168:	88aa      	ldrh	r2, [r5, #4]
    continuousWave.Channel = MacCtx.Channel;
 800e16a:	f640 1448 	movw	r4, #2376	; 0x948
 800e16e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800e172:	f894 3411 	ldrb.w	r3, [r4, #1041]	; 0x411
 800e176:	f88d 3000 	strb.w	r3, [sp]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e17a:	f640 6350 	movw	r3, #3664	; 0xe50
 800e17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e182:	f893 1039 	ldrb.w	r1, [r3, #57]	; 0x39
 800e186:	f88d 1001 	strb.w	r1, [sp, #1]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e18a:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
 800e18e:	f88d 1002 	strb.w	r1, [sp, #2]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800e192:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 800e196:	9101      	str	r1, [sp, #4]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800e198:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800e19c:	9102      	str	r1, [sp, #8]
    continuousWave.Timeout = timeout;
 800e19e:	f8ad 200c 	strh.w	r2, [sp, #12]
    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 800e1a2:	4669      	mov	r1, sp
 800e1a4:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e1a8:	f001 fbe5 	bl	800f976 <RegionSetContinuousWave>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e1ac:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800e1b0:	f043 0302 	orr.w	r3, r3, #2
 800e1b4:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e1b8:	f640 1348 	movw	r3, #2376	; 0x948
 800e1bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e1c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1c4:	612b      	str	r3, [r5, #16]
        LoRaMacConfirmQueueAdd( &queueElement );
 800e1c6:	a805      	add	r0, sp, #20
 800e1c8:	f000 fd26 	bl	800ec18 <LoRaMacConfirmQueueAdd>
    return status;
 800e1cc:	2400      	movs	r4, #0
 800e1ce:	e738      	b.n	800e042 <LoRaMacMlmeRequest+0x1a>
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800e1d0:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800e1d4:	f6c0 0301 	movt	r3, #2049	; 0x801
 800e1d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1da:	88aa      	ldrh	r2, [r5, #4]
 800e1dc:	f995 100c 	ldrsb.w	r1, [r5, #12]
 800e1e0:	68a8      	ldr	r0, [r5, #8]
 800e1e2:	4798      	blx	r3
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e1e4:	f640 1348 	movw	r3, #2376	; 0x948
 800e1e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e1ec:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800e1f0:	f042 0202 	orr.w	r2, r2, #2
 800e1f4:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
            break;
 800e1f8:	e7de      	b.n	800e1b8 <LoRaMacMlmeRequest+0x190>
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 800e1fa:	4669      	mov	r1, sp
 800e1fc:	200d      	movs	r0, #13
 800e1fe:	f000 fc27 	bl	800ea50 <LoRaMacCommandsGetCmd>
 800e202:	b938      	cbnz	r0, 800e214 <LoRaMacMlmeRequest+0x1ec>
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e204:	f640 1348 	movw	r3, #2376	; 0x948
 800e208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e20c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e210:	612b      	str	r3, [r5, #16]
    if( status != LORAMAC_STATUS_OK )
 800e212:	e7d8      	b.n	800e1c6 <LoRaMacMlmeRequest+0x19e>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e214:	2200      	movs	r2, #0
 800e216:	a904      	add	r1, sp, #16
 800e218:	200d      	movs	r0, #13
 800e21a:	f000 fb66 	bl	800e8ea <LoRaMacCommandsAddCmd>
 800e21e:	2800      	cmp	r0, #0
 800e220:	d0f0      	beq.n	800e204 <LoRaMacMlmeRequest+0x1dc>
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e222:	f640 1348 	movw	r3, #2376	; 0x948
 800e226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e22a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e22e:	612b      	str	r3, [r5, #16]
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e230:	2413      	movs	r4, #19
 800e232:	e00e      	b.n	800e252 <LoRaMacMlmeRequest+0x22a>
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800e234:	f640 6350 	movw	r3, #3664	; 0xe50
 800e238:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e23c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800e240:	b1d3      	cbz	r3, 800e278 <LoRaMacMlmeRequest+0x250>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e242:	2402      	movs	r4, #2
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e244:	f640 1348 	movw	r3, #2376	; 0x948
 800e248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e24c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e250:	612b      	str	r3, [r5, #16]
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800e252:	f000 fdcf 	bl	800edf4 <LoRaMacConfirmQueueGetCnt>
 800e256:	2800      	cmp	r0, #0
 800e258:	f47f aef3 	bne.w	800e042 <LoRaMacMlmeRequest+0x1a>
            MacCtx.NodeAckRequested = false;
 800e25c:	f640 1348 	movw	r3, #2376	; 0x948
 800e260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e264:	2100      	movs	r1, #0
 800e266:	f883 1410 	strb.w	r1, [r3, #1040]	; 0x410
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800e26a:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800e26e:	f361 0282 	bfi	r2, r1, #2, #1
 800e272:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800e276:	e6e4      	b.n	800e042 <LoRaMacMlmeRequest+0x1a>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 800e278:	792c      	ldrb	r4, [r5, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 800e27a:	f004 0007 	and.w	r0, r4, #7
 800e27e:	f000 fb12 	bl	800e8a6 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 800e282:	f88d 4010 	strb.w	r4, [sp, #16]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 800e286:	2201      	movs	r2, #1
 800e288:	a904      	add	r1, sp, #16
 800e28a:	2010      	movs	r0, #16
 800e28c:	f000 fb2d 	bl	800e8ea <LoRaMacCommandsAddCmd>
 800e290:	2800      	cmp	r0, #0
 800e292:	d091      	beq.n	800e1b8 <LoRaMacMlmeRequest+0x190>
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e294:	2413      	movs	r4, #19
 800e296:	e7d5      	b.n	800e244 <LoRaMacMlmeRequest+0x21c>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e298:	2200      	movs	r2, #0
 800e29a:	a904      	add	r1, sp, #16
 800e29c:	2012      	movs	r0, #18
 800e29e:	f000 fb24 	bl	800e8ea <LoRaMacCommandsAddCmd>
 800e2a2:	2800      	cmp	r0, #0
 800e2a4:	d088      	beq.n	800e1b8 <LoRaMacMlmeRequest+0x190>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e2a6:	2413      	movs	r4, #19
 800e2a8:	e7cc      	b.n	800e244 <LoRaMacMlmeRequest+0x21c>
            queueElement.RestrictCommonReadyToHandle = true;
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	f88d 3017 	strb.w	r3, [sp, #23]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 800e2b0:	f000 faea 	bl	800e888 <LoRaMacClassBIsAcquisitionInProgress>
 800e2b4:	b108      	cbz	r0, 800e2ba <LoRaMacMlmeRequest+0x292>
                status = LORAMAC_STATUS_BUSY;
 800e2b6:	2401      	movs	r4, #1
 800e2b8:	e7c4      	b.n	800e244 <LoRaMacMlmeRequest+0x21c>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 800e2ba:	f000 fae2 	bl	800e882 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 800e2be:	2000      	movs	r0, #0
 800e2c0:	f000 fae4 	bl	800e88c <LoRaMacClassBBeaconTimerEvent>
                status = LORAMAC_STATUS_OK;
 800e2c4:	e778      	b.n	800e1b8 <LoRaMacMlmeRequest+0x190>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e2c6:	2403      	movs	r4, #3
 800e2c8:	e6bb      	b.n	800e042 <LoRaMacMlmeRequest+0x1a>
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e2ca:	f640 1348 	movw	r3, #2376	; 0x948
 800e2ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e2d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2d6:	612b      	str	r3, [r5, #16]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e2d8:	2402      	movs	r4, #2
 800e2da:	e7ba      	b.n	800e252 <LoRaMacMlmeRequest+0x22a>

0800e2dc <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 800e2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2e0:	b08f      	sub	sp, #60	; 0x3c
 800e2e2:	9100      	str	r1, [sp, #0]
    void* fBuffer = NULL;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 800e2e4:	2800      	cmp	r0, #0
 800e2e6:	f000 81f7 	beq.w	800e6d8 <LoRaMacMcpsRequest+0x3fc>
 800e2ea:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( LoRaMacIsBusy( ) == true )
 800e2ec:	f7fd ff29 	bl	800c142 <LoRaMacIsBusy>
 800e2f0:	b118      	cbz	r0, 800e2fa <LoRaMacMcpsRequest+0x1e>
    {
        return LORAMAC_STATUS_BUSY;
 800e2f2:	2001      	movs	r0, #1

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;

    return status;
}
 800e2f4:	b00f      	add	sp, #60	; 0x3c
 800e2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    macHdr.Value = 0;
 800e2fa:	2100      	movs	r1, #0
 800e2fc:	460d      	mov	r5, r1
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 800e2fe:	f640 1648 	movw	r6, #2376	; 0x948
 800e302:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800e306:	2214      	movs	r2, #20
 800e308:	f206 4034 	addw	r0, r6, #1076	; 0x434
 800e30c:	f002 fe22 	bl	8010f54 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e310:	2301      	movs	r3, #1
 800e312:	f886 3435 	strb.w	r3, [r6, #1077]	; 0x435
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e316:	f886 340e 	strb.w	r3, [r6, #1038]	; 0x40e
    switch( mcpsRequest->Type )
 800e31a:	7823      	ldrb	r3, [r4, #0]
 800e31c:	2b01      	cmp	r3, #1
 800e31e:	f000 80f4 	beq.w	800e50a <LoRaMacMcpsRequest+0x22e>
 800e322:	2b03      	cmp	r3, #3
 800e324:	f000 8106 	beq.w	800e534 <LoRaMacMcpsRequest+0x258>
 800e328:	b1c3      	cbz	r3, 800e35c <LoRaMacMcpsRequest+0x80>
    getPhy.Attribute = PHY_MIN_TX_DR;
 800e32a:	2502      	movs	r5, #2
 800e32c:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e330:	f640 6350 	movw	r3, #3664	; 0xe50
 800e334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e338:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800e33c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e340:	a90c      	add	r1, sp, #48	; 0x30
 800e342:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e346:	f001 fa6a 	bl	800f81e <RegionGetPhyParam>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e34a:	4628      	mov	r0, r5
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e34c:	f640 1348 	movw	r3, #2376	; 0x948
 800e350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e358:	6123      	str	r3, [r4, #16]
    return status;
 800e35a:	e7cb      	b.n	800e2f4 <LoRaMacMcpsRequest+0x18>
            MacCtx.AckTimeoutRetries = 1;
 800e35c:	2201      	movs	r2, #1
 800e35e:	f886 240d 	strb.w	r2, [r6, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 800e362:	2302      	movs	r3, #2
 800e364:	f363 1547 	bfi	r5, r3, #5, #3
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 800e368:	7923      	ldrb	r3, [r4, #4]
 800e36a:	9301      	str	r3, [sp, #4]
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 800e36c:	f8d4 9008 	ldr.w	r9, [r4, #8]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 800e370:	89a7      	ldrh	r7, [r4, #12]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 800e372:	f994 800e 	ldrsb.w	r8, [r4, #14]
    getPhy.Attribute = PHY_MIN_TX_DR;
 800e376:	2302      	movs	r3, #2
 800e378:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e37c:	f640 6650 	movw	r6, #3664	; 0xe50
 800e380:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800e384:	f896 307c 	ldrb.w	r3, [r6, #124]	; 0x7c
 800e388:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e38c:	a90c      	add	r1, sp, #48	; 0x30
 800e38e:	f896 0048 	ldrb.w	r0, [r6, #72]	; 0x48
 800e392:	f001 fa44 	bl	800f81e <RegionGetPhyParam>
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 800e396:	f896 311a 	ldrb.w	r3, [r6, #282]	; 0x11a
 800e39a:	b9f3      	cbnz	r3, 800e3da <LoRaMacMcpsRequest+0xfe>
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 800e39c:	b240      	sxtb	r0, r0
 800e39e:	4540      	cmp	r0, r8
 800e3a0:	bfb8      	it	lt
 800e3a2:	4640      	movlt	r0, r8
            verify.DatarateParams.Datarate = datarate;
 800e3a4:	f88d 0028 	strb.w	r0, [sp, #40]	; 0x28
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e3a8:	f640 6350 	movw	r3, #3664	; 0xe50
 800e3ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e3b0:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800e3b4:	f88d 202a 	strb.w	r2, [sp, #42]	; 0x2a
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800e3b8:	2205      	movs	r2, #5
 800e3ba:	a90a      	add	r1, sp, #40	; 0x28
 800e3bc:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e3c0:	f001 fa4c 	bl	800f85c <RegionVerify>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	f000 8189 	beq.w	800e6dc <LoRaMacMcpsRequest+0x400>
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800e3ca:	f640 6350 	movw	r3, #3664	; 0xe50
 800e3ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e3d2:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800e3d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e3da:	f640 6350 	movw	r3, #3664	; 0xe50
 800e3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e3e2:	f993 a039 	ldrsb.w	sl, [r3, #57]	; 0x39
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 800e3e6:	f993 b038 	ldrsb.w	fp, [r3, #56]	; 0x38
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e3ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e3ec:	9202      	str	r2, [sp, #8]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e3ee:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f000 8174 	beq.w	800e6e0 <LoRaMacMcpsRequest+0x404>
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 800e3f8:	f640 6350 	movw	r3, #3664	; 0xe50
 800e3fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e400:	f893 311b 	ldrb.w	r3, [r3, #283]	; 0x11b
 800e404:	b92b      	cbnz	r3, 800e412 <LoRaMacMcpsRequest+0x136>
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 800e406:	f640 6350 	movw	r3, #3664	; 0xe50
 800e40a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e40e:	2100      	movs	r1, #0
 800e410:	6319      	str	r1, [r3, #48]	; 0x30
    fCtrl.Value = 0;
 800e412:	f04f 0600 	mov.w	r6, #0
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 800e416:	f640 6350 	movw	r3, #3664	; 0xe50
 800e41a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e41e:	f893 111a 	ldrb.w	r1, [r3, #282]	; 0x11a
 800e422:	f361 16c7 	bfi	r6, r1, #7, #1
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e426:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800e42a:	2b01      	cmp	r3, #1
        fCtrl.Bits.FPending      = 1;
 800e42c:	bf14      	ite	ne
 800e42e:	f3c6 1300 	ubfxne	r3, r6, #4, #1
 800e432:	2301      	moveq	r3, #1
 800e434:	f363 1604 	bfi	r6, r3, #4, #1
    if( Nvm.MacGroup1.SrvAckRequested == true )
 800e438:	f640 6350 	movw	r3, #3664	; 0xe50
 800e43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e440:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e444:	b90b      	cbnz	r3, 800e44a <LoRaMacMcpsRequest+0x16e>
        fCtrl.Bits.Ack = 1;
 800e446:	f3c6 1340 	ubfx	r3, r6, #5, #1
 800e44a:	f363 1645 	bfi	r6, r3, #5, #1
    adrNext.UpdateChanMask = true;
 800e44e:	2301      	movs	r3, #1
 800e450:	f88d 3018 	strb.w	r3, [sp, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800e454:	f88d 1019 	strb.w	r1, [sp, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800e458:	9207      	str	r2, [sp, #28]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 800e45a:	f640 6150 	movw	r1, #3664	; 0xe50
 800e45e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800e462:	f8b1 3088 	ldrh.w	r3, [r1, #136]	; 0x88
 800e466:	f8ad 3020 	strh.w	r3, [sp, #32]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 800e46a:	f8b1 308a 	ldrh.w	r3, [r1, #138]	; 0x8a
 800e46e:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e472:	f88d a024 	strb.w	sl, [sp, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e476:	f88d b025 	strb.w	fp, [sp, #37]	; 0x25
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e47a:	f891 307c 	ldrb.w	r3, [r1, #124]	; 0x7c
 800e47e:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 800e482:	f891 3048 	ldrb.w	r3, [r1, #72]	; 0x48
 800e486:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    adrNext.Version = Nvm.MacGroup2.Version;
 800e48a:	f8d1 3128 	ldr.w	r3, [r1, #296]	; 0x128
 800e48e:	9305      	str	r3, [sp, #20]
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 800e490:	ab02      	add	r3, sp, #8
 800e492:	f101 0238 	add.w	r2, r1, #56	; 0x38
 800e496:	3139      	adds	r1, #57	; 0x39
 800e498:	a805      	add	r0, sp, #20
 800e49a:	f000 f977 	bl	800e78c <LoRaMacAdrCalcNext>
 800e49e:	f360 1686 	bfi	r6, r0, #6, #1
    MacCtx.PktBufferLen = 0;
 800e4a2:	f640 1248 	movw	r2, #2376	; 0x948
 800e4a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	8013      	strh	r3, [r2, #0]
    MacCtx.NodeAckRequested = false;
 800e4ae:	f882 3410 	strb.w	r3, [r2, #1040]	; 0x410
    uint32_t fCntUp = 0;
 800e4b2:	9303      	str	r3, [sp, #12]
    size_t macCmdsSize = 0;
 800e4b4:	9304      	str	r3, [sp, #16]
        fBufferSize = 0;
 800e4b6:	4599      	cmp	r9, r3
 800e4b8:	bf08      	it	eq
 800e4ba:	461f      	moveq	r7, r3
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e4bc:	4690      	mov	r8, r2
 800e4be:	463a      	mov	r2, r7
 800e4c0:	4649      	mov	r1, r9
 800e4c2:	f508 709c 	add.w	r0, r8, #312	; 0x138
 800e4c6:	f002 fd2b 	bl	8010f20 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e4ca:	b2fa      	uxtb	r2, r7
 800e4cc:	f888 2237 	strb.w	r2, [r8, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e4d0:	b2e9      	uxtb	r1, r5
 800e4d2:	f888 5002 	strb.w	r5, [r8, #2]
    switch( macHdr->Bits.MType )
 800e4d6:	f3c5 1542 	ubfx	r5, r5, #5, #3
 800e4da:	2d04      	cmp	r5, #4
 800e4dc:	d03b      	beq.n	800e556 <LoRaMacMcpsRequest+0x27a>
 800e4de:	2d07      	cmp	r5, #7
 800e4e0:	f000 80e7 	beq.w	800e6b2 <LoRaMacMcpsRequest+0x3d6>
 800e4e4:	2d02      	cmp	r5, #2
 800e4e6:	d03d      	beq.n	800e564 <LoRaMacMcpsRequest+0x288>
 800e4e8:	2002      	movs	r0, #2
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 800e4ea:	f640 6350 	movw	r3, #3664	; 0xe50
 800e4ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e4f2:	f883 a039 	strb.w	sl, [r3, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 800e4f6:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
            MacCtx.NodeAckRequested = false;
 800e4fa:	f640 1348 	movw	r3, #2376	; 0x948
 800e4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e502:	2200      	movs	r2, #0
 800e504:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 800e508:	e720      	b.n	800e34c <LoRaMacMcpsRequest+0x70>
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 800e50a:	f640 1348 	movw	r3, #2376	; 0x948
 800e50e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e512:	7be2      	ldrb	r2, [r4, #15]
 800e514:	2a08      	cmp	r2, #8
 800e516:	bf28      	it	cs
 800e518:	2208      	movcs	r2, #8
 800e51a:	f883 240d 	strb.w	r2, [r3, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 800e51e:	2304      	movs	r3, #4
 800e520:	f363 1547 	bfi	r5, r3, #5, #3
            fPort = mcpsRequest->Req.Confirmed.fPort;
 800e524:	7923      	ldrb	r3, [r4, #4]
 800e526:	9301      	str	r3, [sp, #4]
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 800e528:	f8d4 9008 	ldr.w	r9, [r4, #8]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 800e52c:	89a7      	ldrh	r7, [r4, #12]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 800e52e:	f994 800e 	ldrsb.w	r8, [r4, #14]
            break;
 800e532:	e720      	b.n	800e376 <LoRaMacMcpsRequest+0x9a>
            MacCtx.AckTimeoutRetries = 1;
 800e534:	f640 1348 	movw	r3, #2376	; 0x948
 800e538:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e53c:	2201      	movs	r2, #1
 800e53e:	f883 240d 	strb.w	r2, [r3, #1037]	; 0x40d
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 800e542:	f06f 051f 	mvn.w	r5, #31
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 800e546:	f8d4 9004 	ldr.w	r9, [r4, #4]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 800e54a:	8927      	ldrh	r7, [r4, #8]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 800e54c:	f994 800a 	ldrsb.w	r8, [r4, #10]
    uint8_t fPort = 0;
 800e550:	2300      	movs	r3, #0
 800e552:	9301      	str	r3, [sp, #4]
            break;
 800e554:	e70f      	b.n	800e376 <LoRaMacMcpsRequest+0x9a>
            MacCtx.NodeAckRequested = true;
 800e556:	f640 1348 	movw	r3, #2376	; 0x948
 800e55a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e55e:	2001      	movs	r0, #1
 800e560:	f883 0410 	strb.w	r0, [r3, #1040]	; 0x410
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e564:	f640 1348 	movw	r3, #2376	; 0x948
 800e568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e56c:	2004      	movs	r0, #4
 800e56e:	f883 0104 	strb.w	r0, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e572:	1c98      	adds	r0, r3, #2
 800e574:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e578:	20ff      	movs	r0, #255	; 0xff
 800e57a:	f883 010c 	strb.w	r0, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e57e:	f883 110d 	strb.w	r1, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e582:	9901      	ldr	r1, [sp, #4]
 800e584:	f883 1128 	strb.w	r1, [r3, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 800e588:	f640 6150 	movw	r1, #3664	; 0xe50
 800e58c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800e590:	f8d1 10e4 	ldr.w	r1, [r1, #228]	; 0xe4
 800e594:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e598:	f883 6114 	strb.w	r6, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e59c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e5a0:	f503 729c 	add.w	r2, r3, #312	; 0x138
 800e5a4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e5a8:	a803      	add	r0, sp, #12
 800e5aa:	f000 fd7c 	bl	800f0a6 <LoRaMacCryptoGetFCntUp>
 800e5ae:	2800      	cmp	r0, #0
 800e5b0:	f040 809a 	bne.w	800e6e8 <LoRaMacMcpsRequest+0x40c>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e5b4:	9a03      	ldr	r2, [sp, #12]
 800e5b6:	f640 1348 	movw	r3, #2376	; 0x948
 800e5ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e5be:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
            MacCtx.McpsConfirm.NbRetries = 0;
 800e5c2:	2100      	movs	r1, #0
 800e5c4:	f883 1439 	strb.w	r1, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = false;
 800e5c8:	f883 1438 	strb.w	r1, [r3, #1080]	; 0x438
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e5cc:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e5d0:	a804      	add	r0, sp, #16
 800e5d2:	f000 fa82 	bl	800eada <LoRaMacCommandsGetSizeSerializedCmds>
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	f040 8088 	bne.w	800e6ec <LoRaMacMcpsRequest+0x410>
            if( macCmdsSize > 0 )
 800e5dc:	9b04      	ldr	r3, [sp, #16]
 800e5de:	bb03      	cbnz	r3, 800e622 <LoRaMacMcpsRequest+0x346>
        status = ScheduleTx( allowDelayedTx );
 800e5e0:	9800      	ldr	r0, [sp, #0]
 800e5e2:	f7fd f8d9 	bl	800b798 <ScheduleTx>
    if( status != LORAMAC_STATUS_OK )
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	f47f af7f 	bne.w	800e4ea <LoRaMacMcpsRequest+0x20e>
        Nvm.MacGroup1.SrvAckRequested = false;
 800e5ec:	f640 6350 	movw	r3, #3664	; 0xe50
 800e5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 800e5fa:	9a02      	ldr	r2, [sp, #8]
 800e5fc:	629a      	str	r2, [r3, #40]	; 0x28
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800e5fe:	f000 fa3a 	bl	800ea76 <LoRaMacCommandsRemoveNoneStickyCmds>
 800e602:	2800      	cmp	r0, #0
 800e604:	d16e      	bne.n	800e6e4 <LoRaMacMcpsRequest+0x408>
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 800e606:	7822      	ldrb	r2, [r4, #0]
 800e608:	f640 1348 	movw	r3, #2376	; 0x948
 800e60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e610:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
            MacCtx.MacFlags.Bits.McpsReq = 1;
 800e614:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800e618:	f042 0201 	orr.w	r2, r2, #1
 800e61c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800e620:	e694      	b.n	800e34c <LoRaMacMcpsRequest+0x70>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 800e622:	f640 6350 	movw	r3, #3664	; 0xe50
 800e626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e62a:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800e62e:	f7fc fcc4 	bl	800afba <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e632:	f640 1348 	movw	r3, #2376	; 0x948
 800e636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e63a:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e63e:	b30b      	cbz	r3, 800e684 <LoRaMacMcpsRequest+0x3a8>
 800e640:	9b04      	ldr	r3, [sp, #16]
 800e642:	2b0f      	cmp	r3, #15
 800e644:	d90a      	bls.n	800e65c <LoRaMacMcpsRequest+0x380>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e646:	f640 52d0 	movw	r2, #3536	; 0xdd0
 800e64a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e64e:	a904      	add	r1, sp, #16
 800e650:	f000 fa4f 	bl	800eaf2 <LoRaMacCommandsSerializeCmds>
 800e654:	2800      	cmp	r0, #0
 800e656:	d0c3      	beq.n	800e5e0 <LoRaMacMcpsRequest+0x304>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e658:	2013      	movs	r0, #19
 800e65a:	e746      	b.n	800e4ea <LoRaMacMcpsRequest+0x20e>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e65c:	f640 2260 	movw	r2, #2656	; 0xa60
 800e660:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e664:	a904      	add	r1, sp, #16
 800e666:	200f      	movs	r0, #15
 800e668:	f000 fa43 	bl	800eaf2 <LoRaMacCommandsSerializeCmds>
 800e66c:	2800      	cmp	r0, #0
 800e66e:	d13f      	bne.n	800e6f0 <LoRaMacMcpsRequest+0x414>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e670:	9b04      	ldr	r3, [sp, #16]
 800e672:	f363 0603 	bfi	r6, r3, #0, #4
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e676:	f640 1348 	movw	r3, #2376	; 0x948
 800e67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e67e:	f883 6114 	strb.w	r6, [r3, #276]	; 0x114
 800e682:	e7ad      	b.n	800e5e0 <LoRaMacMcpsRequest+0x304>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e684:	f640 52d0 	movw	r2, #3536	; 0xdd0
 800e688:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e68c:	a904      	add	r1, sp, #16
 800e68e:	f000 fa30 	bl	800eaf2 <LoRaMacCommandsSerializeCmds>
 800e692:	bb78      	cbnz	r0, 800e6f4 <LoRaMacMcpsRequest+0x418>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e694:	f640 1348 	movw	r3, #2376	; 0x948
 800e698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e69c:	2200      	movs	r2, #0
 800e69e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 800e6a2:	f503 6291 	add.w	r2, r3, #1160	; 0x488
 800e6a6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e6aa:	9a04      	ldr	r2, [sp, #16]
 800e6ac:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 800e6b0:	e796      	b.n	800e5e0 <LoRaMacMcpsRequest+0x304>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e6b2:	f1b9 0f00 	cmp.w	r9, #0
 800e6b6:	d093      	beq.n	800e5e0 <LoRaMacMcpsRequest+0x304>
 800e6b8:	2a00      	cmp	r2, #0
 800e6ba:	d091      	beq.n	800e5e0 <LoRaMacMcpsRequest+0x304>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e6bc:	f640 1548 	movw	r5, #2376	; 0x948
 800e6c0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800e6c4:	b2fa      	uxtb	r2, r7
 800e6c6:	4649      	mov	r1, r9
 800e6c8:	1ce8      	adds	r0, r5, #3
 800e6ca:	f002 fc29 	bl	8010f20 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e6ce:	f895 3237 	ldrb.w	r3, [r5, #567]	; 0x237
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	802b      	strh	r3, [r5, #0]
 800e6d6:	e783      	b.n	800e5e0 <LoRaMacMcpsRequest+0x304>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e6d8:	2003      	movs	r0, #3
 800e6da:	e60b      	b.n	800e2f4 <LoRaMacMcpsRequest+0x18>
                return LORAMAC_STATUS_PARAMETER_INVALID;
 800e6dc:	2003      	movs	r0, #3
 800e6de:	e609      	b.n	800e2f4 <LoRaMacMcpsRequest+0x18>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800e6e0:	2007      	movs	r0, #7
 800e6e2:	e70a      	b.n	800e4fa <LoRaMacMcpsRequest+0x21e>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e6e4:	2013      	movs	r0, #19
 800e6e6:	e708      	b.n	800e4fa <LoRaMacMcpsRequest+0x21e>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e6e8:	2012      	movs	r0, #18
 800e6ea:	e6fe      	b.n	800e4ea <LoRaMacMcpsRequest+0x20e>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e6ec:	2013      	movs	r0, #19
 800e6ee:	e6fc      	b.n	800e4ea <LoRaMacMcpsRequest+0x20e>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e6f0:	2013      	movs	r0, #19
 800e6f2:	e6fa      	b.n	800e4ea <LoRaMacMcpsRequest+0x20e>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e6f4:	2013      	movs	r0, #19
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800e6f6:	e6f8      	b.n	800e4ea <LoRaMacMcpsRequest+0x20e>

0800e6f8 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 800e6f8:	b510      	push	{r4, lr}
 800e6fa:	b082      	sub	sp, #8
 800e6fc:	4604      	mov	r4, r0
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 800e6fe:	f88d 0004 	strb.w	r0, [sp, #4]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 800e702:	f640 6350 	movw	r3, #3664	; 0xe50
 800e706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e70a:	220f      	movs	r2, #15
 800e70c:	a901      	add	r1, sp, #4
 800e70e:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 800e712:	f001 f8a3 	bl	800f85c <RegionVerify>
 800e716:	b178      	cbz	r0, 800e738 <LoRaMacTestSetDutyCycleOn+0x40>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 800e718:	f640 6350 	movw	r3, #3664	; 0xe50
 800e71c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e720:	f883 411c 	strb.w	r4, [r3, #284]	; 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800e724:	f640 1348 	movw	r3, #2376	; 0x948
 800e728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e72c:	f893 2481 	ldrb.w	r2, [r3, #1153]	; 0x481
 800e730:	f042 0220 	orr.w	r2, r2, #32
 800e734:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    }
}
 800e738:	b002      	add	sp, #8
 800e73a:	bd10      	pop	{r4, pc}

0800e73c <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 800e73c:	b538      	push	{r3, r4, r5, lr}
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 800e73e:	f7fe ff01 	bl	800d544 <LoRaMacStop>
 800e742:	b110      	cbz	r0, 800e74a <LoRaMacDeInitialization+0xe>
        // Return success
        return LORAMAC_STATUS_OK;
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 800e744:	2401      	movs	r4, #1
    }
}
 800e746:	4620      	mov	r0, r4
 800e748:	bd38      	pop	{r3, r4, r5, pc}
 800e74a:	4604      	mov	r4, r0
        TimerStop( &MacCtx.TxDelayedTimer );
 800e74c:	f640 1548 	movw	r5, #2376	; 0x948
 800e750:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800e754:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800e758:	f005 fb32 	bl	8013dc0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 800e75c:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800e760:	f005 fb2e 	bl	8013dc0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e764:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800e768:	f005 fb2a 	bl	8013dc0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.AckTimeoutTimer );
 800e76c:	f505 707d 	add.w	r0, r5, #1012	; 0x3f4
 800e770:	f005 fb26 	bl	8013dc0 <UTIL_TIMER_Stop>
        LoRaMacClassBHaltBeaconing( );
 800e774:	f000 f898 	bl	800e8a8 <LoRaMacClassBHaltBeaconing>
        ResetMacParameters( false );
 800e778:	2000      	movs	r0, #0
 800e77a:	f7fd fb78 	bl	800be6e <ResetMacParameters>
        Radio.Sleep( );
 800e77e:	f245 23a0 	movw	r3, #21152	; 0x52a0
 800e782:	f6c0 0301 	movt	r3, #2049	; 0x801
 800e786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e788:	4798      	blx	r3
        return LORAMAC_STATUS_OK;
 800e78a:	e7dc      	b.n	800e746 <LoRaMacDeInitialization+0xa>

0800e78c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 800e78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e790:	b089      	sub	sp, #36	; 0x24
 800e792:	461d      	mov	r5, r3
    if( adrNext->Version.Fields.Minor == 0 )
 800e794:	7883      	ldrb	r3, [r0, #2]
 800e796:	b12b      	cbz	r3, 800e7a4 <LoRaMacAdrCalcNext+0x18>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
    }
    return false;
 800e798:	f04f 0800 	mov.w	r8, #0
}
 800e79c:	4640      	mov	r0, r8
 800e79e:	b009      	add	sp, #36	; 0x24
 800e7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7a4:	4604      	mov	r4, r0
 800e7a6:	460f      	mov	r7, r1
 800e7a8:	4616      	mov	r6, r2
    int8_t datarate = adrNext->Datarate;
 800e7aa:	f990 9010 	ldrsb.w	r9, [r0, #16]
    int8_t txPower = adrNext->TxPower;
 800e7ae:	f990 a011 	ldrsb.w	sl, [r0, #17]
    *adrAckCounter = adrNext->AdrAckCounter;
 800e7b2:	6883      	ldr	r3, [r0, #8]
 800e7b4:	602b      	str	r3, [r5, #0]
    if( adrNext->AdrEnabled == true )
 800e7b6:	f890 8005 	ldrb.w	r8, [r0, #5]
 800e7ba:	f1b8 0f00 	cmp.w	r8, #0
 800e7be:	d104      	bne.n	800e7ca <LoRaMacAdrCalcNext+0x3e>
    *drOut = datarate;
 800e7c0:	f887 9000 	strb.w	r9, [r7]
    *txPowOut = txPower;
 800e7c4:	f886 a000 	strb.w	sl, [r6]
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 800e7c8:	e7e8      	b.n	800e79c <LoRaMacAdrCalcNext+0x10>
        getPhy.Attribute = PHY_MIN_TX_DR;
 800e7ca:	2302      	movs	r3, #2
 800e7cc:	f88d 300c 	strb.w	r3, [sp, #12]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800e7d0:	7c83      	ldrb	r3, [r0, #18]
 800e7d2:	f88d 300e 	strb.w	r3, [sp, #14]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800e7d6:	a903      	add	r1, sp, #12
 800e7d8:	7cc0      	ldrb	r0, [r0, #19]
 800e7da:	f001 f820 	bl	800f81e <RegionGetPhyParam>
        minTxDatarate = phyParam.Value;
 800e7de:	fa4f fb80 	sxtb.w	fp, r0
        datarate = MAX( datarate, minTxDatarate );
 800e7e2:	464a      	mov	r2, r9
 800e7e4:	45d9      	cmp	r9, fp
 800e7e6:	bfb8      	it	lt
 800e7e8:	465a      	movlt	r2, fp
 800e7ea:	9201      	str	r2, [sp, #4]
        if( datarate == minTxDatarate )
 800e7ec:	45d9      	cmp	r9, fp
 800e7ee:	dc04      	bgt.n	800e7fa <LoRaMacAdrCalcNext+0x6e>
            *adrAckCounter = 0;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	602b      	str	r3, [r5, #0]
        datarate = MAX( datarate, minTxDatarate );
 800e7f4:	4691      	mov	r9, r2
            adrAckReq = false;
 800e7f6:	4698      	mov	r8, r3
 800e7f8:	e7e2      	b.n	800e7c0 <LoRaMacAdrCalcNext+0x34>
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 800e7fa:	68a2      	ldr	r2, [r4, #8]
 800e7fc:	89a1      	ldrh	r1, [r4, #12]
 800e7fe:	428a      	cmp	r2, r1
 800e800:	bf34      	ite	cc
 800e802:	f04f 0800 	movcc.w	r8, #0
 800e806:	f04f 0801 	movcs.w	r8, #1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 800e80a:	89e3      	ldrh	r3, [r4, #14]
 800e80c:	440b      	add	r3, r1
 800e80e:	429a      	cmp	r2, r3
 800e810:	d202      	bcs.n	800e818 <LoRaMacAdrCalcNext+0x8c>
        datarate = MAX( datarate, minTxDatarate );
 800e812:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e816:	e7d3      	b.n	800e7c0 <LoRaMacAdrCalcNext+0x34>
                getPhy.Attribute = PHY_MAX_TX_POWER;
 800e818:	2308      	movs	r3, #8
 800e81a:	f88d 300c 	strb.w	r3, [sp, #12]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800e81e:	a903      	add	r1, sp, #12
 800e820:	7ce0      	ldrb	r0, [r4, #19]
 800e822:	f000 fffc 	bl	800f81e <RegionGetPhyParam>
                txPower = phyParam.Value;
 800e826:	fa4f fa80 	sxtb.w	sl, r0
                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 800e82a:	89e2      	ldrh	r2, [r4, #14]
 800e82c:	68a3      	ldr	r3, [r4, #8]
 800e82e:	fbb3 f1f2 	udiv	r1, r3, r2
 800e832:	fb02 3311 	mls	r3, r2, r1, r3
 800e836:	2b01      	cmp	r3, #1
 800e838:	d002      	beq.n	800e840 <LoRaMacAdrCalcNext+0xb4>
        datarate = MAX( datarate, minTxDatarate );
 800e83a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e83e:	e7bf      	b.n	800e7c0 <LoRaMacAdrCalcNext+0x34>
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800e840:	2322      	movs	r3, #34	; 0x22
 800e842:	f88d 300c 	strb.w	r3, [sp, #12]
                    getPhy.Datarate = datarate;
 800e846:	9b01      	ldr	r3, [sp, #4]
 800e848:	f88d 300d 	strb.w	r3, [sp, #13]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800e84c:	7ca3      	ldrb	r3, [r4, #18]
 800e84e:	f88d 300e 	strb.w	r3, [sp, #14]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800e852:	a903      	add	r1, sp, #12
 800e854:	7ce0      	ldrb	r0, [r4, #19]
 800e856:	f000 ffe2 	bl	800f81e <RegionGetPhyParam>
                    datarate = phyParam.Value;
 800e85a:	fa4f f980 	sxtb.w	r9, r0
                    if( datarate == minTxDatarate )
 800e85e:	45cb      	cmp	fp, r9
 800e860:	d1ae      	bne.n	800e7c0 <LoRaMacAdrCalcNext+0x34>
                        if( adrNext->UpdateChanMask == true )
 800e862:	f894 8004 	ldrb.w	r8, [r4, #4]
 800e866:	f1b8 0f00 	cmp.w	r8, #0
 800e86a:	d0a9      	beq.n	800e7c0 <LoRaMacAdrCalcNext+0x34>
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800e86c:	2302      	movs	r3, #2
 800e86e:	f88d 301c 	strb.w	r3, [sp, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 800e872:	a905      	add	r1, sp, #20
 800e874:	7ce0      	ldrb	r0, [r4, #19]
 800e876:	f000 ffe9 	bl	800f84c <RegionInitDefaults>
                        adrAckReq = false;
 800e87a:	f04f 0800 	mov.w	r8, #0
 800e87e:	e79f      	b.n	800e7c0 <LoRaMacAdrCalcNext+0x34>

0800e880 <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e880:	4770      	bx	lr

0800e882 <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e882:	4770      	bx	lr

0800e884 <LoRaMacClassBSetPingSlotState>:
void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e884:	4770      	bx	lr

0800e886 <LoRaMacClassBSetMulticastSlotState>:
void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e886:	4770      	bx	lr

0800e888 <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e888:	2000      	movs	r0, #0
 800e88a:	4770      	bx	lr

0800e88c <LoRaMacClassBBeaconTimerEvent>:
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e88c:	4770      	bx	lr

0800e88e <LoRaMacClassBPingSlotTimerEvent>:
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e88e:	4770      	bx	lr

0800e890 <LoRaMacClassBMulticastSlotTimerEvent>:
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e890:	4770      	bx	lr

0800e892 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e892:	2000      	movs	r0, #0
 800e894:	4770      	bx	lr

0800e896 <LoRaMacClassBIsBeaconExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e896:	2000      	movs	r0, #0
 800e898:	4770      	bx	lr

0800e89a <LoRaMacClassBIsPingExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e89a:	2000      	movs	r0, #0
 800e89c:	4770      	bx	lr

0800e89e <LoRaMacClassBIsMulticastExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e89e:	2000      	movs	r0, #0
 800e8a0:	4770      	bx	lr

0800e8a2 <LoRaMacClassBIsBeaconModeActive>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8a2:	2000      	movs	r0, #0
 800e8a4:	4770      	bx	lr

0800e8a6 <LoRaMacClassBSetPingSlotInfo>:
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8a6:	4770      	bx	lr

0800e8a8 <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8a8:	4770      	bx	lr

0800e8aa <LoRaMacClassBResumeBeaconing>:
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8aa:	4770      	bx	lr

0800e8ac <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8ac:	2002      	movs	r0, #2
 800e8ae:	4770      	bx	lr

0800e8b0 <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8b0:	2002      	movs	r0, #2
 800e8b2:	4770      	bx	lr

0800e8b4 <LoRaMacMibClassBSetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8b4:	2002      	movs	r0, #2
 800e8b6:	4770      	bx	lr

0800e8b8 <LoRaMacClassBPingSlotInfoAns>:
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8b8:	4770      	bx	lr

0800e8ba <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8ba:	2000      	movs	r0, #0
 800e8bc:	4770      	bx	lr

0800e8be <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8be:	4770      	bx	lr

0800e8c0 <LoRaMacClassBDeviceTimeAns>:
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8c0:	4770      	bx	lr

0800e8c2 <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8c2:	2000      	movs	r0, #0
 800e8c4:	4770      	bx	lr

0800e8c6 <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8c6:	2000      	movs	r0, #0
 800e8c8:	4770      	bx	lr

0800e8ca <LoRaMacClassBStopRxSlots>:
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8ca:	4770      	bx	lr

0800e8cc <LoRaMacClassBProcess>:
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800e8cc:	4770      	bx	lr

0800e8ce <LoRaMacCommandsInit>:
            return false;
    }
}

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 800e8ce:	b510      	push	{r4, lr}
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 800e8d0:	f241 54cc 	movw	r4, #5580	; 0x15cc
 800e8d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800e8d8:	22fc      	movs	r2, #252	; 0xfc
 800e8da:	2100      	movs	r1, #0
 800e8dc:	4620      	mov	r0, r4
 800e8de:	f002 fb39 	bl	8010f54 <memset1>
    list->First = NULL;
 800e8e2:	2000      	movs	r0, #0
 800e8e4:	6020      	str	r0, [r4, #0]
    list->Last = NULL;
 800e8e6:	6060      	str	r0, [r4, #4]

    LinkedListInit( &CommandsCtx.MacCommandList );

    return LORAMAC_COMMANDS_SUCCESS;
}
 800e8e8:	bd10      	pop	{r4, pc}

0800e8ea <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 800e8ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( payload == NULL )
 800e8ec:	b189      	cbz	r1, 800e912 <LoRaMacCommandsAddCmd+0x28>
 800e8ee:	4606      	mov	r6, r0
 800e8f0:	4617      	mov	r7, r2
 800e8f2:	468e      	mov	lr, r1
 800e8f4:	f241 52e3 	movw	r2, #5603	; 0x15e3
 800e8f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e8fc:	f04f 0c00 	mov.w	ip, #0
 800e900:	e012      	b.n	800e928 <LoRaMacCommandsAddCmd+0x3e>
        list->First = element;
 800e902:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800e906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e90a:	6018      	str	r0, [r3, #0]
 800e90c:	e01e      	b.n	800e94c <LoRaMacCommandsAddCmd+0x62>
            return true;
 800e90e:	2301      	movs	r3, #1
 800e910:	e03f      	b.n	800e992 <LoRaMacCommandsAddCmd+0xa8>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 800e912:	2401      	movs	r4, #1
 800e914:	e000      	b.n	800e918 <LoRaMacCommandsAddCmd+0x2e>
    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );

    if( newCmd == NULL )
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 800e916:	2402      	movs	r4, #2
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );

    return LORAMAC_COMMANDS_SUCCESS;
}
 800e918:	4620      	mov	r0, r4
 800e91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if( itr == NUM_OF_MAC_COMMANDS )
 800e91c:	f10c 0c01 	add.w	ip, ip, #1
 800e920:	3210      	adds	r2, #16
 800e922:	f1bc 0f0f 	cmp.w	ip, #15
 800e926:	d0f6      	beq.n	800e916 <LoRaMacCommandsAddCmd+0x2c>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 800e928:	4665      	mov	r5, ip
 800e92a:	f1a2 000f 	sub.w	r0, r2, #15
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800e92e:	f1a2 0310 	sub.w	r3, r2, #16
        if( mem[size] != 0x00 )
 800e932:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 800e936:	2c00      	cmp	r4, #0
 800e938:	d1f0      	bne.n	800e91c <LoRaMacCommandsAddCmd+0x32>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d1f9      	bne.n	800e932 <LoRaMacCommandsAddCmd+0x48>
    if( list->First == NULL )
 800e93e:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800e942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d0da      	beq.n	800e902 <LoRaMacCommandsAddCmd+0x18>
    if( list->Last )
 800e94c:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800e950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	b103      	cbz	r3, 800e95a <LoRaMacCommandsAddCmd+0x70>
        list->Last->Next = element;
 800e958:	6018      	str	r0, [r3, #0]
    element->Next = NULL;
 800e95a:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800e95e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e962:	eb03 1205 	add.w	r2, r3, r5, lsl #4
 800e966:	2100      	movs	r1, #0
 800e968:	6091      	str	r1, [r2, #8]
    list->Last = element;
 800e96a:	6058      	str	r0, [r3, #4]
    newCmd->CID = cid;
 800e96c:	7316      	strb	r6, [r2, #12]
    newCmd->PayloadSize = payloadSize;
 800e96e:	6117      	str	r7, [r2, #16]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 800e970:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 800e974:	b2ba      	uxth	r2, r7
 800e976:	4671      	mov	r1, lr
 800e978:	f103 000d 	add.w	r0, r3, #13
 800e97c:	f002 fad0 	bl	8010f20 <memcpy1>
    switch( cid )
 800e980:	2e05      	cmp	r6, #5
 800e982:	d0c4      	beq.n	800e90e <LoRaMacCommandsAddCmd+0x24>
 800e984:	f1a6 0308 	sub.w	r3, r6, #8
 800e988:	b2db      	uxtb	r3, r3
 800e98a:	2b02      	cmp	r3, #2
 800e98c:	bf8c      	ite	hi
 800e98e:	2300      	movhi	r3, #0
 800e990:	2301      	movls	r3, #1
    newCmd->IsSticky = IsSticky( cid );
 800e992:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800e996:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e99a:	1c69      	adds	r1, r5, #1
 800e99c:	eb02 1101 	add.w	r1, r2, r1, lsl #4
 800e9a0:	710b      	strb	r3, [r1, #4]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	714b      	strb	r3, [r1, #5]
    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 800e9a6:	f8d2 30f8 	ldr.w	r3, [r2, #248]	; 0xf8
 800e9aa:	3301      	adds	r3, #1
 800e9ac:	443b      	add	r3, r7
 800e9ae:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
    return LORAMAC_COMMANDS_SUCCESS;
 800e9b2:	e7b1      	b.n	800e918 <LoRaMacCommandsAddCmd+0x2e>

0800e9b4 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
    if( macCmd == NULL )
 800e9b4:	b320      	cbz	r0, 800ea00 <LoRaMacCommandsRemoveCmd+0x4c>
{
 800e9b6:	b510      	push	{r4, lr}
 800e9b8:	4684      	mov	ip, r0
    curElement = list->First;
 800e9ba:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800e9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e9c2:	6819      	ldr	r1, [r3, #0]
    if( element != curElement )
 800e9c4:	4288      	cmp	r0, r1
 800e9c6:	d010      	beq.n	800e9ea <LoRaMacCommandsRemoveCmd+0x36>
    curElement = list->First;
 800e9c8:	460b      	mov	r3, r1
 800e9ca:	e000      	b.n	800e9ce <LoRaMacCommandsRemoveCmd+0x1a>
            curElement = curElement->Next;
 800e9cc:	4613      	mov	r3, r2
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 800e9ce:	b1cb      	cbz	r3, 800ea04 <LoRaMacCommandsRemoveCmd+0x50>
 800e9d0:	681a      	ldr	r2, [r3, #0]
 800e9d2:	4594      	cmp	ip, r2
 800e9d4:	d1fa      	bne.n	800e9cc <LoRaMacCommandsRemoveCmd+0x18>
    if( list->First == element )
 800e9d6:	4291      	cmp	r1, r2
 800e9d8:	d008      	beq.n	800e9ec <LoRaMacCommandsRemoveCmd+0x38>
    if( list->Last == element )
 800e9da:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800e9de:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e9e2:	6852      	ldr	r2, [r2, #4]
 800e9e4:	4594      	cmp	ip, r2
 800e9e6:	d11a      	bne.n	800ea1e <LoRaMacCommandsRemoveCmd+0x6a>
 800e9e8:	e013      	b.n	800ea12 <LoRaMacCommandsRemoveCmd+0x5e>
        curElement = NULL;
 800e9ea:	2300      	movs	r3, #0
        list->First = element->Next;
 800e9ec:	6809      	ldr	r1, [r1, #0]
 800e9ee:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800e9f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e9f6:	6011      	str	r1, [r2, #0]
    if( list->Last == element )
 800e9f8:	6852      	ldr	r2, [r2, #4]
 800e9fa:	4594      	cmp	ip, r2
 800e9fc:	d10e      	bne.n	800ea1c <LoRaMacCommandsRemoveCmd+0x68>
 800e9fe:	e008      	b.n	800ea12 <LoRaMacCommandsRemoveCmd+0x5e>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 800ea00:	2001      	movs	r0, #1
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800ea02:	4770      	bx	lr
    if( list->Last == element )
 800ea04:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800ea08:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ea0c:	6852      	ldr	r2, [r2, #4]
 800ea0e:	4594      	cmp	ip, r2
 800ea10:	d108      	bne.n	800ea24 <LoRaMacCommandsRemoveCmd+0x70>
        list->Last = PrevElement;
 800ea12:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800ea16:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ea1a:	6053      	str	r3, [r2, #4]
    if( PrevElement != NULL )
 800ea1c:	b113      	cbz	r3, 800ea24 <LoRaMacCommandsRemoveCmd+0x70>
        PrevElement->Next = element->Next;
 800ea1e:	f8dc 2000 	ldr.w	r2, [ip]
 800ea22:	601a      	str	r2, [r3, #0]
    element->Next = NULL;
 800ea24:	2400      	movs	r4, #0
 800ea26:	f8cc 4000 	str.w	r4, [ip]
    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 800ea2a:	f241 52cc 	movw	r2, #5580	; 0x15cc
 800ea2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ea32:	f8d2 30f8 	ldr.w	r3, [r2, #248]	; 0xf8
 800ea36:	3b01      	subs	r3, #1
 800ea38:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800ea3c:	1a5b      	subs	r3, r3, r1
 800ea3e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 800ea42:	2210      	movs	r2, #16
 800ea44:	4621      	mov	r1, r4
 800ea46:	4660      	mov	r0, ip
 800ea48:	f002 fa84 	bl	8010f54 <memset1>
    return LORAMAC_COMMANDS_SUCCESS;
 800ea4c:	4620      	mov	r0, r4
}
 800ea4e:	bd10      	pop	{r4, pc}

0800ea50 <LoRaMacCommandsGetCmd>:
LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800ea50:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800ea54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ea58:	681b      	ldr	r3, [r3, #0]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 800ea5a:	b13b      	cbz	r3, 800ea6c <LoRaMacCommandsGetCmd+0x1c>
 800ea5c:	791a      	ldrb	r2, [r3, #4]
 800ea5e:	4282      	cmp	r2, r0
 800ea60:	d006      	beq.n	800ea70 <LoRaMacCommandsGetCmd+0x20>
    {
        curElement = curElement->Next;
 800ea62:	681b      	ldr	r3, [r3, #0]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1f9      	bne.n	800ea5c <LoRaMacCommandsGetCmd+0xc>
    *macCmd = curElement;

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 800ea68:	2003      	movs	r0, #3
 800ea6a:	e002      	b.n	800ea72 <LoRaMacCommandsGetCmd+0x22>
 800ea6c:	2003      	movs	r0, #3
 800ea6e:	e000      	b.n	800ea72 <LoRaMacCommandsGetCmd+0x22>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 800ea70:	2000      	movs	r0, #0
    *macCmd = curElement;
 800ea72:	600b      	str	r3, [r1, #0]
}
 800ea74:	4770      	bx	lr

0800ea76 <LoRaMacCommandsRemoveNoneStickyCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800ea76:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800ea7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ea7e:	6818      	ldr	r0, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800ea80:	b120      	cbz	r0, 800ea8c <LoRaMacCommandsRemoveNoneStickyCmds+0x16>
    {
        if( curElement->IsSticky == false )
 800ea82:	7b03      	ldrb	r3, [r0, #12]
 800ea84:	b133      	cbz	r3, 800ea94 <LoRaMacCommandsRemoveNoneStickyCmds+0x1e>
            LoRaMacCommandsRemoveCmd( curElement );
            curElement = nexElement;
        }
        else
        {
            curElement = curElement->Next;
 800ea86:	6800      	ldr	r0, [r0, #0]
    while( curElement != NULL )
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	d1fa      	bne.n	800ea82 <LoRaMacCommandsRemoveNoneStickyCmds+0xc>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800ea8c:	2000      	movs	r0, #0
 800ea8e:	4770      	bx	lr
 800ea90:	2000      	movs	r0, #0
 800ea92:	bd10      	pop	{r4, pc}
{
 800ea94:	b510      	push	{r4, lr}
            nexElement = curElement->Next;
 800ea96:	6804      	ldr	r4, [r0, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 800ea98:	f7ff ff8c 	bl	800e9b4 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 800ea9c:	4620      	mov	r0, r4
    while( curElement != NULL )
 800ea9e:	2800      	cmp	r0, #0
 800eaa0:	d0f6      	beq.n	800ea90 <LoRaMacCommandsRemoveNoneStickyCmds+0x1a>
        if( curElement->IsSticky == false )
 800eaa2:	7b03      	ldrb	r3, [r0, #12]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d0f6      	beq.n	800ea96 <LoRaMacCommandsRemoveNoneStickyCmds+0x20>
            curElement = curElement->Next;
 800eaa8:	6800      	ldr	r0, [r0, #0]
 800eaaa:	e7f8      	b.n	800ea9e <LoRaMacCommandsRemoveNoneStickyCmds+0x28>

0800eaac <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 800eaac:	b510      	push	{r4, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800eaae:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800eab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eab6:	681c      	ldr	r4, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800eab8:	b91c      	cbnz	r4, 800eac2 <LoRaMacCommandsRemoveStickyAnsCmds+0x16>
        }
        curElement = nexElement;
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800eaba:	2000      	movs	r0, #0
 800eabc:	bd10      	pop	{r4, pc}
    while( curElement != NULL )
 800eabe:	2c00      	cmp	r4, #0
 800eac0:	d0fb      	beq.n	800eaba <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
        nexElement = curElement->Next;
 800eac2:	4620      	mov	r0, r4
 800eac4:	6824      	ldr	r4, [r4, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 800eac6:	7903      	ldrb	r3, [r0, #4]
    switch( cid )
 800eac8:	2b05      	cmp	r3, #5
 800eaca:	d003      	beq.n	800ead4 <LoRaMacCommandsRemoveStickyAnsCmds+0x28>
 800eacc:	3b08      	subs	r3, #8
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	2b02      	cmp	r3, #2
 800ead2:	d8f4      	bhi.n	800eabe <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
 800ead4:	f7ff ff6e 	bl	800e9b4 <LoRaMacCommandsRemoveCmd>
 800ead8:	e7f1      	b.n	800eabe <LoRaMacCommandsRemoveStickyAnsCmds+0x12>

0800eada <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 800eada:	b140      	cbz	r0, 800eaee <LoRaMacCommandsGetSizeSerializedCmds+0x14>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = CommandsCtx.SerializedCmdsSize;
 800eadc:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800eae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eae4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800eae8:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 800eaea:	2000      	movs	r0, #0
 800eaec:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 800eaee:	2001      	movs	r0, #1
}
 800eaf0:	4770      	bx	lr

0800eaf2 <LoRaMacCommandsSerializeCmds>:
{
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
    MacCommand_t* nextElement;
    uint8_t itr = 0;

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 800eaf2:	b36a      	cbz	r2, 800eb50 <LoRaMacCommandsSerializeCmds+0x5e>
{
 800eaf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaf8:	4607      	mov	r7, r0
 800eafa:	4688      	mov	r8, r1
 800eafc:	4616      	mov	r6, r2
    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 800eafe:	b349      	cbz	r1, 800eb54 <LoRaMacCommandsSerializeCmds+0x62>
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 800eb00:	f241 53cc 	movw	r3, #5580	; 0x15cc
 800eb04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eb08:	681c      	ldr	r4, [r3, #0]
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
 800eb0a:	b1dc      	cbz	r4, 800eb44 <LoRaMacCommandsSerializeCmds+0x52>
    uint8_t itr = 0;
 800eb0c:	2100      	movs	r1, #0
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 800eb0e:	1a7a      	subs	r2, r7, r1
 800eb10:	68a3      	ldr	r3, [r4, #8]
 800eb12:	3301      	adds	r3, #1
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d30f      	bcc.n	800eb38 <LoRaMacCommandsSerializeCmds+0x46>
        {
            buffer[itr++] = curElement->CID;
 800eb18:	1c4d      	adds	r5, r1, #1
 800eb1a:	b2ed      	uxtb	r5, r5
 800eb1c:	7923      	ldrb	r3, [r4, #4]
 800eb1e:	5473      	strb	r3, [r6, r1]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 800eb20:	8922      	ldrh	r2, [r4, #8]
 800eb22:	1d61      	adds	r1, r4, #5
 800eb24:	1970      	adds	r0, r6, r5
 800eb26:	f002 f9fb 	bl	8010f20 <memcpy1>
            itr += curElement->PayloadSize;
 800eb2a:	68a3      	ldr	r3, [r4, #8]
 800eb2c:	441d      	add	r5, r3
 800eb2e:	b2e9      	uxtb	r1, r5
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 800eb30:	6824      	ldr	r4, [r4, #0]
    while( curElement != NULL )
 800eb32:	2c00      	cmp	r4, #0
 800eb34:	d1eb      	bne.n	800eb0e <LoRaMacCommandsSerializeCmds+0x1c>
 800eb36:	e005      	b.n	800eb44 <LoRaMacCommandsSerializeCmds+0x52>

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 800eb38:	4620      	mov	r0, r4
 800eb3a:	6824      	ldr	r4, [r4, #0]
        LoRaMacCommandsRemoveCmd( curElement );
 800eb3c:	f7ff ff3a 	bl	800e9b4 <LoRaMacCommandsRemoveCmd>
    while( curElement != NULL )
 800eb40:	2c00      	cmp	r4, #0
 800eb42:	d1f9      	bne.n	800eb38 <LoRaMacCommandsSerializeCmds+0x46>
        curElement = nextElement;
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 800eb44:	4640      	mov	r0, r8
 800eb46:	f7ff ffc8 	bl	800eada <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 800eb4a:	2000      	movs	r0, #0
}
 800eb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800eb50:	2001      	movs	r0, #1
}
 800eb52:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 800eb54:	2001      	movs	r0, #1
 800eb56:	e7f9      	b.n	800eb4c <LoRaMacCommandsSerializeCmds+0x5a>

0800eb58 <LoRaMacCommandsGetCmdSize>:
uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
    uint8_t cidSize = 0;

    // Decode Frame MAC commands
    switch( cid )
 800eb58:	1e83      	subs	r3, r0, #2
 800eb5a:	2b11      	cmp	r3, #17
 800eb5c:	d824      	bhi.n	800eba8 <LoRaMacCommandsGetCmdSize+0x50>
 800eb5e:	e8df f003 	tbb	[pc, r3]
 800eb62:	0b09      	.short	0x0b09
 800eb64:	110f240d 	.word	0x110f240d
 800eb68:	23171513 	.word	0x23171513
 800eb6c:	23231923 	.word	0x23231923
 800eb70:	211f1d1b 	.word	0x211f1d1b
 800eb74:	2003      	movs	r0, #3
 800eb76:	4770      	bx	lr
            break;
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 800eb78:	2005      	movs	r0, #5
            break;
 800eb7a:	4770      	bx	lr
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 800eb7c:	2002      	movs	r0, #2
            break;
 800eb7e:	4770      	bx	lr
            break;
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 800eb80:	2001      	movs	r0, #1
            break;
 800eb82:	4770      	bx	lr
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 800eb84:	2006      	movs	r0, #6
            break;
 800eb86:	4770      	bx	lr
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 800eb88:	2002      	movs	r0, #2
            break;
 800eb8a:	4770      	bx	lr
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 800eb8c:	2002      	movs	r0, #2
            break;
 800eb8e:	4770      	bx	lr
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 800eb90:	2005      	movs	r0, #5
            break;
 800eb92:	4770      	bx	lr
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 800eb94:	2006      	movs	r0, #6
            break;
 800eb96:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 800eb98:	2001      	movs	r0, #1
            break;
 800eb9a:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 800eb9c:	2005      	movs	r0, #5
            break;
 800eb9e:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 800eba0:	2004      	movs	r0, #4
            break;
 800eba2:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 800eba4:	2004      	movs	r0, #4
            break;
 800eba6:	4770      	bx	lr
    uint8_t cidSize = 0;
 800eba8:	2000      	movs	r0, #0
            // Unknown command. ABORT MAC commands processing
            break;
        }
    }
    return cidSize;
}
 800ebaa:	4770      	bx	lr

0800ebac <GetElement>:
    }
    return false;
}

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 800ebac:	b510      	push	{r4, lr}
    MlmeConfirmQueue_t* element = bufferStart;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ebae:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ebb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ebb6:	f893 4020 	ldrb.w	r4, [r3, #32]
 800ebba:	b1a4      	cbz	r4, 800ebe6 <GetElement+0x3a>
 800ebbc:	2300      	movs	r3, #0
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ebbe:	f241 6ec8 	movw	lr, #5832	; 0x16c8
 800ebc2:	f2c2 0e00 	movt	lr, #8192	; 0x2000
 800ebc6:	f10e 0c1c 	add.w	ip, lr, #28
        return NULL;
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
    {
        if( element->Request == request )
 800ebca:	780a      	ldrb	r2, [r1, #0]
 800ebcc:	4282      	cmp	r2, r0
 800ebce:	d00c      	beq.n	800ebea <GetElement+0x3e>
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ebd0:	4561      	cmp	r1, ip
        bufferPointer++;
 800ebd2:	bf14      	ite	ne
 800ebd4:	3104      	addne	r1, #4
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ebd6:	f10e 010c 	addeq.w	r1, lr, #12
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 800ebda:	3301      	adds	r3, #1
 800ebdc:	b2da      	uxtb	r2, r3
 800ebde:	4294      	cmp	r4, r2
 800ebe0:	d8f3      	bhi.n	800ebca <GetElement+0x1e>
            return element;
        }
        element = IncreaseBufferPointer( element );
    }

    return NULL;
 800ebe2:	2000      	movs	r0, #0
 800ebe4:	e002      	b.n	800ebec <GetElement+0x40>
        return NULL;
 800ebe6:	2000      	movs	r0, #0
 800ebe8:	e000      	b.n	800ebec <GetElement+0x40>
 800ebea:	4608      	mov	r0, r1
}
 800ebec:	bd10      	pop	{r4, pc}

0800ebee <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 800ebee:	b510      	push	{r4, lr}
    ConfirmQueueCtx.Primitives = primitives;
 800ebf0:	f241 64c8 	movw	r4, #5832	; 0x16c8
 800ebf4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800ebf8:	6020      	str	r0, [r4, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	f884 3020 	strb.w	r3, [r4, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ec00:	f104 000c 	add.w	r0, r4, #12
 800ec04:	6060      	str	r0, [r4, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ec06:	60a0      	str	r0, [r4, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 800ec08:	2214      	movs	r2, #20
 800ec0a:	21ff      	movs	r1, #255	; 0xff
 800ec0c:	f002 f9a2 	bl	8010f54 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec10:	2301      	movs	r3, #1
 800ec12:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 800ec16:	bd10      	pop	{r4, pc}

0800ec18 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ec18:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ec1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ec20:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec24:	2b04      	cmp	r3, #4
 800ec26:	d825      	bhi.n	800ec74 <LoRaMacConfirmQueueAdd+0x5c>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 800ec28:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ec2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ec30:	689a      	ldr	r2, [r3, #8]
 800ec32:	7801      	ldrb	r1, [r0, #0]
 800ec34:	7011      	strb	r1, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 800ec36:	689a      	ldr	r2, [r3, #8]
 800ec38:	7841      	ldrb	r1, [r0, #1]
 800ec3a:	7051      	strb	r1, [r2, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 800ec3c:	689a      	ldr	r2, [r3, #8]
 800ec3e:	78c1      	ldrb	r1, [r0, #3]
 800ec40:	70d1      	strb	r1, [r2, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 800ec42:	689a      	ldr	r2, [r3, #8]
 800ec44:	2100      	movs	r1, #0
 800ec46:	7091      	strb	r1, [r2, #2]
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 800ec48:	f893 2020 	ldrb.w	r2, [r3, #32]
 800ec4c:	3201      	adds	r2, #1
 800ec4e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 800ec52:	689a      	ldr	r2, [r3, #8]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ec54:	331c      	adds	r3, #28
 800ec56:	429a      	cmp	r2, r3
 800ec58:	d007      	beq.n	800ec6a <LoRaMacConfirmQueueAdd+0x52>
        bufferPointer++;
 800ec5a:	3204      	adds	r2, #4
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 800ec5c:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ec60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ec64:	609a      	str	r2, [r3, #8]

    return true;
 800ec66:	2001      	movs	r0, #1
 800ec68:	4770      	bx	lr
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ec6a:	f241 62d4 	movw	r2, #5844	; 0x16d4
 800ec6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ec72:	e7f3      	b.n	800ec5c <LoRaMacConfirmQueueAdd+0x44>
        return false;
 800ec74:	2000      	movs	r0, #0
}
 800ec76:	4770      	bx	lr

0800ec78 <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ec78:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ec7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ec80:	f893 2020 	ldrb.w	r2, [r3, #32]
 800ec84:	b1ba      	cbz	r2, 800ecb6 <LoRaMacConfirmQueueRemoveFirst+0x3e>
    {
        return false;
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 800ec86:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ec8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ec8e:	3a01      	subs	r2, #1
 800ec90:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 800ec94:	685a      	ldr	r2, [r3, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ec96:	331c      	adds	r3, #28
 800ec98:	429a      	cmp	r2, r3
 800ec9a:	d007      	beq.n	800ecac <LoRaMacConfirmQueueRemoveFirst+0x34>
        bufferPointer++;
 800ec9c:	3204      	adds	r2, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 800ec9e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800eca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eca6:	605a      	str	r2, [r3, #4]

    return true;
 800eca8:	2001      	movs	r0, #1
 800ecaa:	4770      	bx	lr
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ecac:	f241 62d4 	movw	r2, #5844	; 0x16d4
 800ecb0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ecb4:	e7f3      	b.n	800ec9e <LoRaMacConfirmQueueRemoveFirst+0x26>
        return false;
 800ecb6:	2000      	movs	r0, #0
}
 800ecb8:	4770      	bx	lr

0800ecba <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800ecba:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ecbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ecc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ecc6:	b17b      	cbz	r3, 800ece8 <LoRaMacConfirmQueueSetStatus+0x2e>
{
 800ecc8:	b510      	push	{r4, lr}
 800ecca:	4604      	mov	r4, r0
 800eccc:	4608      	mov	r0, r1
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800ecce:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ecd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ecd6:	689a      	ldr	r2, [r3, #8]
 800ecd8:	6859      	ldr	r1, [r3, #4]
 800ecda:	f7ff ff67 	bl	800ebac <GetElement>
        if( element != NULL )
 800ecde:	b110      	cbz	r0, 800ece6 <LoRaMacConfirmQueueSetStatus+0x2c>
        {
            element->Status = status;
 800ece0:	7044      	strb	r4, [r0, #1]
            element->ReadyToHandle = true;
 800ece2:	2201      	movs	r2, #1
 800ece4:	7082      	strb	r2, [r0, #2]
        }
    }
}
 800ece6:	bd10      	pop	{r4, pc}
 800ece8:	4770      	bx	lr

0800ecea <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 800ecea:	b508      	push	{r3, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800ecec:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ecf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ecf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ecf8:	b153      	cbz	r3, 800ed10 <LoRaMacConfirmQueueGetStatus+0x26>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800ecfa:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ecfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ed02:	689a      	ldr	r2, [r3, #8]
 800ed04:	6859      	ldr	r1, [r3, #4]
 800ed06:	f7ff ff51 	bl	800ebac <GetElement>
        if( element != NULL )
 800ed0a:	b118      	cbz	r0, 800ed14 <LoRaMacConfirmQueueGetStatus+0x2a>
        {
            return element->Status;
 800ed0c:	7840      	ldrb	r0, [r0, #1]
 800ed0e:	e000      	b.n	800ed12 <LoRaMacConfirmQueueGetStatus+0x28>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ed10:	2001      	movs	r0, #1
}
 800ed12:	bd08      	pop	{r3, pc}
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ed14:	2001      	movs	r0, #1
 800ed16:	e7fc      	b.n	800ed12 <LoRaMacConfirmQueueGetStatus+0x28>

0800ed18 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 800ed18:	f241 62c8 	movw	r2, #5832	; 0x16c8
 800ed1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ed20:	6853      	ldr	r3, [r2, #4]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 800ed22:	f882 0021 	strb.w	r0, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800ed26:	f892 2020 	ldrb.w	r2, [r2, #32]
 800ed2a:	b1d2      	cbz	r2, 800ed62 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
{
 800ed2c:	b500      	push	{lr}
            element->Status = status;
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
 800ed2e:	f04f 0e01 	mov.w	lr, #1
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ed32:	f241 61c8 	movw	r1, #5832	; 0x16c8
 800ed36:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800ed3a:	f101 0c1c 	add.w	ip, r1, #28
 800ed3e:	e007      	b.n	800ed50 <LoRaMacConfirmQueueSetStatusCmn+0x38>
 800ed40:	4563      	cmp	r3, ip
        bufferPointer++;
 800ed42:	bf14      	ite	ne
 800ed44:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ed46:	f101 030c 	addeq.w	r3, r1, #12
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 800ed4a:	688a      	ldr	r2, [r1, #8]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d006      	beq.n	800ed5e <LoRaMacConfirmQueueSetStatusCmn+0x46>
            element->Status = status;
 800ed50:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 800ed52:	78da      	ldrb	r2, [r3, #3]
 800ed54:	2a00      	cmp	r2, #0
 800ed56:	d1f3      	bne.n	800ed40 <LoRaMacConfirmQueueSetStatusCmn+0x28>
                element->ReadyToHandle = true;
 800ed58:	f883 e002 	strb.w	lr, [r3, #2]
 800ed5c:	e7f0      	b.n	800ed40 <LoRaMacConfirmQueueSetStatusCmn+0x28>
    }
}
 800ed5e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ed62:	4770      	bx	lr

0800ed64 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 800ed64:	b508      	push	{r3, lr}
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 800ed66:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ed6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ed6e:	689a      	ldr	r2, [r3, #8]
 800ed70:	6859      	ldr	r1, [r3, #4]
 800ed72:	f7ff ff1b 	bl	800ebac <GetElement>
    {
        return true;
    }
    return false;
}
 800ed76:	3800      	subs	r0, #0
 800ed78:	bf18      	it	ne
 800ed7a:	2001      	movne	r0, #1
 800ed7c:	bd08      	pop	{r3, pc}

0800ed7e <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 800ed7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed80:	b083      	sub	sp, #12
 800ed82:	4606      	mov	r6, r0
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 800ed84:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ed88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ed8c:	f893 7020 	ldrb.w	r7, [r3, #32]
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 800ed90:	2204      	movs	r2, #4
 800ed92:	2100      	movs	r1, #0
 800ed94:	eb0d 0002 	add.w	r0, sp, r2
 800ed98:	f002 f8dc 	bl	8010f54 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 800ed9c:	b347      	cbz	r7, 800edf0 <LoRaMacConfirmQueueHandleCb+0x72>
 800ed9e:	2500      	movs	r5, #0
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 800eda0:	f241 64c8 	movw	r4, #5832	; 0x16c8
 800eda4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800eda8:	e011      	b.n	800edce <LoRaMacConfirmQueueHandleCb+0x50>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 800edaa:	781a      	ldrb	r2, [r3, #0]
 800edac:	f88d 2004 	strb.w	r2, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 800edb0:	785a      	ldrb	r2, [r3, #1]
 800edb2:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 800edb6:	78db      	ldrb	r3, [r3, #3]
 800edb8:	f88d 3007 	strb.w	r3, [sp, #7]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 800edbc:	f7ff ff5c 	bl	800ec78 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 800edc0:	a801      	add	r0, sp, #4
 800edc2:	f7ff ff29 	bl	800ec18 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 800edc6:	3501      	adds	r5, #1
 800edc8:	b2eb      	uxtb	r3, r5
 800edca:	429f      	cmp	r7, r3
 800edcc:	d910      	bls.n	800edf0 <LoRaMacConfirmQueueHandleCb+0x72>
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 800edce:	6863      	ldr	r3, [r4, #4]
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	7033      	strb	r3, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 800edd4:	6863      	ldr	r3, [r4, #4]
 800edd6:	785b      	ldrb	r3, [r3, #1]
 800edd8:	7073      	strb	r3, [r6, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 800edda:	6863      	ldr	r3, [r4, #4]
        if( readyToHandle == true )
 800eddc:	789a      	ldrb	r2, [r3, #2]
 800edde:	2a00      	cmp	r2, #0
 800ede0:	d0e3      	beq.n	800edaa <LoRaMacConfirmQueueHandleCb+0x2c>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 800ede2:	6823      	ldr	r3, [r4, #0]
 800ede4:	689b      	ldr	r3, [r3, #8]
 800ede6:	4630      	mov	r0, r6
 800ede8:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 800edea:	f7ff ff45 	bl	800ec78 <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 800edee:	e7ea      	b.n	800edc6 <LoRaMacConfirmQueueHandleCb+0x48>
        }
    }
}
 800edf0:	b003      	add	sp, #12
 800edf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800edf4 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 800edf4:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800edf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 800edfc:	f893 0020 	ldrb.w	r0, [r3, #32]
 800ee00:	4770      	bx	lr

0800ee02 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ee02:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800ee06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 800ee0a:	f893 0020 	ldrb.w	r0, [r3, #32]
    }
    else
    {
        return false;
    }
}
 800ee0e:	2804      	cmp	r0, #4
 800ee10:	bf94      	ite	ls
 800ee12:	2000      	movls	r0, #0
 800ee14:	2001      	movhi	r0, #1
 800ee16:	4770      	bx	lr

0800ee18 <GetLastFcntDown>:
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
    if( lastDown == NULL )
 800ee18:	2900      	cmp	r1, #0
 800ee1a:	d02a      	beq.n	800ee72 <GetLastFcntDown+0x5a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 800ee1c:	3801      	subs	r0, #1
 800ee1e:	2803      	cmp	r0, #3
 800ee20:	d829      	bhi.n	800ee76 <GetLastFcntDown+0x5e>
 800ee22:	e8df f000 	tbb	[pc, r0]
 800ee26:	0b02      	.short	0x0b02
 800ee28:	1d14      	.short	0x1d14
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 800ee2a:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800ee2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ee32:	6812      	ldr	r2, [r2, #0]
 800ee34:	6912      	ldr	r2, [r2, #16]
 800ee36:	600a      	str	r2, [r1, #0]
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 800ee38:	2000      	movs	r0, #0
            break;
 800ee3a:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 800ee3c:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800ee40:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ee44:	6812      	ldr	r2, [r2, #0]
 800ee46:	6952      	ldr	r2, [r2, #20]
 800ee48:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800ee4a:	2000      	movs	r0, #0
            break;
 800ee4c:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.FCntDown;
 800ee4e:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800ee52:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ee56:	6812      	ldr	r2, [r2, #0]
 800ee58:	6992      	ldr	r2, [r2, #24]
 800ee5a:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800ee5c:	2000      	movs	r0, #0
            break;
 800ee5e:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 800ee60:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800ee64:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ee68:	6812      	ldr	r2, [r2, #0]
 800ee6a:	69d2      	ldr	r2, [r2, #28]
 800ee6c:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800ee6e:	2000      	movs	r0, #0
            break;
 800ee70:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800ee72:	200a      	movs	r0, #10
 800ee74:	4770      	bx	lr
    switch( fCntID )
 800ee76:	2005      	movs	r0, #5
}
 800ee78:	4770      	bx	lr

0800ee7a <DeriveSessionKey10x>:
{
 800ee7a:	b510      	push	{r4, lr}
 800ee7c:	b084      	sub	sp, #16
    uint8_t compBase[16] = { 0 };
 800ee7e:	2400      	movs	r4, #0
 800ee80:	9402      	str	r4, [sp, #8]
 800ee82:	9403      	str	r4, [sp, #12]
    switch( keyID )
 800ee84:	2808      	cmp	r0, #8
 800ee86:	d023      	beq.n	800eed0 <DeriveSessionKey10x+0x56>
 800ee88:	2809      	cmp	r0, #9
 800ee8a:	d123      	bne.n	800eed4 <DeriveSessionKey10x+0x5a>
 800ee8c:	2402      	movs	r4, #2
            compBase[0] = 0x01;
 800ee8e:	f88d 4000 	strb.w	r4, [sp]
    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 800ee92:	f88d 1001 	strb.w	r1, [sp, #1]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 800ee96:	0a0c      	lsrs	r4, r1, #8
 800ee98:	f88d 4002 	strb.w	r4, [sp, #2]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 800ee9c:	0c09      	lsrs	r1, r1, #16
 800ee9e:	f88d 1003 	strb.w	r1, [sp, #3]
    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 800eea2:	f88d 2004 	strb.w	r2, [sp, #4]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 800eea6:	0a11      	lsrs	r1, r2, #8
 800eea8:	f88d 1005 	strb.w	r1, [sp, #5]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 800eeac:	0c12      	lsrs	r2, r2, #16
 800eeae:	f88d 2006 	strb.w	r2, [sp, #6]
    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 800eeb2:	f88d 3007 	strb.w	r3, [sp, #7]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 800eeb6:	0a1b      	lsrs	r3, r3, #8
 800eeb8:	f88d 3008 	strb.w	r3, [sp, #8]
    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 800eebc:	4602      	mov	r2, r0
 800eebe:	2101      	movs	r1, #1
 800eec0:	4668      	mov	r0, sp
 800eec2:	f7fa ff2b 	bl	8009d1c <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800eec6:	2800      	cmp	r0, #0
 800eec8:	bf18      	it	ne
 800eeca:	200f      	movne	r0, #15
}
 800eecc:	b004      	add	sp, #16
 800eece:	bd10      	pop	{r4, pc}
    switch( keyID )
 800eed0:	2401      	movs	r4, #1
 800eed2:	e7dc      	b.n	800ee8e <DeriveSessionKey10x+0x14>
 800eed4:	200b      	movs	r0, #11
 800eed6:	e7f9      	b.n	800eecc <DeriveSessionKey10x+0x52>

0800eed8 <PayloadEncrypt>:
{
 800eed8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eedc:	b089      	sub	sp, #36	; 0x24
 800eede:	460e      	mov	r6, r1
 800eee0:	9911      	ldr	r1, [sp, #68]	; 0x44
    if( buffer == 0 )
 800eee2:	2800      	cmp	r0, #0
 800eee4:	d05a      	beq.n	800ef9c <PayloadEncrypt+0xc4>
 800eee6:	4690      	mov	r8, r2
 800eee8:	4604      	mov	r4, r0
    uint8_t sBlock[16] = { 0 };
 800eeea:	2200      	movs	r2, #0
 800eeec:	9204      	str	r2, [sp, #16]
 800eeee:	9205      	str	r2, [sp, #20]
 800eef0:	9206      	str	r2, [sp, #24]
 800eef2:	9207      	str	r2, [sp, #28]
    uint8_t aBlock[16] = { 0 };
 800eef4:	9200      	str	r2, [sp, #0]
 800eef6:	9201      	str	r2, [sp, #4]
 800eef8:	9203      	str	r2, [sp, #12]
    aBlock[0] = 0x01;
 800eefa:	2201      	movs	r2, #1
 800eefc:	f88d 2000 	strb.w	r2, [sp]
    aBlock[5] = dir;
 800ef00:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800ef04:	f88d 2005 	strb.w	r2, [sp, #5]
    aBlock[6] = address & 0xFF;
 800ef08:	f88d 3006 	strb.w	r3, [sp, #6]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 800ef0c:	0a1a      	lsrs	r2, r3, #8
 800ef0e:	f88d 2007 	strb.w	r2, [sp, #7]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 800ef12:	0c1a      	lsrs	r2, r3, #16
 800ef14:	f88d 2008 	strb.w	r2, [sp, #8]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 800ef18:	0e1b      	lsrs	r3, r3, #24
 800ef1a:	f88d 3009 	strb.w	r3, [sp, #9]
    aBlock[10] = frameCounter & 0xFF;
 800ef1e:	f88d 100a 	strb.w	r1, [sp, #10]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 800ef22:	0a0b      	lsrs	r3, r1, #8
 800ef24:	f88d 300b 	strb.w	r3, [sp, #11]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 800ef28:	0c0b      	lsrs	r3, r1, #16
 800ef2a:	f88d 300c 	strb.w	r3, [sp, #12]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 800ef2e:	0e09      	lsrs	r1, r1, #24
 800ef30:	f88d 100d 	strb.w	r1, [sp, #13]
    while( size > 0 )
 800ef34:	2e00      	cmp	r6, #0
 800ef36:	dd34      	ble.n	800efa2 <PayloadEncrypt+0xca>
 800ef38:	2700      	movs	r7, #0
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 800ef3a:	f04f 0910 	mov.w	r9, #16
 800ef3e:	e004      	b.n	800ef4a <PayloadEncrypt+0x72>
        size -= 16;
 800ef40:	3e10      	subs	r6, #16
 800ef42:	b236      	sxth	r6, r6
    while( size > 0 )
 800ef44:	3701      	adds	r7, #1
 800ef46:	2e00      	cmp	r6, #0
 800ef48:	dd30      	ble.n	800efac <PayloadEncrypt+0xd4>
 800ef4a:	b2fb      	uxtb	r3, r7
 800ef4c:	011d      	lsls	r5, r3, #4
 800ef4e:	b2ed      	uxtb	r5, r5
        aBlock[15] = ctr & 0xFF;
 800ef50:	3301      	adds	r3, #1
 800ef52:	f88d 300f 	strb.w	r3, [sp, #15]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 800ef56:	ab04      	add	r3, sp, #16
 800ef58:	4642      	mov	r2, r8
 800ef5a:	4649      	mov	r1, r9
 800ef5c:	4668      	mov	r0, sp
 800ef5e:	f7fa fe5e 	bl	8009c1e <SecureElementAesEncrypt>
 800ef62:	4686      	mov	lr, r0
 800ef64:	bb00      	cbnz	r0, 800efa8 <PayloadEncrypt+0xd0>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 800ef66:	4631      	mov	r1, r6
 800ef68:	2e10      	cmp	r6, #16
 800ef6a:	bfa8      	it	ge
 800ef6c:	2110      	movge	r1, #16
 800ef6e:	2900      	cmp	r1, #0
 800ef70:	dde6      	ble.n	800ef40 <PayloadEncrypt+0x68>
 800ef72:	4603      	mov	r3, r0
 800ef74:	f04f 0c00 	mov.w	ip, #0
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 800ef78:	eb05 000c 	add.w	r0, r5, ip
 800ef7c:	f10c 0220 	add.w	r2, ip, #32
 800ef80:	eb0d 0c02 	add.w	ip, sp, r2
 800ef84:	5c22      	ldrb	r2, [r4, r0]
 800ef86:	f81c cc10 	ldrb.w	ip, [ip, #-16]
 800ef8a:	ea82 020c 	eor.w	r2, r2, ip
 800ef8e:	5422      	strb	r2, [r4, r0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 800ef90:	3301      	adds	r3, #1
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	469c      	mov	ip, r3
 800ef96:	428b      	cmp	r3, r1
 800ef98:	dbee      	blt.n	800ef78 <PayloadEncrypt+0xa0>
 800ef9a:	e7d1      	b.n	800ef40 <PayloadEncrypt+0x68>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800ef9c:	f04f 0e0a 	mov.w	lr, #10
 800efa0:	e004      	b.n	800efac <PayloadEncrypt+0xd4>
    return LORAMAC_CRYPTO_SUCCESS;
 800efa2:	f04f 0e00 	mov.w	lr, #0
 800efa6:	e001      	b.n	800efac <PayloadEncrypt+0xd4>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800efa8:	f04f 0e0f 	mov.w	lr, #15
}
 800efac:	4670      	mov	r0, lr
 800efae:	b009      	add	sp, #36	; 0x24
 800efb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800efb4 <VerifyCmacB0>:
{
 800efb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb8:	b0c4      	sub	sp, #272	; 0x110
 800efba:	9e4b      	ldr	r6, [sp, #300]	; 0x12c
 800efbc:	9d4c      	ldr	r5, [sp, #304]	; 0x130
    if( msg == 0 )
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d048      	beq.n	800f054 <VerifyCmacB0+0xa0>
 800efc2:	460c      	mov	r4, r1
 800efc4:	4617      	mov	r7, r2
 800efc6:	4680      	mov	r8, r0
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800efc8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800efcc:	d844      	bhi.n	800f058 <VerifyCmacB0+0xa4>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 800efce:	f44f 7288 	mov.w	r2, #272	; 0x110
 800efd2:	2100      	movs	r1, #0
 800efd4:	4668      	mov	r0, sp
 800efd6:	f001 ffbd 	bl	8010f54 <memset1>
    b0[0] = 0x49;
 800efda:	2349      	movs	r3, #73	; 0x49
 800efdc:	f88d 3000 	strb.w	r3, [sp]
        b0[1] = 0x00;
 800efe0:	2300      	movs	r3, #0
 800efe2:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = 0x00;
 800efe6:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[3] = 0x00;
 800efea:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 800efee:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[5] = dir;
 800eff2:	f89d 2128 	ldrb.w	r2, [sp, #296]	; 0x128
 800eff6:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[6] = devAddr & 0xFF;
 800effa:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 800effe:	0a32      	lsrs	r2, r6, #8
 800f000:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 800f004:	0c32      	lsrs	r2, r6, #16
 800f006:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 800f00a:	0e36      	lsrs	r6, r6, #24
 800f00c:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[10] = fCnt & 0xFF;
 800f010:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 800f014:	0a2a      	lsrs	r2, r5, #8
 800f016:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 800f01a:	0c2a      	lsrs	r2, r5, #16
 800f01c:	f88d 200c 	strb.w	r2, [sp, #12]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 800f020:	0e2d      	lsrs	r5, r5, #24
 800f022:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[14] = 0x00;
 800f026:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[15] = msgLen & 0xFF;
 800f02a:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 800f02e:	4622      	mov	r2, r4
 800f030:	4641      	mov	r1, r8
 800f032:	a804      	add	r0, sp, #16
 800f034:	f001 ff74 	bl	8010f20 <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 800f038:	463b      	mov	r3, r7
 800f03a:	9a4d      	ldr	r2, [sp, #308]	; 0x134
 800f03c:	f104 0110 	add.w	r1, r4, #16
 800f040:	4668      	mov	r0, sp
 800f042:	f7fa fdd6 	bl	8009bf2 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 800f046:	b110      	cbz	r0, 800f04e <VerifyCmacB0+0x9a>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f048:	2801      	cmp	r0, #1
 800f04a:	bf18      	it	ne
 800f04c:	200f      	movne	r0, #15
}
 800f04e:	b044      	add	sp, #272	; 0x110
 800f050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f054:	200a      	movs	r0, #10
 800f056:	e7fa      	b.n	800f04e <VerifyCmacB0+0x9a>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800f058:	200e      	movs	r0, #14
 800f05a:	e7f8      	b.n	800f04e <VerifyCmacB0+0x9a>

0800f05c <LoRaMacCryptoInit>:
/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
    if( nvm == NULL )
 800f05c:	b1c8      	cbz	r0, 800f092 <LoRaMacCryptoInit+0x36>
{
 800f05e:	b510      	push	{r4, lr}
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 800f060:	f241 64ec 	movw	r4, #5868	; 0x16ec
 800f064:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800f068:	6020      	str	r0, [r4, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 800f06a:	2228      	movs	r2, #40	; 0x28
 800f06c:	2100      	movs	r1, #0
 800f06e:	f001 ff71 	bl	8010f54 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 800f072:	6823      	ldr	r3, [r4, #0]
 800f074:	2201      	movs	r2, #1
 800f076:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 800f078:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 800f07a:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 800f07c:	2000      	movs	r0, #0
 800f07e:	7018      	strb	r0, [r3, #0]
    CryptoNvm->FCntList.FCntUp = 0;
 800f080:	60d8      	str	r0, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f082:	f04f 32ff 	mov.w	r2, #4294967295
 800f086:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f088:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f08a:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 800f08c:	621a      	str	r2, [r3, #32]
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 800f08e:	61da      	str	r2, [r3, #28]

    // Reset frame counters
    ResetFCnts( );

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f090:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_FAIL_PARAM;
 800f092:	2009      	movs	r0, #9
}
 800f094:	4770      	bx	lr

0800f096 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
    CryptoNvm->LrWanVersion = version;
 800f096:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	6018      	str	r0, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
}
 800f0a2:	2000      	movs	r0, #0
 800f0a4:	4770      	bx	lr

0800f0a6 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
    if( currentUp == NULL )
 800f0a6:	b148      	cbz	r0, 800f0bc <LoRaMacCryptoGetFCntUp+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 800f0a8:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	68db      	ldr	r3, [r3, #12]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	6003      	str	r3, [r0, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 800f0b8:	2000      	movs	r0, #0
 800f0ba:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f0bc:	200a      	movs	r0, #10
}
 800f0be:	4770      	bx	lr

0800f0c0 <LoRaMacCryptoGetFCntDown>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 800f0c0:	b570      	push	{r4, r5, r6, lr}
 800f0c2:	b082      	sub	sp, #8
 800f0c4:	4614      	mov	r4, r2
    uint32_t lastDown = 0;
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	9201      	str	r2, [sp, #4]
    int32_t fCntDiff = 0;
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;

    if( currentDown == NULL )
 800f0ca:	b363      	cbz	r3, 800f126 <LoRaMacCryptoGetFCntDown+0x66>
 800f0cc:	460d      	mov	r5, r1
 800f0ce:	461e      	mov	r6, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 800f0d0:	a901      	add	r1, sp, #4
 800f0d2:	f7ff fea1 	bl	800ee18 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f0d6:	b9d0      	cbnz	r0, 800f10e <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 800f0d8:	9b01      	ldr	r3, [sp, #4]
 800f0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0de:	d004      	beq.n	800f0ea <LoRaMacCryptoGetFCntDown+0x2a>
        *currentDown = frameFcnt;
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 800f0e0:	b29a      	uxth	r2, r3
 800f0e2:	1aa2      	subs	r2, r4, r2

        if( fCntDiff > 0 )
 800f0e4:	2a00      	cmp	r2, #0
 800f0e6:	dd14      	ble.n	800f112 <LoRaMacCryptoGetFCntDown+0x52>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 800f0e8:	189c      	adds	r4, r3, r2
        *currentDown = frameFcnt;
 800f0ea:	6034      	str	r4, [r6, #0]
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 800f0ec:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800f0f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800f0f4:	6812      	ldr	r2, [r2, #0]
 800f0f6:	7892      	ldrb	r2, [r2, #2]
 800f0f8:	b94a      	cbnz	r2, 800f10e <LoRaMacCryptoGetFCntDown+0x4e>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 800f0fa:	1ae4      	subs	r4, r4, r3
 800f0fc:	eb63 0303 	sbc.w	r3, r3, r3
 800f100:	42ac      	cmp	r4, r5
 800f102:	f173 0300 	sbcs.w	r3, r3, #0
 800f106:	bfac      	ite	ge
 800f108:	2001      	movge	r0, #1
 800f10a:	2000      	movlt	r0, #0
 800f10c:	00c0      	lsls	r0, r0, #3
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f10e:	b002      	add	sp, #8
 800f110:	bd70      	pop	{r4, r5, r6, pc}
        else if( fCntDiff == 0 )
 800f112:	b12a      	cbz	r2, 800f120 <LoRaMacCryptoGetFCntDown+0x60>
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 800f114:	0c1a      	lsrs	r2, r3, #16
 800f116:	0412      	lsls	r2, r2, #16
 800f118:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800f11c:	4414      	add	r4, r2
 800f11e:	e7e4      	b.n	800f0ea <LoRaMacCryptoGetFCntDown+0x2a>
            *currentDown = lastDown;
 800f120:	6033      	str	r3, [r6, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 800f122:	2007      	movs	r0, #7
 800f124:	e7f3      	b.n	800f10e <LoRaMacCryptoGetFCntDown+0x4e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f126:	200a      	movs	r0, #10
 800f128:	e7f1      	b.n	800f10e <LoRaMacCryptoGetFCntDown+0x4e>

0800f12a <LoRaMacCryptoSetMulticastReference>:
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
    if( multicastList == NULL )
 800f12a:	b908      	cbnz	r0, 800f130 <LoRaMacCryptoSetMulticastReference+0x6>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f12c:	200a      	movs	r0, #10
 800f12e:	4770      	bx	lr
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 800f130:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800f134:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800f138:	6812      	ldr	r2, [r2, #0]
 800f13a:	321c      	adds	r2, #28
 800f13c:	6242      	str	r2, [r0, #36]	; 0x24
    }

    return LORAMAC_CRYPTO_SUCCESS;
 800f13e:	2000      	movs	r0, #0
}
 800f140:	4770      	bx	lr

0800f142 <LoRaMacCryptoPrepareJoinRequest>:
    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( macMsg == 0 )
 800f142:	b328      	cbz	r0, 800f190 <LoRaMacCryptoPrepareJoinRequest+0x4e>
{
 800f144:	b510      	push	{r4, lr}
 800f146:	b084      	sub	sp, #16
 800f148:	4604      	mov	r4, r0
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 800f14a:	2300      	movs	r3, #0
 800f14c:	9303      	str	r3, [sp, #12]
    SecureElementRandomNumber( &devNonce );
 800f14e:	a803      	add	r0, sp, #12
 800f150:	f7fa fe43 	bl	8009dda <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 800f154:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800f158:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f15c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 800f164:	82e2      	strh	r2, [r4, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f166:	4620      	mov	r0, r4
 800f168:	f000 fab0 	bl	800f6cc <LoRaMacSerializerJoinRequest>
 800f16c:	b990      	cbnz	r0, 800f194 <LoRaMacCryptoPrepareJoinRequest+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 800f16e:	4623      	mov	r3, r4
 800f170:	f853 1b18 	ldr.w	r1, [r3], #24
 800f174:	9300      	str	r3, [sp, #0]
 800f176:	2301      	movs	r3, #1
 800f178:	2213      	movs	r2, #19
 800f17a:	f7fa fd2b 	bl	8009bd4 <SecureElementComputeAesCmac>
 800f17e:	b958      	cbnz	r0, 800f198 <LoRaMacCryptoPrepareJoinRequest+0x56>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f180:	4620      	mov	r0, r4
 800f182:	f000 faa3 	bl	800f6cc <LoRaMacSerializerJoinRequest>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f186:	2800      	cmp	r0, #0
 800f188:	bf18      	it	ne
 800f18a:	2011      	movne	r0, #17
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f18c:	b004      	add	sp, #16
 800f18e:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f190:	200a      	movs	r0, #10
}
 800f192:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f194:	2011      	movs	r0, #17
 800f196:	e7f9      	b.n	800f18c <LoRaMacCryptoPrepareJoinRequest+0x4a>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f198:	200f      	movs	r0, #15
 800f19a:	e7f7      	b.n	800f18c <LoRaMacCryptoPrepareJoinRequest+0x4a>

0800f19c <LoRaMacCryptoSecureMessage>:
LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;

    if( macMsg == NULL )
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d06f      	beq.n	800f280 <LoRaMacCryptoSecureMessage+0xe4>
{
 800f1a0:	b530      	push	{r4, r5, lr}
 800f1a2:	b087      	sub	sp, #28
 800f1a4:	4604      	mov	r4, r0
 800f1a6:	461d      	mov	r5, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 800f1a8:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f1ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	68db      	ldr	r3, [r3, #12]
 800f1b4:	4283      	cmp	r3, r0
 800f1b6:	d865      	bhi.n	800f284 <LoRaMacCryptoSecureMessage+0xe8>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 800f1b8:	f895 2020 	ldrb.w	r2, [r5, #32]
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 800f1bc:	2a00      	cmp	r2, #0
 800f1be:	bf14      	ite	ne
 800f1c0:	2209      	movne	r2, #9
 800f1c2:	2208      	moveq	r2, #8
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 800f1c4:	4283      	cmp	r3, r0
 800f1c6:	d20a      	bcs.n	800f1de <LoRaMacCryptoSecureMessage+0x42>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 800f1c8:	9001      	str	r0, [sp, #4]
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	9300      	str	r3, [sp, #0]
 800f1ce:	68ab      	ldr	r3, [r5, #8]
 800f1d0:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800f1d4:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800f1d6:	f7ff fe7f 	bl	800eed8 <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	d155      	bne.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f1de:	4628      	mov	r0, r5
 800f1e0:	f000 faaa 	bl	800f738 <LoRaMacSerializerData>
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	d14f      	bne.n	800f288 <LoRaMacCryptoSecureMessage+0xec>
#else
        payloadDecryptionKeyID = NWK_S_KEY;
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 800f1e8:	6829      	ldr	r1, [r5, #0]
 800f1ea:	f895 c004 	ldrb.w	ip, [r5, #4]
 800f1ee:	f1ac 0204 	sub.w	r2, ip, #4
 800f1f2:	b292      	uxth	r2, r2
 800f1f4:	68ab      	ldr	r3, [r5, #8]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 800f1f6:	2900      	cmp	r1, #0
 800f1f8:	d04b      	beq.n	800f292 <LoRaMacCryptoSecureMessage+0xf6>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800f1fa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800f1fe:	d84a      	bhi.n	800f296 <LoRaMacCryptoSecureMessage+0xfa>
    b0[0] = 0x49;
 800f200:	2049      	movs	r0, #73	; 0x49
 800f202:	f88d 0008 	strb.w	r0, [sp, #8]
        b0[1] = 0x00;
 800f206:	2000      	movs	r0, #0
 800f208:	f88d 0009 	strb.w	r0, [sp, #9]
        b0[2] = 0x00;
 800f20c:	f88d 000a 	strb.w	r0, [sp, #10]
    b0[3] = 0x00;
 800f210:	f88d 000b 	strb.w	r0, [sp, #11]
    b0[4] = 0x00;
 800f214:	f88d 000c 	strb.w	r0, [sp, #12]
    b0[5] = dir;
 800f218:	f88d 000d 	strb.w	r0, [sp, #13]
    b0[6] = devAddr & 0xFF;
 800f21c:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 800f220:	ea4f 2e13 	mov.w	lr, r3, lsr #8
 800f224:	f88d e00f 	strb.w	lr, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 800f228:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f22c:	f88d e010 	strb.w	lr, [sp, #16]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 800f230:	0e1b      	lsrs	r3, r3, #24
 800f232:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[10] = fCnt & 0xFF;
 800f236:	f88d 4012 	strb.w	r4, [sp, #18]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 800f23a:	0a23      	lsrs	r3, r4, #8
 800f23c:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 800f240:	0c23      	lsrs	r3, r4, #16
 800f242:	f88d 3014 	strb.w	r3, [sp, #20]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 800f246:	0e23      	lsrs	r3, r4, #24
 800f248:	f88d 3015 	strb.w	r3, [sp, #21]
    b0[14] = 0x00;
 800f24c:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[15] = msgLen & 0xFF;
 800f250:	f1ac 0c04 	sub.w	ip, ip, #4
 800f254:	f88d c017 	strb.w	ip, [sp, #23]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 800f258:	f105 032c 	add.w	r3, r5, #44	; 0x2c
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 800f25c:	9300      	str	r3, [sp, #0]
 800f25e:	2308      	movs	r3, #8
 800f260:	eb0d 0003 	add.w	r0, sp, r3
 800f264:	f7fa fcb6 	bl	8009bd4 <SecureElementComputeAesCmac>
 800f268:	b9b8      	cbnz	r0, 800f29a <LoRaMacCryptoSecureMessage+0xfe>
            return retval;
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f26a:	4628      	mov	r0, r5
 800f26c:	f000 fa64 	bl	800f738 <LoRaMacSerializerData>
 800f270:	b968      	cbnz	r0, 800f28e <LoRaMacCryptoSecureMessage+0xf2>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 800f272:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	60dc      	str	r4, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 800f27e:	e004      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f280:	200a      	movs	r0, #10
}
 800f282:	4770      	bx	lr
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 800f284:	2006      	movs	r0, #6
 800f286:	e000      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f288:	2011      	movs	r0, #17
}
 800f28a:	b007      	add	sp, #28
 800f28c:	bd30      	pop	{r4, r5, pc}
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f28e:	2011      	movs	r0, #17
 800f290:	e7fb      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f292:	200a      	movs	r0, #10
 800f294:	e7f9      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800f296:	200e      	movs	r0, #14
 800f298:	e7f7      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f29a:	200f      	movs	r0, #15
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f29c:	e7f5      	b.n	800f28a <LoRaMacCryptoSecureMessage+0xee>

0800f29e <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 800f29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a2:	b086      	sub	sp, #24
 800f2a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    if( macMsg == 0 )
 800f2a6:	2c00      	cmp	r4, #0
 800f2a8:	f000 808d 	beq.w	800f3c6 <LoRaMacCryptoUnsecureMessage+0x128>
 800f2ac:	4607      	mov	r7, r0
 800f2ae:	4688      	mov	r8, r1
 800f2b0:	4616      	mov	r6, r2
 800f2b2:	461d      	mov	r5, r3
    uint32_t lastDown = 0;
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	9305      	str	r3, [sp, #20]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 800f2b8:	a905      	add	r1, sp, #20
 800f2ba:	4610      	mov	r0, r2
 800f2bc:	f7ff fdac 	bl	800ee18 <GetLastFcntDown>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	f040 8088 	bne.w	800f3d6 <LoRaMacCryptoUnsecureMessage+0x138>
    if( ( currentDown > lastDown ) ||
 800f2c6:	9b05      	ldr	r3, [sp, #20]
 800f2c8:	429d      	cmp	r5, r3
 800f2ca:	d802      	bhi.n	800f2d2 <LoRaMacCryptoUnsecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 800f2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2d0:	d17b      	bne.n	800f3ca <LoRaMacCryptoUnsecureMessage+0x12c>
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f000 f99c 	bl	800f610 <LoRaMacParserData>
 800f2d8:	2800      	cmp	r0, #0
 800f2da:	d178      	bne.n	800f3ce <LoRaMacCryptoUnsecureMessage+0x130>
        if( KeyAddrList[i].AddrID == addrID )
 800f2dc:	f240 1308 	movw	r3, #264	; 0x108
 800f2e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f2e4:	781b      	ldrb	r3, [r3, #0]
 800f2e6:	42bb      	cmp	r3, r7
 800f2e8:	d00c      	beq.n	800f304 <LoRaMacCryptoUnsecureMessage+0x66>
 800f2ea:	f240 1308 	movw	r3, #264	; 0x108
 800f2ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f2f2:	791b      	ldrb	r3, [r3, #4]
 800f2f4:	42bb      	cmp	r3, r7
 800f2f6:	bf08      	it	eq
 800f2f8:	2101      	moveq	r1, #1
 800f2fa:	d004      	beq.n	800f306 <LoRaMacCryptoUnsecureMessage+0x68>
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 800f2fc:	200c      	movs	r0, #12
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f2fe:	b006      	add	sp, #24
 800f300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( KeyAddrList[i].AddrID == addrID )
 800f304:	2100      	movs	r1, #0
    if( address != macMsg->FHDR.DevAddr )
 800f306:	68a3      	ldr	r3, [r4, #8]
 800f308:	4543      	cmp	r3, r8
 800f30a:	d162      	bne.n	800f3d2 <LoRaMacCryptoUnsecureMessage+0x134>
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 800f30c:	7b23      	ldrb	r3, [r4, #12]
 800f30e:	f3c3 1340 	ubfx	r3, r3, #5, #1
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 800f312:	f241 62ec 	movw	r2, #5868	; 0x16ec
 800f316:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800f31a:	6812      	ldr	r2, [r2, #0]
 800f31c:	7892      	ldrb	r2, [r2, #2]
        isAck = false;
 800f31e:	2a00      	cmp	r2, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 800f320:	f240 1208 	movw	r2, #264	; 0x108
 800f324:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800f328:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800f32c:	7857      	ldrb	r7, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 800f32e:	7921      	ldrb	r1, [r4, #4]
 800f330:	f1a1 0104 	sub.w	r1, r1, #4
 800f334:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800f336:	9003      	str	r0, [sp, #12]
 800f338:	9502      	str	r5, [sp, #8]
 800f33a:	f8cd 8004 	str.w	r8, [sp, #4]
 800f33e:	f04f 0001 	mov.w	r0, #1
 800f342:	9000      	str	r0, [sp, #0]
 800f344:	bf08      	it	eq
 800f346:	2300      	moveq	r3, #0
 800f348:	7892      	ldrb	r2, [r2, #2]
 800f34a:	b289      	uxth	r1, r1
 800f34c:	6820      	ldr	r0, [r4, #0]
 800f34e:	f7ff fe31 	bl	800efb4 <VerifyCmacB0>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f352:	2800      	cmp	r0, #0
 800f354:	d1d3      	bne.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
    if( macMsg->FPort == 0 )
 800f356:	f894 3020 	ldrb.w	r3, [r4, #32]
        payloadDecryptionKeyID = NWK_S_KEY;
 800f35a:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 800f35c:	9501      	str	r5, [sp, #4]
 800f35e:	f04f 0301 	mov.w	r3, #1
 800f362:	9300      	str	r3, [sp, #0]
 800f364:	4643      	mov	r3, r8
 800f366:	bf14      	ite	ne
 800f368:	463a      	movne	r2, r7
 800f36a:	2208      	moveq	r2, #8
 800f36c:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 800f370:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f372:	f7ff fdb1 	bl	800eed8 <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f376:	2800      	cmp	r0, #0
 800f378:	d1c1      	bne.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
    switch( fCntID )
 800f37a:	1e72      	subs	r2, r6, #1
 800f37c:	2a03      	cmp	r2, #3
 800f37e:	d8be      	bhi.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
 800f380:	e8df f002 	tbb	[pc, r2]
 800f384:	1a120a02 	.word	0x1a120a02
            CryptoNvm->FCntList.NFCntDown = currentDown;
 800f388:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f38c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	611d      	str	r5, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 800f394:	621d      	str	r5, [r3, #32]
            break;
 800f396:	e7b2      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
            CryptoNvm->FCntList.AFCntDown = currentDown;
 800f398:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f39c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	615d      	str	r5, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 800f3a4:	621d      	str	r5, [r3, #32]
            break;
 800f3a6:	e7aa      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
            CryptoNvm->FCntList.FCntDown = currentDown;
 800f3a8:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f3ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	619d      	str	r5, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 800f3b4:	621d      	str	r5, [r3, #32]
            break;
 800f3b6:	e7a2      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 800f3b8:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	61dd      	str	r5, [r3, #28]
            break;
 800f3c4:	e79b      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f3c6:	200a      	movs	r0, #10
 800f3c8:	e799      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 800f3ca:	2006      	movs	r0, #6
 800f3cc:	e797      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 800f3ce:	2010      	movs	r0, #16
 800f3d0:	e795      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 800f3d2:	2002      	movs	r0, #2
 800f3d4:	e793      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 800f3d6:	2006      	movs	r0, #6
 800f3d8:	e791      	b.n	800f2fe <LoRaMacCryptoUnsecureMessage+0x60>

0800f3da <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 800f3da:	b500      	push	{lr}
 800f3dc:	b085      	sub	sp, #20
 800f3de:	460a      	mov	r2, r1
    uint8_t compBase[16] = { 0 };
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	9300      	str	r3, [sp, #0]
 800f3e4:	9301      	str	r3, [sp, #4]
 800f3e6:	9302      	str	r3, [sp, #8]
 800f3e8:	9303      	str	r3, [sp, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
    switch( keyID )
 800f3ea:	290b      	cmp	r1, #11
 800f3ec:	d005      	beq.n	800f3fa <LoRaMacCryptoDeriveLifeTimeKey+0x20>
 800f3ee:	290c      	cmp	r1, #12
 800f3f0:	d011      	beq.n	800f416 <LoRaMacCryptoDeriveLifeTimeKey+0x3c>
 800f3f2:	290a      	cmp	r1, #10
 800f3f4:	d00a      	beq.n	800f40c <LoRaMacCryptoDeriveLifeTimeKey+0x32>
 800f3f6:	200b      	movs	r0, #11
 800f3f8:	e014      	b.n	800f424 <LoRaMacCryptoDeriveLifeTimeKey+0x4a>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 800f3fa:	2801      	cmp	r0, #1
 800f3fc:	d001      	beq.n	800f402 <LoRaMacCryptoDeriveLifeTimeKey+0x28>
    KeyIdentifier_t rootKeyId = APP_KEY;
 800f3fe:	2100      	movs	r1, #0
 800f400:	e00a      	b.n	800f418 <LoRaMacCryptoDeriveLifeTimeKey+0x3e>
            {
                compBase[0] = 0x20;
 800f402:	2320      	movs	r3, #32
 800f404:	f88d 3000 	strb.w	r3, [sp]
    KeyIdentifier_t rootKeyId = APP_KEY;
 800f408:	2100      	movs	r1, #0
 800f40a:	e005      	b.n	800f418 <LoRaMacCryptoDeriveLifeTimeKey+0x3e>
            break;
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
            break;
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 800f40c:	2330      	movs	r3, #48	; 0x30
 800f40e:	f88d 3000 	strb.w	r3, [sp]
    KeyIdentifier_t rootKeyId = APP_KEY;
 800f412:	2100      	movs	r1, #0
            break;
 800f414:	e000      	b.n	800f418 <LoRaMacCryptoDeriveLifeTimeKey+0x3e>
    switch( keyID )
 800f416:	210b      	movs	r1, #11
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 800f418:	4668      	mov	r0, sp
 800f41a:	f7fa fc7f 	bl	8009d1c <SecureElementDeriveAndStoreKey>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f41e:	2800      	cmp	r0, #0
 800f420:	bf18      	it	ne
 800f422:	200f      	movne	r0, #15
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f424:	b005      	add	sp, #20
 800f426:	f85d fb04 	ldr.w	pc, [sp], #4

0800f42a <LoRaMacCryptoSetKey>:
{
 800f42a:	b510      	push	{r4, lr}
 800f42c:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 800f42e:	f7fa fc36 	bl	8009c9e <SecureElementSetKey>
 800f432:	b9b0      	cbnz	r0, 800f462 <LoRaMacCryptoSetKey+0x38>
    if( keyID == APP_KEY )
 800f434:	b104      	cbz	r4, 800f438 <LoRaMacCryptoSetKey+0xe>
}
 800f436:	bd10      	pop	{r4, pc}
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 800f438:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	210b      	movs	r1, #11
 800f444:	7898      	ldrb	r0, [r3, #2]
 800f446:	f7ff ffc8 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
 800f44a:	b960      	cbnz	r0, 800f466 <LoRaMacCryptoSetKey+0x3c>
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 800f44c:	210c      	movs	r1, #12
 800f44e:	f7ff ffc4 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
 800f452:	b950      	cbnz	r0, 800f46a <LoRaMacCryptoSetKey+0x40>
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 800f454:	210a      	movs	r1, #10
 800f456:	f7ff ffc0 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f45a:	2800      	cmp	r0, #0
 800f45c:	bf18      	it	ne
 800f45e:	200f      	movne	r0, #15
 800f460:	e7e9      	b.n	800f436 <LoRaMacCryptoSetKey+0xc>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f462:	200f      	movs	r0, #15
 800f464:	e7e7      	b.n	800f436 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f466:	200f      	movs	r0, #15
 800f468:	e7e5      	b.n	800f436 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f46a:	200f      	movs	r0, #15
 800f46c:	e7e3      	b.n	800f436 <LoRaMacCryptoSetKey+0xc>

0800f46e <LoRaMacCryptoHandleJoinAccept>:
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 800f46e:	2a00      	cmp	r2, #0
 800f470:	d073      	beq.n	800f55a <LoRaMacCryptoHandleJoinAccept+0xec>
{
 800f472:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f474:	b08f      	sub	sp, #60	; 0x3c
 800f476:	4607      	mov	r7, r0
 800f478:	460d      	mov	r5, r1
 800f47a:	4614      	mov	r4, r2
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 800f47c:	2900      	cmp	r1, #0
 800f47e:	d06e      	beq.n	800f55e <LoRaMacCryptoHandleJoinAccept+0xf0>
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 800f480:	2600      	movs	r6, #0
 800f482:	9605      	str	r6, [sp, #20]
 800f484:	221d      	movs	r2, #29
 800f486:	4631      	mov	r1, r6
 800f488:	a806      	add	r0, sp, #24
 800f48a:	f004 ff97 	bl	80143bc <memset>
    uint8_t versionMinor         = 0;
 800f48e:	f88d 6013 	strb.w	r6, [sp, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 800f492:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	889e      	ldrh	r6, [r3, #4]
    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 800f49e:	f10d 0313 	add.w	r3, sp, #19
 800f4a2:	9302      	str	r3, [sp, #8]
 800f4a4:	ab05      	add	r3, sp, #20
 800f4a6:	9301      	str	r3, [sp, #4]
 800f4a8:	7923      	ldrb	r3, [r4, #4]
 800f4aa:	9300      	str	r3, [sp, #0]
 800f4ac:	6823      	ldr	r3, [r4, #0]
 800f4ae:	4632      	mov	r2, r6
 800f4b0:	4629      	mov	r1, r5
 800f4b2:	4638      	mov	r0, r7
 800f4b4:	f7fa fc52 	bl	8009d5c <SecureElementProcessJoinAccept>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d152      	bne.n	800f562 <LoRaMacCryptoHandleJoinAccept+0xf4>
    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 800f4bc:	7922      	ldrb	r2, [r4, #4]
 800f4be:	a905      	add	r1, sp, #20
 800f4c0:	6820      	ldr	r0, [r4, #0]
 800f4c2:	f001 fd2d 	bl	8010f20 <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 800f4c6:	4620      	mov	r0, r4
 800f4c8:	f000 f852 	bl	800f570 <LoRaMacParserJoinAccept>
 800f4cc:	2800      	cmp	r0, #0
 800f4ce:	d14b      	bne.n	800f568 <LoRaMacCryptoHandleJoinAccept+0xfa>
    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 800f4d0:	79a3      	ldrb	r3, [r4, #6]
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 800f4d2:	79e2      	ldrb	r2, [r4, #7]
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 800f4d4:	7a25      	ldrb	r5, [r4, #8]
 800f4d6:	042d      	lsls	r5, r5, #16
 800f4d8:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 800f4dc:	431d      	orrs	r5, r3
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 800f4de:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f4e6:	681b      	ldr	r3, [r3, #0]
    if( isJoinNonceOk == true )
 800f4e8:	689a      	ldr	r2, [r3, #8]
 800f4ea:	4295      	cmp	r5, r2
 800f4ec:	d93e      	bls.n	800f56c <LoRaMacCryptoHandleJoinAccept+0xfe>
        CryptoNvm->JoinNonce = currentJoinNonce;
 800f4ee:	609d      	str	r5, [r3, #8]
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 800f4f0:	210b      	movs	r1, #11
 800f4f2:	f89d 0013 	ldrb.w	r0, [sp, #19]
 800f4f6:	f7ff ff70 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f4fa:	bb98      	cbnz	r0, 800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 800f4fc:	210c      	movs	r1, #12
 800f4fe:	2000      	movs	r0, #0
 800f500:	f7ff ff6b 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f504:	bb70      	cbnz	r0, 800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 800f506:	210a      	movs	r1, #10
 800f508:	2000      	movs	r0, #0
 800f50a:	f7ff ff66 	bl	800f3da <LoRaMacCryptoDeriveLifeTimeKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f50e:	bb48      	cbnz	r0, 800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
        netID = ( uint32_t )macMsg->NetID[0];
 800f510:	7a63      	ldrb	r3, [r4, #9]
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 800f512:	7aa2      	ldrb	r2, [r4, #10]
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 800f514:	7ae4      	ldrb	r4, [r4, #11]
 800f516:	0424      	lsls	r4, r4, #16
 800f518:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 800f51c:	431c      	orrs	r4, r3
        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 800f51e:	4633      	mov	r3, r6
 800f520:	4622      	mov	r2, r4
 800f522:	4629      	mov	r1, r5
 800f524:	2009      	movs	r0, #9
 800f526:	f7ff fca8 	bl	800ee7a <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f52a:	b9d8      	cbnz	r0, 800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 800f52c:	4633      	mov	r3, r6
 800f52e:	4622      	mov	r2, r4
 800f530:	4629      	mov	r1, r5
 800f532:	2008      	movs	r0, #8
 800f534:	f7ff fca1 	bl	800ee7a <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f538:	b9a0      	cbnz	r0, 800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 800f53a:	f241 63ec 	movw	r3, #5868	; 0x16ec
 800f53e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	f89d 2013 	ldrb.w	r2, [sp, #19]
 800f548:	709a      	strb	r2, [r3, #2]
    CryptoNvm->FCntList.FCntUp = 0;
 800f54a:	2200      	movs	r2, #0
 800f54c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f54e:	f04f 32ff 	mov.w	r2, #4294967295
 800f552:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f554:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 800f556:	615a      	str	r2, [r3, #20]
    return LORAMAC_CRYPTO_SUCCESS;
 800f558:	e004      	b.n	800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f55a:	200a      	movs	r0, #10
}
 800f55c:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f55e:	200a      	movs	r0, #10
 800f560:	e000      	b.n	800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f562:	200f      	movs	r0, #15
}
 800f564:	b00f      	add	sp, #60	; 0x3c
 800f566:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_PARSER;
 800f568:	2010      	movs	r0, #16
 800f56a:	e7fb      	b.n	800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 800f56c:	2003      	movs	r0, #3
 800f56e:	e7f9      	b.n	800f564 <LoRaMacCryptoHandleJoinAccept+0xf6>

0800f570 <LoRaMacParserJoinAccept>:
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f570:	2800      	cmp	r0, #0
 800f572:	d047      	beq.n	800f604 <LoRaMacParserJoinAccept+0x94>
{
 800f574:	b510      	push	{r4, lr}
 800f576:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f578:	6801      	ldr	r1, [r0, #0]
 800f57a:	2900      	cmp	r1, #0
 800f57c:	d044      	beq.n	800f608 <LoRaMacParserJoinAccept+0x98>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 800f57e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f582:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 800f584:	2203      	movs	r2, #3
 800f586:	3006      	adds	r0, #6
 800f588:	f001 fcca 	bl	8010f20 <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 800f58c:	4620      	mov	r0, r4
 800f58e:	f850 1b09 	ldr.w	r1, [r0], #9
 800f592:	2203      	movs	r2, #3
 800f594:	3104      	adds	r1, #4
 800f596:	f001 fcc3 	bl	8010f20 <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 800f59a:	6821      	ldr	r1, [r4, #0]
 800f59c:	79cb      	ldrb	r3, [r1, #7]
 800f59e:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f5a0:	7a0a      	ldrb	r2, [r1, #8]
 800f5a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f5a6:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f5a8:	7a4a      	ldrb	r2, [r1, #9]
 800f5aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f5ae:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f5b0:	7a8a      	ldrb	r2, [r1, #10]
 800f5b2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f5b6:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 800f5b8:	7acb      	ldrb	r3, [r1, #11]
 800f5ba:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 800f5bc:	7b0b      	ldrb	r3, [r1, #12]
 800f5be:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 800f5c0:	7923      	ldrb	r3, [r4, #4]
 800f5c2:	2b21      	cmp	r3, #33	; 0x21
 800f5c4:	d016      	beq.n	800f5f4 <LoRaMacParserJoinAccept+0x84>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 800f5c6:	2b11      	cmp	r3, #17
 800f5c8:	dc20      	bgt.n	800f60c <LoRaMacParserJoinAccept+0x9c>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 800f5ca:	220d      	movs	r2, #13
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 800f5cc:	6821      	ldr	r1, [r4, #0]
 800f5ce:	5c8b      	ldrb	r3, [r1, r2]
 800f5d0:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f5d2:	1c50      	adds	r0, r2, #1
 800f5d4:	5c08      	ldrb	r0, [r1, r0]
 800f5d6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800f5da:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f5dc:	1c90      	adds	r0, r2, #2
 800f5de:	5c08      	ldrb	r0, [r1, r0]
 800f5e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f5e4:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f5e6:	3203      	adds	r2, #3
 800f5e8:	5c8a      	ldrb	r2, [r1, r2]
 800f5ea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f5ee:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 800f5f0:	2000      	movs	r0, #0
}
 800f5f2:	bd10      	pop	{r4, pc}
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 800f5f4:	2210      	movs	r2, #16
 800f5f6:	310d      	adds	r1, #13
 800f5f8:	f104 0012 	add.w	r0, r4, #18
 800f5fc:	f001 fc90 	bl	8010f20 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 800f600:	221d      	movs	r2, #29
 800f602:	e7e3      	b.n	800f5cc <LoRaMacParserJoinAccept+0x5c>
        return LORAMAC_PARSER_ERROR_NPE;
 800f604:	2002      	movs	r0, #2
}
 800f606:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 800f608:	2002      	movs	r0, #2
 800f60a:	e7f2      	b.n	800f5f2 <LoRaMacParserJoinAccept+0x82>
        return LORAMAC_PARSER_FAIL;
 800f60c:	2001      	movs	r0, #1
 800f60e:	e7f0      	b.n	800f5f2 <LoRaMacParserJoinAccept+0x82>

0800f610 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f610:	2800      	cmp	r0, #0
 800f612:	d057      	beq.n	800f6c4 <LoRaMacParserData+0xb4>
{
 800f614:	b510      	push	{r4, lr}
 800f616:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f618:	6801      	ldr	r1, [r0, #0]
 800f61a:	2900      	cmp	r1, #0
 800f61c:	d054      	beq.n	800f6c8 <LoRaMacParserData+0xb8>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 800f61e:	780b      	ldrb	r3, [r1, #0]
 800f620:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 800f622:	784b      	ldrb	r3, [r1, #1]
 800f624:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f626:	788a      	ldrb	r2, [r1, #2]
 800f628:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f62c:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f62e:	78ca      	ldrb	r2, [r1, #3]
 800f630:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f634:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f636:	790a      	ldrb	r2, [r1, #4]
 800f638:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f63c:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 800f63e:	794b      	ldrb	r3, [r1, #5]
 800f640:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 800f642:	798b      	ldrb	r3, [r1, #6]
 800f644:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 800f646:	79ca      	ldrb	r2, [r1, #7]
 800f648:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f64c:	81c3      	strh	r3, [r0, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 800f64e:	7b02      	ldrb	r2, [r0, #12]
 800f650:	f002 020f 	and.w	r2, r2, #15
 800f654:	3108      	adds	r1, #8
 800f656:	3010      	adds	r0, #16
 800f658:	f001 fc62 	bl	8010f20 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800f65c:	7b23      	ldrb	r3, [r4, #12]
 800f65e:	f003 030f 	and.w	r3, r3, #15
 800f662:	f103 0008 	add.w	r0, r3, #8

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 800f666:	2200      	movs	r2, #0
 800f668:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 800f66c:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 800f670:	7922      	ldrb	r2, [r4, #4]
 800f672:	1a11      	subs	r1, r2, r0
 800f674:	2904      	cmp	r1, #4
 800f676:	dc16      	bgt.n	800f6a6 <LoRaMacParserData+0x96>
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 800f678:	6822      	ldr	r2, [r4, #0]
 800f67a:	7923      	ldrb	r3, [r4, #4]
 800f67c:	441a      	add	r2, r3
 800f67e:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 800f682:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 800f684:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 800f688:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f68c:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 800f68e:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 800f692:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800f696:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 800f698:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 800f69c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f6a0:	62e3      	str	r3, [r4, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 800f6a2:	2000      	movs	r0, #0
}
 800f6a4:	bd10      	pop	{r4, pc}
        macMsg->FPort = macMsg->Buffer[bufItr++];
 800f6a6:	6821      	ldr	r1, [r4, #0]
 800f6a8:	3309      	adds	r3, #9
 800f6aa:	5c08      	ldrb	r0, [r1, r0]
 800f6ac:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 800f6b0:	3a04      	subs	r2, #4
 800f6b2:	1ad2      	subs	r2, r2, r3
 800f6b4:	b2d2      	uxtb	r2, r2
 800f6b6:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 800f6ba:	4419      	add	r1, r3
 800f6bc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f6be:	f001 fc2f 	bl	8010f20 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 800f6c2:	e7d9      	b.n	800f678 <LoRaMacParserData+0x68>
        return LORAMAC_PARSER_ERROR_NPE;
 800f6c4:	2002      	movs	r0, #2
}
 800f6c6:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 800f6c8:	2002      	movs	r0, #2
 800f6ca:	e7eb      	b.n	800f6a4 <LoRaMacParserData+0x94>

0800f6cc <LoRaMacSerializerJoinRequest>:
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f6cc:	b370      	cbz	r0, 800f72c <LoRaMacSerializerJoinRequest+0x60>
{
 800f6ce:	b510      	push	{r4, lr}
 800f6d0:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f6d2:	6803      	ldr	r3, [r0, #0]
 800f6d4:	b363      	cbz	r3, 800f730 <LoRaMacSerializerJoinRequest+0x64>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 800f6d6:	7902      	ldrb	r2, [r0, #4]
 800f6d8:	2a16      	cmp	r2, #22
 800f6da:	d92b      	bls.n	800f734 <LoRaMacSerializerJoinRequest+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 800f6dc:	7942      	ldrb	r2, [r0, #5]
 800f6de:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 800f6e0:	4601      	mov	r1, r0
 800f6e2:	f851 0b06 	ldr.w	r0, [r1], #6
 800f6e6:	2208      	movs	r2, #8
 800f6e8:	3001      	adds	r0, #1
 800f6ea:	f001 fc26 	bl	8010f3a <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 800f6ee:	4621      	mov	r1, r4
 800f6f0:	f851 0b0e 	ldr.w	r0, [r1], #14
 800f6f4:	2208      	movs	r2, #8
 800f6f6:	3009      	adds	r0, #9
 800f6f8:	f001 fc1f 	bl	8010f3a <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 800f6fc:	6823      	ldr	r3, [r4, #0]
 800f6fe:	8ae2      	ldrh	r2, [r4, #22]
 800f700:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 800f702:	6822      	ldr	r2, [r4, #0]
 800f704:	8ae3      	ldrh	r3, [r4, #22]
 800f706:	0a1b      	lsrs	r3, r3, #8
 800f708:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 800f70a:	6823      	ldr	r3, [r4, #0]
 800f70c:	69a2      	ldr	r2, [r4, #24]
 800f70e:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 800f710:	6822      	ldr	r2, [r4, #0]
 800f712:	69a3      	ldr	r3, [r4, #24]
 800f714:	0a1b      	lsrs	r3, r3, #8
 800f716:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 800f718:	6823      	ldr	r3, [r4, #0]
 800f71a:	8b62      	ldrh	r2, [r4, #26]
 800f71c:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 800f71e:	6823      	ldr	r3, [r4, #0]
 800f720:	7ee2      	ldrb	r2, [r4, #27]
 800f722:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 800f724:	2317      	movs	r3, #23
 800f726:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 800f728:	2000      	movs	r0, #0
}
 800f72a:	bd10      	pop	{r4, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800f72c:	2001      	movs	r0, #1
}
 800f72e:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800f730:	2001      	movs	r0, #1
 800f732:	e7fa      	b.n	800f72a <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 800f734:	2002      	movs	r0, #2
 800f736:	e7f8      	b.n	800f72a <LoRaMacSerializerJoinRequest+0x5e>

0800f738 <LoRaMacSerializerData>:
    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f738:	2800      	cmp	r0, #0
 800f73a:	d065      	beq.n	800f808 <LoRaMacSerializerData+0xd0>
{
 800f73c:	b538      	push	{r3, r4, r5, lr}
 800f73e:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f740:	6801      	ldr	r1, [r0, #0]
 800f742:	2900      	cmp	r1, #0
 800f744:	d062      	beq.n	800f80c <LoRaMacSerializerData+0xd4>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800f746:	7b03      	ldrb	r3, [r0, #12]
 800f748:	f003 030f 	and.w	r3, r3, #15

    if( macMsg->FRMPayloadSize > 0 )
 800f74c:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
 800f750:	2a00      	cmp	r2, #0
 800f752:	d157      	bne.n	800f804 <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800f754:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 800f756:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 800f758:	7920      	ldrb	r0, [r4, #4]
 800f75a:	4413      	add	r3, r2
 800f75c:	4298      	cmp	r0, r3
 800f75e:	d357      	bcc.n	800f810 <LoRaMacSerializerData+0xd8>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 800f760:	7963      	ldrb	r3, [r4, #5]
 800f762:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 800f764:	6823      	ldr	r3, [r4, #0]
 800f766:	68a2      	ldr	r2, [r4, #8]
 800f768:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 800f76a:	6822      	ldr	r2, [r4, #0]
 800f76c:	68a3      	ldr	r3, [r4, #8]
 800f76e:	0a1b      	lsrs	r3, r3, #8
 800f770:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 800f772:	6823      	ldr	r3, [r4, #0]
 800f774:	8962      	ldrh	r2, [r4, #10]
 800f776:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 800f778:	6823      	ldr	r3, [r4, #0]
 800f77a:	7ae2      	ldrb	r2, [r4, #11]
 800f77c:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 800f77e:	6823      	ldr	r3, [r4, #0]
 800f780:	7b22      	ldrb	r2, [r4, #12]
 800f782:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 800f784:	6823      	ldr	r3, [r4, #0]
 800f786:	89e2      	ldrh	r2, [r4, #14]
 800f788:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 800f78a:	6822      	ldr	r2, [r4, #0]
 800f78c:	89e3      	ldrh	r3, [r4, #14]
 800f78e:	0a1b      	lsrs	r3, r3, #8
 800f790:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 800f792:	7b22      	ldrb	r2, [r4, #12]
 800f794:	4621      	mov	r1, r4
 800f796:	f851 0b10 	ldr.w	r0, [r1], #16
 800f79a:	f002 020f 	and.w	r2, r2, #15
 800f79e:	3008      	adds	r0, #8
 800f7a0:	f001 fbbe 	bl	8010f20 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800f7a4:	7b23      	ldrb	r3, [r4, #12]
 800f7a6:	f003 030f 	and.w	r3, r3, #15
 800f7aa:	f103 0508 	add.w	r5, r3, #8

    if( macMsg->FRMPayloadSize > 0 )
 800f7ae:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800f7b2:	b12a      	cbz	r2, 800f7c0 <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 800f7b4:	f894 1020 	ldrb.w	r1, [r4, #32]
 800f7b8:	6822      	ldr	r2, [r4, #0]
 800f7ba:	5551      	strb	r1, [r2, r5]
 800f7bc:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 800f7c0:	6820      	ldr	r0, [r4, #0]
 800f7c2:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800f7c6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f7c8:	4428      	add	r0, r5
 800f7ca:	f001 fba9 	bl	8010f20 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 800f7ce:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800f7d2:	442b      	add	r3, r5

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 800f7d4:	6822      	ldr	r2, [r4, #0]
 800f7d6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f7d8:	54d1      	strb	r1, [r2, r3]
 800f7da:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 800f7dc:	b292      	uxth	r2, r2
 800f7de:	6820      	ldr	r0, [r4, #0]
 800f7e0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f7e2:	0a09      	lsrs	r1, r1, #8
 800f7e4:	5481      	strb	r1, [r0, r2]
 800f7e6:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 800f7e8:	b292      	uxth	r2, r2
 800f7ea:	6821      	ldr	r1, [r4, #0]
 800f7ec:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 800f7ee:	5488      	strb	r0, [r1, r2]
 800f7f0:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 800f7f2:	b292      	uxth	r2, r2
 800f7f4:	6821      	ldr	r1, [r4, #0]
 800f7f6:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 800f7fa:	5488      	strb	r0, [r1, r2]
 800f7fc:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 800f7fe:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 800f800:	2000      	movs	r0, #0
}
 800f802:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 800f804:	3309      	adds	r3, #9
 800f806:	e7a6      	b.n	800f756 <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800f808:	2001      	movs	r0, #1
}
 800f80a:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800f80c:	2001      	movs	r0, #1
 800f80e:	e7f8      	b.n	800f802 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 800f810:	2002      	movs	r0, #2
 800f812:	e7f6      	b.n	800f802 <LoRaMacSerializerData+0xca>

0800f814 <RegionIsActive>:
        default:
        {
            return false;
        }
    }
}
 800f814:	2805      	cmp	r0, #5
 800f816:	bf14      	ite	ne
 800f818:	2000      	movne	r0, #0
 800f81a:	2001      	moveq	r0, #1
 800f81c:	4770      	bx	lr

0800f81e <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 800f81e:	b500      	push	{lr}
 800f820:	b083      	sub	sp, #12
    PhyParam_t phyParam = { 0 };
    switch( region )
 800f822:	2805      	cmp	r0, #5
 800f824:	d005      	beq.n	800f832 <RegionGetPhyParam+0x14>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 800f826:	2300      	movs	r3, #0
 800f828:	9301      	str	r3, [sp, #4]
        }
    }
}
 800f82a:	9801      	ldr	r0, [sp, #4]
 800f82c:	b003      	add	sp, #12
 800f82e:	f85d fb04 	ldr.w	pc, [sp], #4
        EU868_GET_PHY_PARAM( );
 800f832:	4608      	mov	r0, r1
 800f834:	f000 fd40 	bl	80102b8 <RegionEU868GetPhyParam>
 800f838:	9001      	str	r0, [sp, #4]
 800f83a:	e7f6      	b.n	800f82a <RegionGetPhyParam+0xc>

0800f83c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 800f83c:	2805      	cmp	r0, #5
 800f83e:	d000      	beq.n	800f842 <RegionSetBandTxDone+0x6>
 800f840:	4770      	bx	lr
{
 800f842:	b508      	push	{r3, lr}
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
        CN470_SET_BAND_TX_DONE( );
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
 800f844:	4608      	mov	r0, r1
 800f846:	f000 fe0d 	bl	8010464 <RegionEU868SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 800f84a:	bd08      	pop	{r3, pc}

0800f84c <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 800f84c:	2805      	cmp	r0, #5
 800f84e:	d000      	beq.n	800f852 <RegionInitDefaults+0x6>
 800f850:	4770      	bx	lr
{
 800f852:	b508      	push	{r3, lr}
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
        CN470_INIT_DEFAULTS( );
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
 800f854:	4608      	mov	r0, r1
 800f856:	f000 fe24 	bl	80104a2 <RegionEU868InitDefaults>
        default:
        {
            break;
        }
    }
}
 800f85a:	bd08      	pop	{r3, pc}

0800f85c <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
    switch( region )
 800f85c:	2805      	cmp	r0, #5
 800f85e:	d001      	beq.n	800f864 <RegionVerify+0x8>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 800f860:	2000      	movs	r0, #0
        }
    }
}
 800f862:	4770      	bx	lr
{
 800f864:	b508      	push	{r3, lr}
 800f866:	460b      	mov	r3, r1
        EU868_VERIFY( );
 800f868:	4611      	mov	r1, r2
 800f86a:	4618      	mov	r0, r3
 800f86c:	f000 fe8d 	bl	801058a <RegionEU868Verify>
}
 800f870:	bd08      	pop	{r3, pc}

0800f872 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 800f872:	2805      	cmp	r0, #5
 800f874:	d000      	beq.n	800f878 <RegionApplyCFList+0x6>
 800f876:	4770      	bx	lr
{
 800f878:	b508      	push	{r3, lr}
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
        CN470_APPLY_CF_LIST( );
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
 800f87a:	4608      	mov	r0, r1
 800f87c:	f001 fa85 	bl	8010d8a <RegionEU868ApplyCFList>
        default:
        {
            break;
        }
    }
}
 800f880:	bd08      	pop	{r3, pc}

0800f882 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
    switch( region )
 800f882:	2805      	cmp	r0, #5
 800f884:	d001      	beq.n	800f88a <RegionChanMaskSet+0x8>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 800f886:	2000      	movs	r0, #0
        }
    }
}
 800f888:	4770      	bx	lr
{
 800f88a:	b508      	push	{r3, lr}
        EU868_CHAN_MASK_SET( );
 800f88c:	4608      	mov	r0, r1
 800f88e:	f000 fec1 	bl	8010614 <RegionEU868ChanMaskSet>
}
 800f892:	bd08      	pop	{r3, pc}

0800f894 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
    switch( region )
 800f894:	2805      	cmp	r0, #5
 800f896:	d000      	beq.n	800f89a <RegionComputeRxWindowParameters+0x6>
 800f898:	4770      	bx	lr
{
 800f89a:	b508      	push	{r3, lr}
 800f89c:	468c      	mov	ip, r1
 800f89e:	4611      	mov	r1, r2
 800f8a0:	461a      	mov	r2, r3
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN470_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 800f8a2:	9b02      	ldr	r3, [sp, #8]
 800f8a4:	4660      	mov	r0, ip
 800f8a6:	f000 fed6 	bl	8010656 <RegionEU868ComputeRxWindowParameters>
        default:
        {
            break;
        }
    }
}
 800f8aa:	bd08      	pop	{r3, pc}

0800f8ac <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 800f8ac:	2805      	cmp	r0, #5
 800f8ae:	d001      	beq.n	800f8b4 <RegionRxConfig+0x8>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 800f8b0:	2000      	movs	r0, #0
        }
    }
}
 800f8b2:	4770      	bx	lr
{
 800f8b4:	b508      	push	{r3, lr}
 800f8b6:	460b      	mov	r3, r1
        EU868_RX_CONFIG( );
 800f8b8:	4611      	mov	r1, r2
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f000 ff05 	bl	80106ca <RegionEU868RxConfig>
}
 800f8c0:	bd08      	pop	{r3, pc}

0800f8c2 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 800f8c2:	2805      	cmp	r0, #5
 800f8c4:	d001      	beq.n	800f8ca <RegionTxConfig+0x8>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 800f8c6:	2000      	movs	r0, #0
        }
    }
}
 800f8c8:	4770      	bx	lr
{
 800f8ca:	b508      	push	{r3, lr}
 800f8cc:	468c      	mov	ip, r1
 800f8ce:	4611      	mov	r1, r2
        EU868_TX_CONFIG( );
 800f8d0:	461a      	mov	r2, r3
 800f8d2:	4660      	mov	r0, ip
 800f8d4:	f000 ff8e 	bl	80107f4 <RegionEU868TxConfig>
}
 800f8d8:	bd08      	pop	{r3, pc}

0800f8da <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
    switch( region )
 800f8da:	2805      	cmp	r0, #5
 800f8dc:	d001      	beq.n	800f8e2 <RegionLinkAdrReq+0x8>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 800f8de:	2000      	movs	r0, #0
        }
    }
}
 800f8e0:	4770      	bx	lr
{
 800f8e2:	b500      	push	{lr}
 800f8e4:	b083      	sub	sp, #12
 800f8e6:	468c      	mov	ip, r1
 800f8e8:	4611      	mov	r1, r2
 800f8ea:	461a      	mov	r2, r3
        EU868_LINK_ADR_REQ( );
 800f8ec:	9b05      	ldr	r3, [sp, #20]
 800f8ee:	9300      	str	r3, [sp, #0]
 800f8f0:	9b04      	ldr	r3, [sp, #16]
 800f8f2:	4660      	mov	r0, ip
 800f8f4:	f001 f820 	bl	8010938 <RegionEU868LinkAdrReq>
}
 800f8f8:	b003      	add	sp, #12
 800f8fa:	f85d fb04 	ldr.w	pc, [sp], #4

0800f8fe <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 800f8fe:	2805      	cmp	r0, #5
 800f900:	d001      	beq.n	800f906 <RegionRxParamSetupReq+0x8>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 800f902:	2000      	movs	r0, #0
        }
    }
}
 800f904:	4770      	bx	lr
{
 800f906:	b508      	push	{r3, lr}
        EU868_RX_PARAM_SETUP_REQ( );
 800f908:	4608      	mov	r0, r1
 800f90a:	f001 f8d2 	bl	8010ab2 <RegionEU868RxParamSetupReq>
}
 800f90e:	bd08      	pop	{r3, pc}

0800f910 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 800f910:	2805      	cmp	r0, #5
 800f912:	d001      	beq.n	800f918 <RegionNewChannelReq+0x8>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 800f914:	2000      	movs	r0, #0
        }
    }
}
 800f916:	4770      	bx	lr
{
 800f918:	b508      	push	{r3, lr}
        EU868_NEW_CHANNEL_REQ( );
 800f91a:	4608      	mov	r0, r1
 800f91c:	f001 fa75 	bl	8010e0a <RegionEU868NewChannelReq>
}
 800f920:	bd08      	pop	{r3, pc}

0800f922 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 800f922:	2805      	cmp	r0, #5
 800f924:	d001      	beq.n	800f92a <RegionTxParamSetupReq+0x8>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 800f926:	2000      	movs	r0, #0
        }
    }
}
 800f928:	4770      	bx	lr
{
 800f92a:	b508      	push	{r3, lr}
        EU868_TX_PARAM_SETUP_REQ( );
 800f92c:	4608      	mov	r0, r1
 800f92e:	f001 f8e2 	bl	8010af6 <RegionEU868TxParamSetupReq>
}
 800f932:	bd08      	pop	{r3, pc}

0800f934 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 800f934:	2805      	cmp	r0, #5
 800f936:	d001      	beq.n	800f93c <RegionDlChannelReq+0x8>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 800f938:	2000      	movs	r0, #0
        }
    }
}
 800f93a:	4770      	bx	lr
{
 800f93c:	b508      	push	{r3, lr}
        EU868_DL_CHANNEL_REQ( );
 800f93e:	4608      	mov	r0, r1
 800f940:	f001 f8dc 	bl	8010afc <RegionEU868DlChannelReq>
}
 800f944:	bd08      	pop	{r3, pc}

0800f946 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
    switch( region )
 800f946:	2805      	cmp	r0, #5
 800f948:	d001      	beq.n	800f94e <RegionAlternateDr+0x8>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 800f94a:	2000      	movs	r0, #0
        }
    }
}
 800f94c:	4770      	bx	lr
{
 800f94e:	b508      	push	{r3, lr}
 800f950:	460b      	mov	r3, r1
        EU868_ALTERNATE_DR( );
 800f952:	4611      	mov	r1, r2
 800f954:	4618      	mov	r0, r3
 800f956:	f001 f8fa 	bl	8010b4e <RegionEU868AlternateDr>
}
 800f95a:	bd08      	pop	{r3, pc}

0800f95c <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
    switch( region )
 800f95c:	2805      	cmp	r0, #5
 800f95e:	d001      	beq.n	800f964 <RegionNextChannel+0x8>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800f960:	2009      	movs	r0, #9
        }
    }
}
 800f962:	4770      	bx	lr
{
 800f964:	b508      	push	{r3, lr}
 800f966:	468c      	mov	ip, r1
 800f968:	4611      	mov	r1, r2
 800f96a:	461a      	mov	r2, r3
        EU868_NEXT_CHANNEL( );
 800f96c:	9b02      	ldr	r3, [sp, #8]
 800f96e:	4660      	mov	r0, ip
 800f970:	f001 f8ee 	bl	8010b50 <RegionEU868NextChannel>
}
 800f974:	bd08      	pop	{r3, pc}

0800f976 <RegionSetContinuousWave>:
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
    switch( region )
 800f976:	2805      	cmp	r0, #5
 800f978:	d000      	beq.n	800f97c <RegionSetContinuousWave+0x6>
 800f97a:	4770      	bx	lr
{
 800f97c:	b508      	push	{r3, lr}
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
        CN470_SET_CONTINUOUS_WAVE( );
        CN779_SET_CONTINUOUS_WAVE( );
        EU433_SET_CONTINUOUS_WAVE( );
        EU868_SET_CONTINUOUS_WAVE( );
 800f97e:	4608      	mov	r0, r1
 800f980:	f001 fa6e 	bl	8010e60 <RegionEU868SetContinuousWave>
        default:
        {
            break;
        }
    }
}
 800f984:	bd08      	pop	{r3, pc}

0800f986 <RegionApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 800f986:	468c      	mov	ip, r1
 800f988:	4611      	mov	r1, r2
    switch( region )
 800f98a:	2805      	cmp	r0, #5
 800f98c:	d001      	beq.n	800f992 <RegionApplyDrOffset+0xc>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 800f98e:	b2d0      	uxtb	r0, r2
        }
    }
}
 800f990:	4770      	bx	lr
{
 800f992:	b508      	push	{r3, lr}
        EU868_APPLY_DR_OFFSET( );
 800f994:	461a      	mov	r2, r3
 800f996:	4660      	mov	r0, ip
 800f998:	f001 fa92 	bl	8010ec0 <RegionEU868ApplyDrOffset>
}
 800f99c:	bd08      	pop	{r3, pc}

0800f99e <RegionGetVersion>:
    Version_t version;

    version.Value = REGION_VERSION;

    return version;
}
 800f99e:	2003      	movs	r0, #3
 800f9a0:	f2c0 1001 	movt	r0, #257	; 0x101
 800f9a4:	4770      	bx	lr

0800f9a6 <RegionCommonChanVerifyDr>:
    }
    return nbActiveBits;
}

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 800f9a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9a8:	9f06      	ldr	r7, [sp, #24]
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	db2c      	blt.n	800fa08 <RegionCommonChanVerifyDr+0x62>
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 800f9ae:	f99d 3014 	ldrsb.w	r3, [sp, #20]
 800f9b2:	429a      	cmp	r2, r3
 800f9b4:	dc2a      	bgt.n	800fa0c <RegionCommonChanVerifyDr+0x66>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 800f9b6:	b1c0      	cbz	r0, 800f9ea <RegionCommonChanVerifyDr+0x44>
 800f9b8:	2600      	movs	r6, #0
 800f9ba:	4635      	mov	r5, r6
 800f9bc:	e01b      	b.n	800f9f6 <RegionCommonChanVerifyDr+0x50>
        for( uint8_t j = 0; j < 16; j++ )
 800f9be:	3301      	adds	r3, #1
 800f9c0:	f10c 0c0c 	add.w	ip, ip, #12
 800f9c4:	2b10      	cmp	r3, #16
 800f9c6:	d011      	beq.n	800f9ec <RegionCommonChanVerifyDr+0x46>
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 800f9c8:	fa44 fe03 	asr.w	lr, r4, r3
 800f9cc:	f01e 0f01 	tst.w	lr, #1
 800f9d0:	d0f5      	beq.n	800f9be <RegionCommonChanVerifyDr+0x18>
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 800f9d2:	f89c e008 	ldrb.w	lr, [ip, #8]
    if( ( value >= min ) && ( value <= max ) )
 800f9d6:	f00e 0e0f 	and.w	lr, lr, #15
 800f9da:	4596      	cmp	lr, r2
 800f9dc:	dcef      	bgt.n	800f9be <RegionCommonChanVerifyDr+0x18>
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 800f9de:	f89c e008 	ldrb.w	lr, [ip, #8]
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 800f9e2:	ebb2 1f1e 	cmp.w	r2, lr, lsr #4
 800f9e6:	dcea      	bgt.n	800f9be <RegionCommonChanVerifyDr+0x18>
                    return true;
 800f9e8:	2001      	movs	r0, #1
}
 800f9ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 800f9ec:	3510      	adds	r5, #16
 800f9ee:	b2ed      	uxtb	r5, r5
 800f9f0:	3601      	adds	r6, #1
 800f9f2:	42a8      	cmp	r0, r5
 800f9f4:	d90c      	bls.n	800fa10 <RegionCommonChanVerifyDr+0x6a>
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 800f9f6:	b2f3      	uxtb	r3, r6
 800f9f8:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 800f9fc:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 800fa00:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 800fa04:	2300      	movs	r3, #0
 800fa06:	e7df      	b.n	800f9c8 <RegionCommonChanVerifyDr+0x22>
        return false;
 800fa08:	2000      	movs	r0, #0
 800fa0a:	e7ee      	b.n	800f9ea <RegionCommonChanVerifyDr+0x44>
 800fa0c:	2000      	movs	r0, #0
 800fa0e:	e7ec      	b.n	800f9ea <RegionCommonChanVerifyDr+0x44>
    return false;
 800fa10:	2000      	movs	r0, #0
 800fa12:	e7ea      	b.n	800f9ea <RegionCommonChanVerifyDr+0x44>

0800fa14 <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 800fa14:	4288      	cmp	r0, r1
 800fa16:	db04      	blt.n	800fa22 <RegionCommonValueInRange+0xe>
    {
        return 1;
 800fa18:	4290      	cmp	r0, r2
 800fa1a:	bfcc      	ite	gt
 800fa1c:	2000      	movgt	r0, #0
 800fa1e:	2001      	movle	r0, #1
 800fa20:	4770      	bx	lr
    }
    return 0;
 800fa22:	2000      	movs	r0, #0
}
 800fa24:	4770      	bx	lr

0800fa26 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 800fa26:	ea4f 1c11 	mov.w	ip, r1, lsr #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 800fa2a:	0913      	lsrs	r3, r2, #4
 800fa2c:	ebb3 1f11 	cmp.w	r3, r1, lsr #4
 800fa30:	d30e      	bcc.n	800fa50 <RegionCommonChanDisable+0x2a>
 800fa32:	4291      	cmp	r1, r2
 800fa34:	d20e      	bcs.n	800fa54 <RegionCommonChanDisable+0x2e>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 800fa36:	f001 010f 	and.w	r1, r1, #15
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	fa03 f101 	lsl.w	r1, r3, r1
 800fa40:	f830 201c 	ldrh.w	r2, [r0, ip, lsl #1]
 800fa44:	ea22 0201 	bic.w	r2, r2, r1
 800fa48:	f820 201c 	strh.w	r2, [r0, ip, lsl #1]

    return true;
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	4770      	bx	lr
        return false;
 800fa50:	2000      	movs	r0, #0
 800fa52:	4770      	bx	lr
 800fa54:	2000      	movs	r0, #0
}
 800fa56:	4770      	bx	lr

0800fa58 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 800fa58:	b318      	cbz	r0, 800faa2 <RegionCommonCountChannels+0x4a>
 800fa5a:	4603      	mov	r3, r0
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 800fa5c:	4291      	cmp	r1, r2
 800fa5e:	d222      	bcs.n	800faa6 <RegionCommonCountChannels+0x4e>
{
 800fa60:	b530      	push	{r4, r5, lr}
 800fa62:	eb00 0441 	add.w	r4, r0, r1, lsl #1
 800fa66:	3a01      	subs	r2, #1
 800fa68:	1a52      	subs	r2, r2, r1
 800fa6a:	fa51 f282 	uxtab	r2, r1, r2
 800fa6e:	3302      	adds	r3, #2
 800fa70:	eb03 0542 	add.w	r5, r3, r2, lsl #1
    uint8_t nbChannels = 0;
 800fa74:	2000      	movs	r0, #0
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 800fa76:	f04f 0e01 	mov.w	lr, #1
 800fa7a:	e003      	b.n	800fa84 <RegionCommonCountChannels+0x2c>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 800fa7c:	4408      	add	r0, r1
 800fa7e:	b2c0      	uxtb	r0, r0
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 800fa80:	42ac      	cmp	r4, r5
 800fa82:	d012      	beq.n	800faaa <RegionCommonCountChannels+0x52>
        nbChannels += CountChannels( channelsMask[i], 16 );
 800fa84:	f834 cb02 	ldrh.w	ip, [r4], #2
 800fa88:	2300      	movs	r3, #0
    uint8_t nbActiveBits = 0;
 800fa8a:	4619      	mov	r1, r3
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 800fa8c:	fa0e f203 	lsl.w	r2, lr, r3
 800fa90:	ea32 020c 	bics.w	r2, r2, ip
            nbActiveBits++;
 800fa94:	bf04      	itt	eq
 800fa96:	3101      	addeq	r1, #1
 800fa98:	b2c9      	uxtbeq	r1, r1
    for( uint8_t j = 0; j < nbBits; j++ )
 800fa9a:	3301      	adds	r3, #1
 800fa9c:	2b10      	cmp	r3, #16
 800fa9e:	d1f5      	bne.n	800fa8c <RegionCommonCountChannels+0x34>
 800faa0:	e7ec      	b.n	800fa7c <RegionCommonCountChannels+0x24>
        return 0;
 800faa2:	2000      	movs	r0, #0
 800faa4:	4770      	bx	lr
    uint8_t nbChannels = 0;
 800faa6:	2000      	movs	r0, #0
    }

    return nbChannels;
}
 800faa8:	4770      	bx	lr
 800faaa:	bd30      	pop	{r4, r5, pc}

0800faac <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 800faac:	b168      	cbz	r0, 800faca <RegionCommonChanMaskCopy+0x1e>
 800faae:	b161      	cbz	r1, 800faca <RegionCommonChanMaskCopy+0x1e>
    {
        for( uint8_t i = 0; i < len; i++ )
 800fab0:	b15a      	cbz	r2, 800faca <RegionCommonChanMaskCopy+0x1e>
 800fab2:	1e8b      	subs	r3, r1, #2
 800fab4:	3802      	subs	r0, #2
 800fab6:	3a01      	subs	r2, #1
 800fab8:	b2d2      	uxtb	r2, r2
 800faba:	eb01 0142 	add.w	r1, r1, r2, lsl #1
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 800fabe:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 800fac2:	f820 2f02 	strh.w	r2, [r0, #2]!
        for( uint8_t i = 0; i < len; i++ )
 800fac6:	428b      	cmp	r3, r1
 800fac8:	d1f9      	bne.n	800fabe <RegionCommonChanMaskCopy+0x12>
        }
    }
}
 800faca:	4770      	bx	lr

0800facc <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 800facc:	b082      	sub	sp, #8
 800face:	b500      	push	{lr}
 800fad0:	9302      	str	r3, [sp, #8]
    uint16_t dutyCycle = band->DCycle;
 800fad2:	f8b0 c000 	ldrh.w	ip, [r0]
    if( joined == false )
 800fad6:	b97a      	cbnz	r2, 800faf8 <RegionCommonSetBandTxDone+0x2c>
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 800fad8:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800fadc:	d308      	bcc.n	800faf0 <RegionCommonSetBandTxDone+0x24>
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 800fade:	f649 2eaf 	movw	lr, #39599	; 0x9aaf
 800fae2:	f242 7210 	movw	r2, #10000	; 0x2710
 800fae6:	4573      	cmp	r3, lr
 800fae8:	bf98      	it	ls
 800faea:	f44f 727a 	movls.w	r2, #1000	; 0x3e8
 800faee:	e000      	b.n	800faf2 <RegionCommonSetBandTxDone+0x26>
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 800faf0:	2264      	movs	r2, #100	; 0x64
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800faf2:	4594      	cmp	ip, r2
 800faf4:	bf38      	it	cc
 800faf6:	4694      	movcc	ip, r2
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 800faf8:	68c3      	ldr	r3, [r0, #12]
 800fafa:	f1bc 0f01 	cmp.w	ip, #1
 800fafe:	bf38      	it	cc
 800fb00:	f04f 0c01 	movcc.w	ip, #1
 800fb04:	fb01 f10c 	mul.w	r1, r1, ip
 800fb08:	428b      	cmp	r3, r1
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 800fb0a:	bf8c      	ite	hi
 800fb0c:	1a5b      	subhi	r3, r3, r1
    }
    else
    {
        band->TimeCredits = 0;
 800fb0e:	2300      	movls	r3, #0
 800fb10:	60c3      	str	r3, [r0, #12]
    }
}
 800fb12:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb16:	b002      	add	sp, #8
 800fb18:	4770      	bx	lr

0800fb1a <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 800fb1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1e:	b093      	sub	sp, #76	; 0x4c
 800fb20:	4683      	mov	fp, r0
 800fb22:	460d      	mov	r5, r1
 800fb24:	4614      	mov	r4, r2
 800fb26:	9302      	str	r3, [sp, #8]
 800fb28:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 800fb2c:	9308      	str	r3, [sp, #32]
 800fb2e:	f8dd 9074 	ldr.w	r9, [sp, #116]	; 0x74
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
    TimerTime_t currentTime = TimerGetCurrentTime( );
 800fb32:	f004 f8fb 	bl	8013d2c <UTIL_TIMER_GetCurrentTime>
 800fb36:	9003      	str	r0, [sp, #12]
    TimerTime_t creditCosts = 0;
    uint16_t dutyCycle = 1;
    uint8_t validBands = 0;

    for( uint8_t i = 0; i < nbBands; i++ )
 800fb38:	2c00      	cmp	r4, #0
 800fb3a:	f000 809e 	beq.w	800fc7a <RegionCommonUpdateBandTimeOff+0x160>
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 800fb3e:	f5a9 33f6 	sub.w	r3, r9, #125952	; 0x1ec00
 800fb42:	3b30      	subs	r3, #48	; 0x30
 800fb44:	f244 5207 	movw	r2, #17671	; 0x4507
 800fb48:	f2cc 222e 	movt	r2, #49710	; 0xc22e
 800fb4c:	fba2 2303 	umull	r2, r3, r2, r3
 800fb50:	0c1b      	lsrs	r3, r3, #16
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 800fb52:	f44f 42a3 	mov.w	r2, #20864	; 0x5180
 800fb56:	f2c0 0201 	movt	r2, #1
 800fb5a:	fb02 f103 	mul.w	r1, r2, r3
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 800fb5e:	f501 31f6 	add.w	r1, r1, #125952	; 0x1ec00
 800fb62:	3130      	adds	r1, #48	; 0x30
 800fb64:	9109      	str	r1, [sp, #36]	; 0x24
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 800fb66:	fb03 2302 	mla	r3, r3, r2, r2
 800fb6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb6c:	462f      	mov	r7, r5
 800fb6e:	3c01      	subs	r4, #1
 800fb70:	b2e4      	uxtb	r4, r4
 800fb72:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800fb76:	3518      	adds	r5, #24
 800fb78:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800fb7c:	9304      	str	r3, [sp, #16]
    uint8_t validBands = 0;
 800fb7e:	f04f 0a00 	mov.w	sl, #0
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 800fb82:	f04f 33ff 	mov.w	r3, #4294967295
 800fb86:	9305      	str	r3, [sp, #20]
        band->TimeCredits = maxCredits;
 800fb88:	f247 7340 	movw	r3, #30528	; 0x7740
 800fb8c:	f2c0 031b 	movt	r3, #27
 800fb90:	9306      	str	r3, [sp, #24]
            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 800fb92:	f64e 432f 	movw	r3, #60463	; 0xec2f
 800fb96:	f2c0 0301 	movt	r3, #1
 800fb9a:	9307      	str	r3, [sp, #28]
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 800fb9c:	f64a 0380 	movw	r3, #43136	; 0xa880
 800fba0:	f2c0 1312 	movt	r3, #274	; 0x112
 800fba4:	930a      	str	r3, [sp, #40]	; 0x28
 800fba6:	e09f      	b.n	800fce8 <RegionCommonUpdateBandTimeOff+0x1ce>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fba8:	4643      	mov	r3, r8
 800fbaa:	2b64      	cmp	r3, #100	; 0x64
 800fbac:	bf38      	it	cc
 800fbae:	2364      	movcc	r3, #100	; 0x64
    if( dutyCycle == 0 )
 800fbb0:	461e      	mov	r6, r3
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 800fbb2:	f1b8 0f64 	cmp.w	r8, #100	; 0x64
 800fbb6:	d803      	bhi.n	800fbc0 <RegionCommonUpdateBandTimeOff+0xa6>
            band->LastMaxCreditAssignTime = elapsedTime;
 800fbb8:	60b8      	str	r0, [r7, #8]
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fbba:	4698      	mov	r8, r3
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 800fbbc:	9d06      	ldr	r5, [sp, #24]
 800fbbe:	e0d7      	b.n	800fd70 <RegionCommonUpdateBandTimeOff+0x256>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fbc0:	4698      	mov	r8, r3
 800fbc2:	e0cc      	b.n	800fd5e <RegionCommonUpdateBandTimeOff+0x244>
            ( band->MaxTimeCredits != maxCredits ) ||
 800fbc4:	f245 137f 	movw	r3, #20863	; 0x517f
 800fbc8:	f2c0 0301 	movt	r3, #1
 800fbcc:	429a      	cmp	r2, r3
 800fbce:	f240 80e9 	bls.w	800fda4 <RegionCommonUpdateBandTimeOff+0x28a>
 800fbd2:	e0e2      	b.n	800fd9a <RegionCommonUpdateBandTimeOff+0x280>
                timeDiff.SubSeconds = 0;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 800fbda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbdc:	930e      	str	r3, [sp, #56]	; 0x38
 800fbde:	ab0e      	add	r3, sp, #56	; 0x38
 800fbe0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fbe4:	f003 fd62 	bl	80136ac <SysTimeToMs>
 800fbe8:	60a0      	str	r0, [r4, #8]
 800fbea:	e0db      	b.n	800fda4 <RegionCommonUpdateBandTimeOff+0x28a>
            bands[i].ReadyForTransmission = false;
 800fbec:	2200      	movs	r2, #0
 800fbee:	7522      	strb	r2, [r4, #20]
            if( bands[i].MaxTimeCredits >= creditCosts )
 800fbf0:	42ae      	cmp	r6, r5
 800fbf2:	d809      	bhi.n	800fc08 <RegionCommonUpdateBandTimeOff+0xee>
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 800fbf4:	1af6      	subs	r6, r6, r3
 800fbf6:	9b05      	ldr	r3, [sp, #20]
 800fbf8:	42b3      	cmp	r3, r6
 800fbfa:	bf28      	it	cs
 800fbfc:	4633      	movcs	r3, r6
 800fbfe:	9305      	str	r3, [sp, #20]
                validBands++;
 800fc00:	f10a 0a01 	add.w	sl, sl, #1
 800fc04:	fa5f fa8a 	uxtb.w	sl, sl
            if( joined == false )
 800fc08:	f1bb 0f00 	cmp.w	fp, #0
 800fc0c:	d168      	bne.n	800fce0 <RegionCommonUpdateBandTimeOff+0x1c6>
                SysTime_t backoffTimeRange = {
 800fc0e:	2300      	movs	r3, #0
 800fc10:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 800fc14:	f1b8 0f64 	cmp.w	r8, #100	; 0x64
 800fc18:	d021      	beq.n	800fc5e <RegionCommonUpdateBandTimeOff+0x144>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 800fc1a:	f64e 4230 	movw	r2, #60464	; 0xec30
 800fc1e:	f2c0 0201 	movt	r2, #1
 800fc22:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 800fc26:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
 800fc2a:	bf18      	it	ne
 800fc2c:	4613      	movne	r3, r2
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 800fc2e:	f64e 4230 	movw	r2, #60464	; 0xec30
 800fc32:	f2c0 0201 	movt	r2, #1
 800fc36:	4591      	cmp	r9, r2
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 800fc38:	bf84      	itt	hi
 800fc3a:	9a0b      	ldrhi	r2, [sp, #44]	; 0x2c
 800fc3c:	189b      	addhi	r3, r3, r2
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 800fc3e:	930e      	str	r3, [sp, #56]	; 0x38
 800fc40:	ac0e      	add	r4, sp, #56	; 0x38
 800fc42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fc44:	9300      	str	r3, [sp, #0]
 800fc46:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fc48:	e894 0006 	ldmia.w	r4, {r1, r2}
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	f003 fca8 	bl	80135a2 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 800fc52:	e894 0003 	ldmia.w	r4, {r0, r1}
 800fc56:	f003 fd29 	bl	80136ac <SysTimeToMs>
 800fc5a:	9005      	str	r0, [sp, #20]
 800fc5c:	e040      	b.n	800fce0 <RegionCommonUpdateBandTimeOff+0x1c6>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 800fc5e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800fc62:	e7e4      	b.n	800fc2e <RegionCommonUpdateBandTimeOff+0x114>

    if( validBands == 0 )
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 800fc64:	f1ba 0f00 	cmp.w	sl, #0
 800fc68:	9b05      	ldr	r3, [sp, #20]
 800fc6a:	bf08      	it	eq
 800fc6c:	f04f 33ff 	moveq.w	r3, #4294967295
 800fc70:	9305      	str	r3, [sp, #20]
    }
    return minTimeToWait;
}
 800fc72:	9805      	ldr	r0, [sp, #20]
 800fc74:	b013      	add	sp, #76	; 0x4c
 800fc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return TIMERTIME_T_MAX;
 800fc7a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc7e:	9305      	str	r3, [sp, #20]
 800fc80:	e7f7      	b.n	800fc72 <RegionCommonUpdateBandTimeOff+0x158>
            bands[i].ReadyForTransmission = false;
 800fc82:	2200      	movs	r2, #0
 800fc84:	7522      	strb	r2, [r4, #20]
            if( bands[i].MaxTimeCredits >= creditCosts )
 800fc86:	42ae      	cmp	r6, r5
 800fc88:	d8c1      	bhi.n	800fc0e <RegionCommonUpdateBandTimeOff+0xf4>
 800fc8a:	e7b3      	b.n	800fbf4 <RegionCommonUpdateBandTimeOff+0xda>
    if( dutyCycle == 0 )
 800fc8c:	4646      	mov	r6, r8
 800fc8e:	2e01      	cmp	r6, #1
 800fc90:	bf38      	it	cc
 800fc92:	2601      	movcc	r6, #1
        if( dutyCycleEnabled == false )
 800fc94:	9b02      	ldr	r3, [sp, #8]
 800fc96:	b90b      	cbnz	r3, 800fc9c <RegionCommonUpdateBandTimeOff+0x182>
            band->TimeCredits = maxCredits;
 800fc98:	9b06      	ldr	r3, [sp, #24]
 800fc9a:	60e3      	str	r3, [r4, #12]
    if( band->LastBandUpdateTime == 0 )
 800fc9c:	6860      	ldr	r0, [r4, #4]
 800fc9e:	2800      	cmp	r0, #0
 800fca0:	d04f      	beq.n	800fd42 <RegionCommonUpdateBandTimeOff+0x228>
    band->MaxTimeCredits = maxCredits;
 800fca2:	9b06      	ldr	r3, [sp, #24]
 800fca4:	6123      	str	r3, [r4, #16]
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 800fca6:	f004 f84b 	bl	8013d40 <UTIL_TIMER_GetElapsedTime>
 800fcaa:	68e3      	ldr	r3, [r4, #12]
 800fcac:	4403      	add	r3, r0
 800fcae:	60e3      	str	r3, [r4, #12]
    if( band->TimeCredits > band->MaxTimeCredits )
 800fcb0:	6925      	ldr	r5, [r4, #16]
 800fcb2:	68e3      	ldr	r3, [r4, #12]
 800fcb4:	42ab      	cmp	r3, r5
        band->TimeCredits = band->MaxTimeCredits;
 800fcb6:	bf88      	it	hi
 800fcb8:	60e5      	strhi	r5, [r4, #12]
    band->LastBandUpdateTime = currentTime;
 800fcba:	9b03      	ldr	r3, [sp, #12]
 800fcbc:	6063      	str	r3, [r4, #4]
        creditCosts = expectedTimeOnAir * dutyCycle;
 800fcbe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fcc0:	fb03 f606 	mul.w	r6, r3, r6
        if( ( bands[i].TimeCredits >= creditCosts ) ||
 800fcc4:	68e3      	ldr	r3, [r4, #12]
 800fcc6:	42b3      	cmp	r3, r6
 800fcc8:	d205      	bcs.n	800fcd6 <RegionCommonUpdateBandTimeOff+0x1bc>
 800fcca:	9a02      	ldr	r2, [sp, #8]
 800fccc:	2a00      	cmp	r2, #0
 800fcce:	d18d      	bne.n	800fbec <RegionCommonUpdateBandTimeOff+0xd2>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 800fcd0:	f1bb 0f00 	cmp.w	fp, #0
 800fcd4:	d0d5      	beq.n	800fc82 <RegionCommonUpdateBandTimeOff+0x168>
            bands[i].ReadyForTransmission = true;
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	7523      	strb	r3, [r4, #20]
            validBands++;
 800fcda:	449a      	add	sl, r3
 800fcdc:	fa5f fa8a 	uxtb.w	sl, sl
    for( uint8_t i = 0; i < nbBands; i++ )
 800fce0:	3718      	adds	r7, #24
 800fce2:	9b04      	ldr	r3, [sp, #16]
 800fce4:	429f      	cmp	r7, r3
 800fce6:	d0bd      	beq.n	800fc64 <RegionCommonUpdateBandTimeOff+0x14a>
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 800fce8:	f8cd 9074 	str.w	r9, [sp, #116]	; 0x74
 800fcec:	f9bd 3078 	ldrsh.w	r3, [sp, #120]	; 0x78
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 800fcf0:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800fcf4:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 800fcf8:	ab0c      	add	r3, sp, #48	; 0x30
 800fcfa:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fcfe:	f003 fcd5 	bl	80136ac <SysTimeToMs>
    uint16_t dutyCycle = band->DCycle;
 800fd02:	463c      	mov	r4, r7
 800fd04:	f8b7 8000 	ldrh.w	r8, [r7]
    if( joined == false )
 800fd08:	f1bb 0f00 	cmp.w	fp, #0
 800fd0c:	d1be      	bne.n	800fc8c <RegionCommonUpdateBandTimeOff+0x172>
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 800fd0e:	f5b9 6f61 	cmp.w	r9, #3600	; 0xe10
 800fd12:	f4ff af49 	bcc.w	800fba8 <RegionCommonUpdateBandTimeOff+0x8e>
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 800fd16:	f649 23af 	movw	r3, #39599	; 0x9aaf
 800fd1a:	4599      	cmp	r9, r3
 800fd1c:	d915      	bls.n	800fd4a <RegionCommonUpdateBandTimeOff+0x230>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fd1e:	f242 7310 	movw	r3, #10000	; 0x2710
 800fd22:	4598      	cmp	r8, r3
 800fd24:	bf38      	it	cc
 800fd26:	4698      	movcc	r8, r3
    if( dutyCycle == 0 )
 800fd28:	4646      	mov	r6, r8
 800fd2a:	2e01      	cmp	r6, #1
 800fd2c:	bf38      	it	cc
 800fd2e:	2601      	movcc	r6, #1
 800fd30:	b2b6      	uxth	r6, r6
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 800fd32:	f44f 5538 	mov.w	r5, #11776	; 0x2e00
 800fd36:	f2c0 2593 	movt	r5, #659	; 0x293
 800fd3a:	e019      	b.n	800fd70 <RegionCommonUpdateBandTimeOff+0x256>
        band->TimeCredits = maxCredits;
 800fd3c:	60e5      	str	r5, [r4, #12]
    band->MaxTimeCredits = maxCredits;
 800fd3e:	6125      	str	r5, [r4, #16]
    if( band->TimeCredits > band->MaxTimeCredits )
 800fd40:	e7bb      	b.n	800fcba <RegionCommonUpdateBandTimeOff+0x1a0>
        band->TimeCredits = maxCredits;
 800fd42:	9b06      	ldr	r3, [sp, #24]
 800fd44:	60e3      	str	r3, [r4, #12]
    band->MaxTimeCredits = maxCredits;
 800fd46:	6123      	str	r3, [r4, #16]
    if( joined == true )
 800fd48:	e7ad      	b.n	800fca6 <RegionCommonUpdateBandTimeOff+0x18c>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fd4a:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
 800fd4e:	bf38      	it	cc
 800fd50:	f44f 787a 	movcc.w	r8, #1000	; 0x3e8
    if( dutyCycle == 0 )
 800fd54:	4646      	mov	r6, r8
 800fd56:	2e01      	cmp	r6, #1
 800fd58:	bf38      	it	cc
 800fd5a:	2601      	movcc	r6, #1
 800fd5c:	b2b6      	uxth	r6, r6
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 800fd5e:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
            band->LastMaxCreditAssignTime = elapsedTime;
 800fd62:	bf07      	ittee	eq
 800fd64:	60a0      	streq	r0, [r4, #8]
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 800fd66:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 800fd68:	f44f 5538 	movne.w	r5, #11776	; 0x2e00
 800fd6c:	f2c0 2593 	movtne	r5, #659	; 0x293
        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 800fd70:	68a1      	ldr	r1, [r4, #8]
 800fd72:	a810      	add	r0, sp, #64	; 0x40
 800fd74:	f003 fcbc 	bl	80136f0 <SysTimeFromMs>
 800fd78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd7a:	9300      	str	r3, [sp, #0]
 800fd7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd7e:	aa0c      	add	r2, sp, #48	; 0x30
 800fd80:	ca06      	ldmia	r2, {r1, r2}
 800fd82:	a80e      	add	r0, sp, #56	; 0x38
 800fd84:	f003 fc0d 	bl	80135a2 <SysTimeSub>
 800fd88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 800fd8a:	9b02      	ldr	r3, [sp, #8]
 800fd8c:	b90b      	cbnz	r3, 800fd92 <RegionCommonUpdateBandTimeOff+0x278>
 800fd8e:	9b08      	ldr	r3, [sp, #32]
 800fd90:	b11b      	cbz	r3, 800fd9a <RegionCommonUpdateBandTimeOff+0x280>
 800fd92:	6923      	ldr	r3, [r4, #16]
 800fd94:	42ab      	cmp	r3, r5
 800fd96:	f43f af15 	beq.w	800fbc4 <RegionCommonUpdateBandTimeOff+0xaa>
            band->TimeCredits = maxCredits;
 800fd9a:	60e5      	str	r5, [r4, #12]
            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 800fd9c:	9b07      	ldr	r3, [sp, #28]
 800fd9e:	4599      	cmp	r9, r3
 800fda0:	f63f af18 	bhi.w	800fbd4 <RegionCommonUpdateBandTimeOff+0xba>
    if( band->LastBandUpdateTime == 0 )
 800fda4:	6863      	ldr	r3, [r4, #4]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d0c8      	beq.n	800fd3c <RegionCommonUpdateBandTimeOff+0x222>
    band->MaxTimeCredits = maxCredits;
 800fdaa:	6125      	str	r5, [r4, #16]
    if( joined == true )
 800fdac:	e780      	b.n	800fcb0 <RegionCommonUpdateBandTimeOff+0x196>

0800fdae <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 800fdae:	7803      	ldrb	r3, [r0, #0]
 800fdb0:	2b03      	cmp	r3, #3
 800fdb2:	d001      	beq.n	800fdb8 <RegionCommonParseLinkAdrReq+0xa>
    uint8_t retIndex = 0;
 800fdb4:	2000      	movs	r0, #0

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
    }
    return retIndex;
}
 800fdb6:	4770      	bx	lr
        linkAdrParams->Datarate = payload[1];
 800fdb8:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 800fdba:	f003 020f 	and.w	r2, r3, #15
 800fdbe:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 800fdc0:	091b      	lsrs	r3, r3, #4
 800fdc2:	704b      	strb	r3, [r1, #1]
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 800fdc4:	7883      	ldrb	r3, [r0, #2]
 800fdc6:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 800fdc8:	78c2      	ldrb	r2, [r0, #3]
 800fdca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800fdce:	808b      	strh	r3, [r1, #4]
        linkAdrParams->NbRep = payload[4];
 800fdd0:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 800fdd2:	f3c3 1202 	ubfx	r2, r3, #4, #3
 800fdd6:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 800fdd8:	f003 030f 	and.w	r3, r3, #15
 800fddc:	700b      	strb	r3, [r1, #0]
        retIndex = 5;
 800fdde:	2005      	movs	r0, #5
 800fde0:	4770      	bx	lr

0800fde2 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 800fde2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fde6:	b083      	sub	sp, #12
 800fde8:	4604      	mov	r4, r0
 800fdea:	460f      	mov	r7, r1
 800fdec:	4616      	mov	r6, r2
 800fdee:	461d      	mov	r5, r3
    uint8_t status = verifyParams->Status;
 800fdf0:	f890 9004 	ldrb.w	r9, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 800fdf4:	f990 a006 	ldrsb.w	sl, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 800fdf8:	f990 8007 	ldrsb.w	r8, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 800fdfc:	7943      	ldrb	r3, [r0, #5]
 800fdfe:	b113      	cbz	r3, 800fe06 <RegionCommonLinkAdrReqVerifyParams+0x24>
    int8_t nbRepetitions = verifyParams->NbRep;
 800fe00:	f990 b008 	ldrsb.w	fp, [r0, #8]
 800fe04:	e005      	b.n	800fe12 <RegionCommonLinkAdrReqVerifyParams+0x30>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 800fe06:	f990 b00b 	ldrsb.w	fp, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 800fe0a:	f990 a009 	ldrsb.w	sl, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 800fe0e:	f990 800a 	ldrsb.w	r8, [r0, #10]
    }

    if( status != 0 )
 800fe12:	f1b9 0f00 	cmp.w	r9, #0
 800fe16:	d02d      	beq.n	800fe74 <RegionCommonLinkAdrReqVerifyParams+0x92>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 800fe18:	f1ba 0f0f 	cmp.w	sl, #15
 800fe1c:	d10f      	bne.n	800fe3e <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 800fe1e:	f994 a009 	ldrsb.w	sl, [r4, #9]
        {
            status &= 0xFD; // Datarate KO
        }

        // Verify tx power
        if( txPower == 0x0F )
 800fe22:	f1b8 0f0f 	cmp.w	r8, #15
 800fe26:	d01b      	beq.n	800fe60 <RegionCommonLinkAdrReqVerifyParams+0x7e>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 800fe28:	f994 301d 	ldrsb.w	r3, [r4, #29]
    if( ( value >= min ) && ( value <= max ) )
 800fe2c:	4543      	cmp	r3, r8
 800fe2e:	dc2b      	bgt.n	800fe88 <RegionCommonLinkAdrReqVerifyParams+0xa6>
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 800fe30:	f994 301c 	ldrsb.w	r3, [r4, #28]
 800fe34:	4543      	cmp	r3, r8
 800fe36:	da15      	bge.n	800fe64 <RegionCommonLinkAdrReqVerifyParams+0x82>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 800fe38:	f009 09fb 	and.w	r9, r9, #251	; 0xfb
 800fe3c:	e01a      	b.n	800fe74 <RegionCommonLinkAdrReqVerifyParams+0x92>
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 800fe3e:	69a3      	ldr	r3, [r4, #24]
 800fe40:	9301      	str	r3, [sp, #4]
 800fe42:	f994 3015 	ldrsb.w	r3, [r4, #21]
 800fe46:	9300      	str	r3, [sp, #0]
 800fe48:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800fe4c:	4652      	mov	r2, sl
 800fe4e:	6921      	ldr	r1, [r4, #16]
 800fe50:	7b20      	ldrb	r0, [r4, #12]
 800fe52:	f7ff fda8 	bl	800f9a6 <RegionCommonChanVerifyDr>
 800fe56:	2800      	cmp	r0, #0
 800fe58:	d1e3      	bne.n	800fe22 <RegionCommonLinkAdrReqVerifyParams+0x40>
            status &= 0xFD; // Datarate KO
 800fe5a:	f009 09fd 	and.w	r9, r9, #253	; 0xfd
 800fe5e:	e7e0      	b.n	800fe22 <RegionCommonLinkAdrReqVerifyParams+0x40>
            txPower =  verifyParams->CurrentTxPower;
 800fe60:	f994 800a 	ldrsb.w	r8, [r4, #10]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 800fe64:	f1b9 0f07 	cmp.w	r9, #7
 800fe68:	d104      	bne.n	800fe74 <RegionCommonLinkAdrReqVerifyParams+0x92>
    {
        if( nbRepetitions == 0 )
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 800fe6a:	f1bb 0f00 	cmp.w	fp, #0
 800fe6e:	bf08      	it	eq
 800fe70:	f04f 0b01 	moveq.w	fp, #1
        }
    }

    // Apply changes
    *dr = datarate;
 800fe74:	f887 a000 	strb.w	sl, [r7]
    *txPow = txPower;
 800fe78:	f886 8000 	strb.w	r8, [r6]
    *nbRep = nbRepetitions;
 800fe7c:	f885 b000 	strb.w	fp, [r5]

    return status;
}
 800fe80:	4648      	mov	r0, r9
 800fe82:	b003      	add	sp, #12
 800fe84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                txPower = verifyParams->MaxTxPower;
 800fe88:	4698      	mov	r8, r3
 800fe8a:	e7eb      	b.n	800fe64 <RegionCommonLinkAdrReqVerifyParams+0x82>

0800fe8c <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 800fe8c:	f244 2340 	movw	r3, #16960	; 0x4240
 800fe90:	f2c0 030f 	movt	r3, #15
 800fe94:	fa03 f000 	lsl.w	r0, r3, r0
}
 800fe98:	fbb0 f0f1 	udiv	r0, r0, r1
 800fe9c:	4770      	bx	lr

0800fe9e <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}
 800fe9e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800fea2:	fbb3 f0f0 	udiv	r0, r3, r0
 800fea6:	4770      	bx	lr

0800fea8 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 800fea8:	b500      	push	{lr}
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 800feaa:	f1a1 0c04 	sub.w	ip, r1, #4
 800feae:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
 800feb2:	fb0e f202 	mul.w	r2, lr, r2
 800feb6:	fb00 220c 	mla	r2, r0, ip, r2
 800feba:	0052      	lsls	r2, r2, #1
 800febc:	d004      	beq.n	800fec8 <RegionCommonComputeRxWindowParameters+0x20>
 800febe:	f100 3cff 	add.w	ip, r0, #4294967295
 800fec2:	4462      	add	r2, ip
 800fec4:	fbb2 f2f0 	udiv	r2, r2, r0
 800fec8:	4291      	cmp	r1, r2
 800feca:	bf38      	it	cc
 800fecc:	4611      	movcc	r1, r2
 800fece:	9a01      	ldr	r2, [sp, #4]
 800fed0:	6011      	str	r1, [r2, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 800fed2:	0082      	lsls	r2, r0, #2
 800fed4:	fb00 f101 	mul.w	r1, r0, r1
 800fed8:	b1b9      	cbz	r1, 800ff0a <RegionCommonComputeRxWindowParameters+0x62>
 800feda:	3101      	adds	r1, #1
 800fedc:	0849      	lsrs	r1, r1, #1
 800fede:	1a52      	subs	r2, r2, r1
 800fee0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800fee4:	fb01 2313 	mls	r3, r1, r3, r2
 800fee8:	2b00      	cmp	r3, #0
 800feea:	bfc8      	it	gt
 800feec:	f203 33e7 	addwgt	r3, r3, #999	; 0x3e7
 800fef0:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 800fef4:	f2c1 0262 	movt	r2, #4194	; 0x1062
 800fef8:	fb82 1203 	smull	r1, r2, r2, r3
 800fefc:	17db      	asrs	r3, r3, #31
 800fefe:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 800ff02:	9a02      	ldr	r2, [sp, #8]
 800ff04:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 800ff06:	f85d fb04 	ldr.w	pc, [sp], #4
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 800ff0a:	2100      	movs	r1, #0
 800ff0c:	e7e7      	b.n	800fede <RegionCommonComputeRxWindowParameters+0x36>

0800ff0e <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 800ff0e:	b538      	push	{r3, r4, r5, lr}
 800ff10:	460d      	mov	r5, r1
 800ff12:	4614      	mov	r4, r2
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 800ff14:	0040      	lsls	r0, r0, #1
 800ff16:	f7f0 febb 	bl	8000c90 <__aeabi_ui2f>
 800ff1a:	4601      	mov	r1, r0
 800ff1c:	4628      	mov	r0, r5
 800ff1e:	f7f0 fe05 	bl	8000b2c <__aeabi_fsub>
 800ff22:	4621      	mov	r1, r4
 800ff24:	f7f0 fe02 	bl	8000b2c <__aeabi_fsub>
 800ff28:	f7f0 fa92 	bl	8000450 <__aeabi_f2d>
 800ff2c:	f004 fad8 	bl	80144e0 <floor>
 800ff30:	f7f0 fd80 	bl	8000a34 <__aeabi_d2iz>

    return phyTxPower;
}
 800ff34:	b240      	sxtb	r0, r0
 800ff36:	bd38      	pop	{r3, r4, r5, pc}

0800ff38 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 800ff38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff3c:	b083      	sub	sp, #12
 800ff3e:	9101      	str	r1, [sp, #4]
 800ff40:	4690      	mov	r8, r2
 800ff42:	4699      	mov	r9, r3
    uint8_t nbChannelCount = 0;
    uint8_t nbRestrictedChannelsCount = 0;

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 800ff44:	8a03      	ldrh	r3, [r0, #16]
 800ff46:	b123      	cbz	r3, 800ff52 <RegionCommonCountNbOfEnabledChannels+0x1a>
 800ff48:	2600      	movs	r6, #0
 800ff4a:	4634      	mov	r4, r6
    uint8_t nbRestrictedChannelsCount = 0;
 800ff4c:	4635      	mov	r5, r6
    uint8_t nbChannelCount = 0;
 800ff4e:	4631      	mov	r1, r6
 800ff50:	e05f      	b.n	8010012 <RegionCommonCountNbOfEnabledChannels+0xda>
    uint8_t nbRestrictedChannelsCount = 0;
 800ff52:	2500      	movs	r5, #0
    uint8_t nbChannelCount = 0;
 800ff54:	4629      	mov	r1, r5
                }
                enabledChannels[nbChannelCount++] = i + j;
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 800ff56:	f888 1000 	strb.w	r1, [r8]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 800ff5a:	f889 5000 	strb.w	r5, [r9]
}
 800ff5e:	b003      	add	sp, #12
 800ff60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 800ff64:	f990 a001 	ldrsb.w	sl, [r0, #1]
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 800ff68:	f89b e008 	ldrb.w	lr, [fp, #8]
 800ff6c:	f34e 0e03 	sbfx	lr, lr, #0, #4
    if( ( value >= min ) && ( value <= max ) )
 800ff70:	fa4f fe8e 	sxtb.w	lr, lr
 800ff74:	45d6      	cmp	lr, sl
 800ff76:	dc1c      	bgt.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 800ff78:	f89b e008 	ldrb.w	lr, [fp, #8]
 800ff7c:	f34e 1e03 	sbfx	lr, lr, #4, #4
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 800ff80:	fa4f fe8e 	sxtb.w	lr, lr
 800ff84:	45d6      	cmp	lr, sl
 800ff86:	db14      	blt.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 800ff88:	f89b e009 	ldrb.w	lr, [fp, #9]
 800ff8c:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 800ff90:	68c7      	ldr	r7, [r0, #12]
 800ff92:	eb07 0ece 	add.w	lr, r7, lr, lsl #3
 800ff96:	f89e e014 	ldrb.w	lr, [lr, #20]
 800ff9a:	f1be 0f00 	cmp.w	lr, #0
 800ff9e:	d02e      	beq.n	800fffe <RegionCommonCountNbOfEnabledChannels+0xc6>
                enabledChannels[nbChannelCount++] = i + j;
 800ffa0:	f101 0e01 	add.w	lr, r1, #1
 800ffa4:	eb04 0a0c 	add.w	sl, r4, ip
 800ffa8:	9f01      	ldr	r7, [sp, #4]
 800ffaa:	f807 a001 	strb.w	sl, [r7, r1]
 800ffae:	fa5f f18e 	uxtb.w	r1, lr
        for( uint8_t j = 0; j < 16; j++ )
 800ffb2:	f10c 0c01 	add.w	ip, ip, #1
 800ffb6:	330c      	adds	r3, #12
 800ffb8:	f1bc 0f10 	cmp.w	ip, #16
 800ffbc:	d022      	beq.n	8010004 <RegionCommonCountNbOfEnabledChannels+0xcc>
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 800ffbe:	6847      	ldr	r7, [r0, #4]
 800ffc0:	f837 e002 	ldrh.w	lr, [r7, r2]
 800ffc4:	fa4e fe0c 	asr.w	lr, lr, ip
 800ffc8:	f01e 0f01 	tst.w	lr, #1
 800ffcc:	d0f1      	beq.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 800ffce:	6887      	ldr	r7, [r0, #8]
 800ffd0:	eb07 0b03 	add.w	fp, r7, r3
 800ffd4:	58ff      	ldr	r7, [r7, r3]
 800ffd6:	2f00      	cmp	r7, #0
 800ffd8:	d0eb      	beq.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 800ffda:	f890 e000 	ldrb.w	lr, [r0]
 800ffde:	f1be 0f00 	cmp.w	lr, #0
 800ffe2:	d1bf      	bne.n	800ff64 <RegionCommonCountNbOfEnabledChannels+0x2c>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 800ffe4:	f8d0 e014 	ldr.w	lr, [r0, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 800ffe8:	f1be 0f00 	cmp.w	lr, #0
 800ffec:	d0ba      	beq.n	800ff64 <RegionCommonCountNbOfEnabledChannels+0x2c>
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 800ffee:	f83e e002 	ldrh.w	lr, [lr, r2]
 800fff2:	fa4e fe0c 	asr.w	lr, lr, ip
 800fff6:	f01e 0f01 	tst.w	lr, #1
 800fffa:	d1b3      	bne.n	800ff64 <RegionCommonCountNbOfEnabledChannels+0x2c>
 800fffc:	e7d9      	b.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
                    nbRestrictedChannelsCount++;
 800fffe:	3501      	adds	r5, #1
 8010000:	b2ed      	uxtb	r5, r5
                    continue;
 8010002:	e7d6      	b.n	800ffb2 <RegionCommonCountNbOfEnabledChannels+0x7a>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010004:	f104 0310 	add.w	r3, r4, #16
 8010008:	b2dc      	uxtb	r4, r3
 801000a:	3601      	adds	r6, #1
 801000c:	8a02      	ldrh	r2, [r0, #16]
 801000e:	42a2      	cmp	r2, r4
 8010010:	d9a1      	bls.n	800ff56 <RegionCommonCountNbOfEnabledChannels+0x1e>
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8010012:	b2f2      	uxtb	r2, r6
 8010014:	0052      	lsls	r2, r2, #1
 8010016:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 801001a:	009b      	lsls	r3, r3, #2
 801001c:	f04f 0c00 	mov.w	ip, #0
 8010020:	e7cd      	b.n	800ffbe <RegionCommonCountNbOfEnabledChannels+0x86>

08010022 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8010022:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010026:	b085      	sub	sp, #20
 8010028:	4604      	mov	r4, r0
 801002a:	460f      	mov	r7, r1
 801002c:	4616      	mov	r6, r2
 801002e:	461d      	mov	r5, r3
 8010030:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8010034:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8010038:	6840      	ldr	r0, [r0, #4]
 801003a:	f003 fe81 	bl	8013d40 <UTIL_TIMER_GetElapsedTime>
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801003e:	6823      	ldr	r3, [r4, #0]
 8010040:	1a1b      	subs	r3, r3, r0
 8010042:	f8c9 3000 	str.w	r3, [r9]
    *nbRestrictedChannels = 1;
 8010046:	2301      	movs	r3, #1
 8010048:	f888 3000 	strb.w	r3, [r8]
    *nbEnabledChannels = 0;
 801004c:	2300      	movs	r3, #0
 801004e:	702b      	strb	r3, [r5, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8010050:	6863      	ldr	r3, [r4, #4]
 8010052:	b113      	cbz	r3, 801005a <RegionCommonIdentifyChannels+0x38>
 8010054:	6823      	ldr	r3, [r4, #0]
 8010056:	4283      	cmp	r3, r0
 8010058:	d824      	bhi.n	80100a4 <RegionCommonIdentifyChannels+0x82>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801005a:	2300      	movs	r3, #0
 801005c:	603b      	str	r3, [r7, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801005e:	69e3      	ldr	r3, [r4, #28]
 8010060:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8010064:	781f      	ldrb	r7, [r3, #0]
 8010066:	69a3      	ldr	r3, [r4, #24]
 8010068:	9303      	str	r3, [sp, #12]
 801006a:	ab01      	add	r3, sp, #4
 801006c:	f104 020c 	add.w	r2, r4, #12
 8010070:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010074:	e883 0003 	stmia.w	r3, {r0, r1}
 8010078:	7d23      	ldrb	r3, [r4, #20]
 801007a:	9300      	str	r3, [sp, #0]
 801007c:	7a23      	ldrb	r3, [r4, #8]
 801007e:	7a62      	ldrb	r2, [r4, #9]
 8010080:	4661      	mov	r1, ip
 8010082:	4638      	mov	r0, r7
 8010084:	f7ff fd49 	bl	800fb1a <RegionCommonUpdateBandTimeOff>
 8010088:	f8c9 0000 	str.w	r0, [r9]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801008c:	4643      	mov	r3, r8
 801008e:	462a      	mov	r2, r5
 8010090:	4631      	mov	r1, r6
 8010092:	69e0      	ldr	r0, [r4, #28]
 8010094:	f7ff ff50 	bl	800ff38 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8010098:	782b      	ldrb	r3, [r5, #0]
 801009a:	b11b      	cbz	r3, 80100a4 <RegionCommonIdentifyChannels+0x82>
    {
        *nextTxDelay = 0;
 801009c:	2000      	movs	r0, #0
 801009e:	f8c9 0000 	str.w	r0, [r9]
        return LORAMAC_STATUS_OK;
 80100a2:	e005      	b.n	80100b0 <RegionCommonIdentifyChannels+0x8e>
    }
    else if( *nbRestrictedChannels > 0 )
 80100a4:	f898 3000 	ldrb.w	r3, [r8]
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	bf14      	ite	ne
 80100ac:	200b      	movne	r0, #11
 80100ae:	200c      	moveq	r0, #12
    }
}
 80100b0:	b005      	add	sp, #20
 80100b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080100b6 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80100b6:	b570      	push	{r4, r5, r6, lr}
 80100b8:	b082      	sub	sp, #8
 80100ba:	4605      	mov	r5, r0
    int8_t drLocal = params->CurrentDr;
 80100bc:	f990 4000 	ldrsb.w	r4, [r0]

    if( params->CurrentDr == params->MinDr )
 80100c0:	f990 6002 	ldrsb.w	r6, [r0, #2]
 80100c4:	42a6      	cmp	r6, r4
 80100c6:	d010      	beq.n	80100ea <RegionCommonGetNextLowerTxDr+0x34>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80100c8:	3c01      	subs	r4, #1
 80100ca:	b264      	sxtb	r4, r4
        } while( ( drLocal != params->MinDr ) &&
 80100cc:	42a6      	cmp	r6, r4
 80100ce:	d00c      	beq.n	80100ea <RegionCommonGetNextLowerTxDr+0x34>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80100d0:	68ab      	ldr	r3, [r5, #8]
 80100d2:	9301      	str	r3, [sp, #4]
 80100d4:	f995 3001 	ldrsb.w	r3, [r5, #1]
 80100d8:	9300      	str	r3, [sp, #0]
 80100da:	4633      	mov	r3, r6
 80100dc:	4622      	mov	r2, r4
 80100de:	6869      	ldr	r1, [r5, #4]
 80100e0:	78e8      	ldrb	r0, [r5, #3]
 80100e2:	f7ff fc60 	bl	800f9a6 <RegionCommonChanVerifyDr>
        } while( ( drLocal != params->MinDr ) &&
 80100e6:	2800      	cmp	r0, #0
 80100e8:	d0ee      	beq.n	80100c8 <RegionCommonGetNextLowerTxDr+0x12>

        return drLocal;
    }
}
 80100ea:	4620      	mov	r0, r4
 80100ec:	b002      	add	sp, #8
 80100ee:	bd70      	pop	{r4, r5, r6, pc}

080100f0 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
}
 80100f0:	4288      	cmp	r0, r1
 80100f2:	bfb8      	it	lt
 80100f4:	4608      	movlt	r0, r1
 80100f6:	4770      	bx	lr

080100f8 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
    switch( bandwidths[drIndex] )
 80100f8:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80100fc:	f24d 0390 	movw	r3, #53392	; 0xd090
 8010100:	f2c0 0303 	movt	r3, #3
 8010104:	4298      	cmp	r0, r3
 8010106:	d009      	beq.n	801011c <RegionCommonGetBandwidth+0x24>
 8010108:	f24a 1320 	movw	r3, #41248	; 0xa120
 801010c:	f2c0 0307 	movt	r3, #7
 8010110:	4298      	cmp	r0, r3
 8010112:	bf14      	ite	ne
 8010114:	2000      	movne	r0, #0
 8010116:	2001      	moveq	r0, #1
 8010118:	0040      	lsls	r0, r0, #1
 801011a:	4770      	bx	lr
 801011c:	2001      	movs	r0, #1
        case 250000:
            return 1;
        case 500000:
            return 2;
    }
}
 801011e:	4770      	bx	lr

08010120 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8010120:	b500      	push	{lr}
 8010122:	b085      	sub	sp, #20
    if ( rxSlot < RX_SLOT_NONE )
 8010124:	2805      	cmp	r0, #5
 8010126:	d814      	bhi.n	8010152 <RegionCommonRxConfigPrint+0x32>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8010128:	9202      	str	r2, [sp, #8]
 801012a:	9101      	str	r1, [sp, #4]
 801012c:	f245 13e0 	movw	r3, #20960	; 0x51e0
 8010130:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010134:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8010138:	9300      	str	r3, [sp, #0]
 801013a:	f245 1378 	movw	r3, #20856	; 0x5178
 801013e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010142:	2201      	movs	r2, #1
 8010144:	2100      	movs	r1, #0
 8010146:	2002      	movs	r0, #2
 8010148:	f004 f85a 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801014c:	b005      	add	sp, #20
 801014e:	f85d fb04 	ldr.w	pc, [sp], #4
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8010152:	9201      	str	r2, [sp, #4]
 8010154:	9100      	str	r1, [sp, #0]
 8010156:	f245 1398 	movw	r3, #20888	; 0x5198
 801015a:	f6c0 0301 	movt	r3, #2049	; 0x801
 801015e:	2201      	movs	r2, #1
 8010160:	2100      	movs	r1, #0
 8010162:	2002      	movs	r0, #2
 8010164:	f004 f84c 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8010168:	e7f0      	b.n	801014c <RegionCommonRxConfigPrint+0x2c>

0801016a <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801016a:	b500      	push	{lr}
 801016c:	b083      	sub	sp, #12
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801016e:	9101      	str	r1, [sp, #4]
 8010170:	9000      	str	r0, [sp, #0]
 8010172:	f245 13b4 	movw	r3, #20916	; 0x51b4
 8010176:	f6c0 0301 	movt	r3, #2049	; 0x801
 801017a:	2201      	movs	r2, #1
 801017c:	2100      	movs	r1, #0
 801017e:	2002      	movs	r0, #2
 8010180:	f004 f83e 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 8010184:	b003      	add	sp, #12
 8010186:	f85d fb04 	ldr.w	pc, [sp], #4

0801018a <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 801018a:	b538      	push	{r3, r4, r5, lr}
 801018c:	4604      	mov	r4, r0
 801018e:	460d      	mov	r5, r1
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8010190:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010194:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010198:	6a1b      	ldr	r3, [r3, #32]
 801019a:	4798      	blx	r3
 801019c:	b160      	cbz	r0, 80101b8 <VerifyRfFreq+0x2e>
    {
        return false;
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801019e:	f64a 2340 	movw	r3, #43584	; 0xaa40
 80101a2:	f6cc 438f 	movt	r3, #52367	; 0xcc8f
 80101a6:	4423      	add	r3, r4
 80101a8:	f248 427f 	movw	r2, #33919	; 0x847f
 80101ac:	f2c0 021e 	movt	r2, #30
 80101b0:	4293      	cmp	r3, r2
 80101b2:	d802      	bhi.n	80101ba <VerifyRfFreq+0x30>
    {
        *band = 2;
 80101b4:	2302      	movs	r3, #2
 80101b6:	702b      	strb	r3, [r5, #0]
    else
    {
        return false;
    }
    return true;
}
 80101b8:	bd38      	pop	{r3, r4, r5, pc}
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 80101ba:	f44f 5317 	mov.w	r3, #9664	; 0x25c0
 80101be:	f6cc 4371 	movt	r3, #52337	; 0xcc71
 80101c2:	4423      	add	r3, r4
 80101c4:	f24c 62c0 	movw	r2, #50880	; 0xc6c0
 80101c8:	f2c0 022d 	movt	r2, #45	; 0x2d
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d802      	bhi.n	80101d6 <VerifyRfFreq+0x4c>
        *band = 0;
 80101d0:	2300      	movs	r3, #0
 80101d2:	702b      	strb	r3, [r5, #0]
 80101d4:	e7f0      	b.n	80101b8 <VerifyRfFreq+0x2e>
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 80101d6:	f645 63ff 	movw	r3, #24319	; 0x5eff
 80101da:	f6cc 4343 	movt	r3, #52291	; 0xcc43
 80101de:	4423      	add	r3, r4
 80101e0:	f242 72bf 	movw	r2, #10175	; 0x27bf
 80101e4:	f2c0 0209 	movt	r2, #9
 80101e8:	4293      	cmp	r3, r2
 80101ea:	d802      	bhi.n	80101f2 <VerifyRfFreq+0x68>
        *band = 1;
 80101ec:	2301      	movs	r3, #1
 80101ee:	702b      	strb	r3, [r5, #0]
 80101f0:	e7e2      	b.n	80101b8 <VerifyRfFreq+0x2e>
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80101f2:	f24b 03a0 	movw	r3, #45216	; 0xb0a0
 80101f6:	f6cc 4338 	movt	r3, #52280	; 0xcc38
 80101fa:	4423      	add	r3, r4
 80101fc:	f24a 1220 	movw	r2, #41248	; 0xa120
 8010200:	f2c0 0207 	movt	r2, #7
 8010204:	4293      	cmp	r3, r2
 8010206:	d802      	bhi.n	801020e <VerifyRfFreq+0x84>
        *band = 5;
 8010208:	2305      	movs	r3, #5
 801020a:	702b      	strb	r3, [r5, #0]
 801020c:	e7d4      	b.n	80101b8 <VerifyRfFreq+0x2e>
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801020e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8010212:	f6cc 432e 	movt	r3, #52270	; 0xcc2e
 8010216:	4423      	add	r3, r4
 8010218:	f24d 0290 	movw	r2, #53392	; 0xd090
 801021c:	f2c0 0203 	movt	r2, #3
 8010220:	4293      	cmp	r3, r2
 8010222:	d802      	bhi.n	801022a <VerifyRfFreq+0xa0>
        *band = 3;
 8010224:	2303      	movs	r3, #3
 8010226:	702b      	strb	r3, [r5, #0]
 8010228:	e7c6      	b.n	80101b8 <VerifyRfFreq+0x2e>
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801022a:	f646 6360 	movw	r3, #28256	; 0x6e60
 801022e:	f6cc 4329 	movt	r3, #52265	; 0xcc29
 8010232:	4423      	add	r3, r4
 8010234:	f249 32e0 	movw	r2, #37856	; 0x93e0
 8010238:	f2c0 0204 	movt	r2, #4
 801023c:	4293      	cmp	r3, r2
        *band = 4;
 801023e:	bf9a      	itte	ls
 8010240:	2304      	movls	r3, #4
 8010242:	702b      	strbls	r3, [r5, #0]
        return false;
 8010244:	2000      	movhi	r0, #0
 8010246:	e7b7      	b.n	80101b8 <VerifyRfFreq+0x2e>

08010248 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8010248:	b570      	push	{r4, r5, r6, lr}
 801024a:	b084      	sub	sp, #16
 801024c:	4605      	mov	r5, r0
 801024e:	460c      	mov	r4, r1
    int8_t phyDr = DataratesEU868[datarate];
 8010250:	f245 2318 	movw	r3, #21016	; 0x5218
 8010254:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010258:	561e      	ldrsb	r6, [r3, r0]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 801025a:	f245 11f8 	movw	r1, #20984	; 0x51f8
 801025e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010262:	f7ff ff49 	bl	80100f8 <RegionCommonGetBandwidth>
 8010266:	4601      	mov	r1, r0
    TimerTime_t timeOnAir = 0;

    if( datarate == DR_7 )
 8010268:	2d07      	cmp	r5, #7
 801026a:	d011      	beq.n	8010290 <GetTimeOnAir+0x48>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801026c:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010270:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010274:	2001      	movs	r0, #1
 8010276:	9003      	str	r0, [sp, #12]
 8010278:	b2e4      	uxtb	r4, r4
 801027a:	9402      	str	r4, [sp, #8]
 801027c:	2200      	movs	r2, #0
 801027e:	9201      	str	r2, [sp, #4]
 8010280:	2208      	movs	r2, #8
 8010282:	9200      	str	r2, [sp, #0]
 8010284:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010286:	4603      	mov	r3, r0
 8010288:	4632      	mov	r2, r6
 801028a:	47a0      	blx	r4
    }
    return timeOnAir;
}
 801028c:	b004      	add	sp, #16
 801028e:	bd70      	pop	{r4, r5, r6, pc}
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8010290:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010294:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010298:	2201      	movs	r2, #1
 801029a:	9203      	str	r2, [sp, #12]
 801029c:	b2e4      	uxtb	r4, r4
 801029e:	9402      	str	r4, [sp, #8]
 80102a0:	2000      	movs	r0, #0
 80102a2:	9001      	str	r0, [sp, #4]
 80102a4:	2205      	movs	r2, #5
 80102a6:	9200      	str	r2, [sp, #0]
 80102a8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80102aa:	4603      	mov	r3, r0
 80102ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80102b0:	fb06 f202 	mul.w	r2, r6, r2
 80102b4:	47a0      	blx	r4
 80102b6:	e7e9      	b.n	801028c <GetTimeOnAir+0x44>

080102b8 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80102b8:	b500      	push	{lr}
 80102ba:	b087      	sub	sp, #28
    PhyParam_t phyParam = { 0 };
 80102bc:	2300      	movs	r3, #0
 80102be:	9304      	str	r3, [sp, #16]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 80102c0:	7803      	ldrb	r3, [r0, #0]
 80102c2:	3b0b      	subs	r3, #11
 80102c4:	2b2e      	cmp	r3, #46	; 0x2e
 80102c6:	d832      	bhi.n	801032e <RegionEU868GetPhyParam+0x76>
 80102c8:	e8df f003 	tbb	[pc, r3]
 80102cc:	443b3835 	.word	0x443b3835
 80102d0:	5854504d 	.word	0x5854504d
 80102d4:	6864605c 	.word	0x6864605c
 80102d8:	7a317431 	.word	0x7a317431
 80102dc:	318f8c83 	.word	0x318f8c83
 80102e0:	189a9631 	.word	0x189a9631
 80102e4:	31313131 	.word	0x31313131
 80102e8:	31313131 	.word	0x31313131
 80102ec:	31313131 	.word	0x31313131
 80102f0:	ada6a031 	.word	0xada6a031
 80102f4:	b6b03131 	.word	0xb6b03131
 80102f8:	b931      	.short	0xb931
 80102fa:	c2          	.byte	0xc2
 80102fb:	00          	.byte	0x00
            phyParam.Value = EU868_DEFAULT_DATARATE;
            break;
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80102fc:	7843      	ldrb	r3, [r0, #1]
 80102fe:	f88d 3004 	strb.w	r3, [sp, #4]
 8010302:	2307      	movs	r3, #7
 8010304:	f88d 3005 	strb.w	r3, [sp, #5]
 8010308:	2300      	movs	r3, #0
 801030a:	f88d 3006 	strb.w	r3, [sp, #6]
 801030e:	2310      	movs	r3, #16
 8010310:	f88d 3007 	strb.w	r3, [sp, #7]
            {
                .CurrentDr = getPhy->Datarate,
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8010314:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f503 6290 	add.w	r2, r3, #1152	; 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8010322:	9202      	str	r2, [sp, #8]
 8010324:	9303      	str	r3, [sp, #12]
                .Channels = RegionNvmGroup2->Channels,
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8010326:	a801      	add	r0, sp, #4
 8010328:	f7ff fec5 	bl	80100b6 <RegionCommonGetNextLowerTxDr>
 801032c:	9004      	str	r0, [sp, #16]
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
}
 801032e:	9804      	ldr	r0, [sp, #16]
 8010330:	b007      	add	sp, #28
 8010332:	f85d fb04 	ldr.w	pc, [sp], #4
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8010336:	2340      	movs	r3, #64	; 0x40
 8010338:	9304      	str	r3, [sp, #16]
            break;
 801033a:	e7f8      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801033c:	2320      	movs	r3, #32
 801033e:	9304      	str	r3, [sp, #16]
            break;
 8010340:	e7f5      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8010342:	f245 2320 	movw	r3, #21024	; 0x5220
 8010346:	f6c0 0301 	movt	r3, #2049	; 0x801
 801034a:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801034e:	5c9b      	ldrb	r3, [r3, r2]
 8010350:	9304      	str	r3, [sp, #16]
            break;
 8010352:	e7ec      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8010354:	f245 2328 	movw	r3, #21032	; 0x5228
 8010358:	f6c0 0301 	movt	r3, #2049	; 0x801
 801035c:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8010360:	5c9b      	ldrb	r3, [r3, r2]
 8010362:	9304      	str	r3, [sp, #16]
            break;
 8010364:	e7e3      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8010366:	2301      	movs	r3, #1
 8010368:	9304      	str	r3, [sp, #16]
            break;
 801036a:	e7e0      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801036c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8010370:	9304      	str	r3, [sp, #16]
            break;
 8010372:	e7dc      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8010374:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010378:	9304      	str	r3, [sp, #16]
            break;
 801037a:	e7d8      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801037c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8010380:	9304      	str	r3, [sp, #16]
            break;
 8010382:	e7d4      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8010384:	f241 3388 	movw	r3, #5000	; 0x1388
 8010388:	9304      	str	r3, [sp, #16]
            break;
 801038a:	e7d0      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801038c:	f241 7370 	movw	r3, #6000	; 0x1770
 8010390:	9304      	str	r3, [sp, #16]
            break;
 8010392:	e7cc      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8010394:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010398:	9304      	str	r3, [sp, #16]
            break;
 801039a:	e7c8      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 801039c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80103a0:	f64f 4018 	movw	r0, #64536	; 0xfc18
 80103a4:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 80103a8:	f000 fd96 	bl	8010ed8 <randr>
 80103ac:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 80103b0:	9004      	str	r0, [sp, #16]
            break;
 80103b2:	e7bc      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_RX_WND_2_FREQ;
 80103b4:	f24e 6308 	movw	r3, #58888	; 0xe608
 80103b8:	f2c3 33d3 	movt	r3, #13267	; 0x33d3
 80103bc:	9304      	str	r3, [sp, #16]
            break;
 80103be:	e7b6      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80103c0:	f241 63f4 	movw	r3, #5876	; 0x16f4
 80103c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80103ce:	9304      	str	r3, [sp, #16]
            break;
 80103d0:	e7ad      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80103d2:	f241 63f4 	movw	r3, #5876	; 0x16f4
 80103d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	f203 438c 	addw	r3, r3, #1164	; 0x48c
 80103e0:	9304      	str	r3, [sp, #16]
            break;
 80103e2:	e7a4      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 80103e4:	2310      	movs	r3, #16
 80103e6:	9304      	str	r3, [sp, #16]
            break;
 80103e8:	e7a1      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Channels = RegionNvmGroup2->Channels;
 80103ea:	f241 63f4 	movw	r3, #5876	; 0x16f4
 80103ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	9304      	str	r3, [sp, #16]
            break;
 80103f6:	e79a      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 80103f8:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80103fc:	9304      	str	r3, [sp, #16]
            break;
 80103fe:	e796      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8010400:	f649 139a 	movw	r3, #39322	; 0x999a
 8010404:	f2c4 0309 	movt	r3, #16393	; 0x4009
 8010408:	9304      	str	r3, [sp, #16]
            break;
 801040a:	e790      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801040c:	f24e 6308 	movw	r3, #58888	; 0xe608
 8010410:	f2c3 33d3 	movt	r3, #13267	; 0x33d3
 8010414:	9304      	str	r3, [sp, #16]
            break;
 8010416:	e78a      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8010418:	2311      	movs	r3, #17
 801041a:	f88d 3010 	strb.w	r3, [sp, #16]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801041e:	2302      	movs	r3, #2
 8010420:	f88d 3011 	strb.w	r3, [sp, #17]
            break;
 8010424:	e783      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8010426:	2303      	movs	r3, #3
 8010428:	9304      	str	r3, [sp, #16]
            break;
 801042a:	e780      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801042c:	f24e 6308 	movw	r3, #58888	; 0xe608
 8010430:	f2c3 33d3 	movt	r3, #13267	; 0x33d3
 8010434:	9304      	str	r3, [sp, #16]
            break;
 8010436:	e77a      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8010438:	2303      	movs	r3, #3
 801043a:	9304      	str	r3, [sp, #16]
            break;
 801043c:	e777      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801043e:	f245 2318 	movw	r3, #21016	; 0x5218
 8010442:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010446:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801044a:	5c9b      	ldrb	r3, [r3, r2]
 801044c:	9304      	str	r3, [sp, #16]
            break;
 801044e:	e76e      	b.n	801032e <RegionEU868GetPhyParam+0x76>
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8010450:	f245 11f8 	movw	r1, #20984	; 0x51f8
 8010454:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010458:	f990 0001 	ldrsb.w	r0, [r0, #1]
 801045c:	f7ff fe4c 	bl	80100f8 <RegionCommonGetBandwidth>
 8010460:	9004      	str	r0, [sp, #16]
            break;
 8010462:	e764      	b.n	801032e <RegionEU868GetPhyParam+0x76>

08010464 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8010464:	b510      	push	{r4, lr}
 8010466:	b082      	sub	sp, #8
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8010468:	f241 62f0 	movw	r2, #5872	; 0x16f0
 801046c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8010470:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010478:	6819      	ldr	r1, [r3, #0]
 801047a:	7803      	ldrb	r3, [r0, #0]
 801047c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010480:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010484:	7a5b      	ldrb	r3, [r3, #9]
 8010486:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 801048a:	6814      	ldr	r4, [r2, #0]
 801048c:	6903      	ldr	r3, [r0, #16]
 801048e:	9300      	str	r3, [sp, #0]
 8010490:	68c3      	ldr	r3, [r0, #12]
 8010492:	7842      	ldrb	r2, [r0, #1]
 8010494:	6881      	ldr	r1, [r0, #8]
 8010496:	eb04 00cc 	add.w	r0, r4, ip, lsl #3
 801049a:	f7ff fb17 	bl	800facc <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 801049e:	b002      	add	sp, #8
 80104a0:	bd10      	pop	{r4, pc}

080104a2 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80104a2:	b510      	push	{r4, lr}
 80104a4:	b0a4      	sub	sp, #144	; 0x90
 80104a6:	4604      	mov	r4, r0
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 80104a8:	2290      	movs	r2, #144	; 0x90
 80104aa:	2100      	movs	r1, #0
 80104ac:	4668      	mov	r0, sp
 80104ae:	f003 ff85 	bl	80143bc <memset>
 80104b2:	2364      	movs	r3, #100	; 0x64
 80104b4:	f8ad 3000 	strh.w	r3, [sp]
 80104b8:	f8ad 3018 	strh.w	r3, [sp, #24]
 80104bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80104c0:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
 80104c4:	210a      	movs	r1, #10
 80104c6:	f8ad 1048 	strh.w	r1, [sp, #72]	; 0x48
 80104ca:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
 80104ce:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 80104d2:	7a23      	ldrb	r3, [r4, #8]
 80104d4:	2b01      	cmp	r3, #1
 80104d6:	d03a      	beq.n	801054e <RegionEU868InitDefaults+0xac>
 80104d8:	2b02      	cmp	r3, #2
 80104da:	d049      	beq.n	8010570 <RegionEU868InitDefaults+0xce>
 80104dc:	b10b      	cbz	r3, 80104e2 <RegionEU868InitDefaults+0x40>
        {
            break;
        }
    }
#endif /* REGION_EU868 */
}
 80104de:	b024      	add	sp, #144	; 0x90
 80104e0:	bd10      	pop	{r4, pc}
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 80104e2:	6820      	ldr	r0, [r4, #0]
 80104e4:	2800      	cmp	r0, #0
 80104e6:	d0fa      	beq.n	80104de <RegionEU868InitDefaults+0x3c>
 80104e8:	6862      	ldr	r2, [r4, #4]
 80104ea:	2a00      	cmp	r2, #0
 80104ec:	d0f7      	beq.n	80104de <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 80104ee:	f241 63f0 	movw	r3, #5872	; 0x16f0
 80104f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80104f6:	6018      	str	r0, [r3, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 80104f8:	f241 64f4 	movw	r4, #5876	; 0x16f4
 80104fc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8010500:	6022      	str	r2, [r4, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8010502:	2290      	movs	r2, #144	; 0x90
 8010504:	4669      	mov	r1, sp
 8010506:	f000 fd0b 	bl	8010f20 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801050a:	6824      	ldr	r4, [r4, #0]
 801050c:	f244 6304 	movw	r3, #17924	; 0x4604
 8010510:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010514:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010518:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801051c:	f104 0c0c 	add.w	ip, r4, #12
 8010520:	f103 020c 	add.w	r2, r3, #12
 8010524:	ca07      	ldmia	r2, {r0, r1, r2}
 8010526:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801052a:	f104 0c18 	add.w	ip, r4, #24
 801052e:	3318      	adds	r3, #24
 8010530:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010534:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8010538:	2307      	movs	r3, #7
 801053a:	f8a4 348c 	strh.w	r3, [r4, #1164]	; 0x48c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801053e:	2201      	movs	r2, #1
 8010540:	f204 418c 	addw	r1, r4, #1164	; 0x48c
 8010544:	f504 6090 	add.w	r0, r4, #1152	; 0x480
 8010548:	f7ff fab0 	bl	800faac <RegionCommonChanMaskCopy>
            break;
 801054c:	e7c7      	b.n	80104de <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 801054e:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010556:	6818      	ldr	r0, [r3, #0]
 8010558:	2300      	movs	r3, #0
 801055a:	6043      	str	r3, [r0, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 801055c:	6103      	str	r3, [r0, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 801055e:	61c3      	str	r3, [r0, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8010560:	2201      	movs	r2, #1
 8010562:	f200 418c 	addw	r1, r0, #1164	; 0x48c
 8010566:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 801056a:	f7ff fa9f 	bl	800faac <RegionCommonChanMaskCopy>
            break;
 801056e:	e7b6      	b.n	80104de <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8010570:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	; 0x480
 801057e:	f8b3 148c 	ldrh.w	r1, [r3, #1164]	; 0x48c
 8010582:	430a      	orrs	r2, r1
 8010584:	f8a3 2480 	strh.w	r2, [r3, #1152]	; 0x480
            break;
 8010588:	e7a9      	b.n	80104de <RegionEU868InitDefaults+0x3c>

0801058a <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801058a:	b500      	push	{lr}
 801058c:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    switch( phyAttribute )
 801058e:	290f      	cmp	r1, #15
 8010590:	d809      	bhi.n	80105a6 <RegionEU868Verify+0x1c>
 8010592:	e8df f001 	tbb	[pc, r1]
 8010596:	080c      	.short	0x080c
 8010598:	15080808 	.word	0x15080808
 801059c:	3308291f 	.word	0x3308291f
 80105a0:	08080833 	.word	0x08080833
 80105a4:	3d08      	.short	0x3d08
 80105a6:	2000      	movs	r0, #0
            return false;
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 80105a8:	b003      	add	sp, #12
 80105aa:	f85d fb04 	ldr.w	pc, [sp], #4
            uint8_t band = 0;
 80105ae:	2300      	movs	r3, #0
 80105b0:	f88d 3007 	strb.w	r3, [sp, #7]
            return VerifyRfFreq( verify->Frequency, &band );
 80105b4:	f10d 0107 	add.w	r1, sp, #7
 80105b8:	6800      	ldr	r0, [r0, #0]
 80105ba:	f7ff fde6 	bl	801018a <VerifyRfFreq>
 80105be:	e7f3      	b.n	80105a8 <RegionEU868Verify+0x1e>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 80105c0:	2207      	movs	r2, #7
 80105c2:	2100      	movs	r1, #0
 80105c4:	f990 0000 	ldrsb.w	r0, [r0]
 80105c8:	f7ff fa24 	bl	800fa14 <RegionCommonValueInRange>
 80105cc:	3800      	subs	r0, #0
 80105ce:	bf18      	it	ne
 80105d0:	2001      	movne	r0, #1
 80105d2:	e7e9      	b.n	80105a8 <RegionEU868Verify+0x1e>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80105d4:	2205      	movs	r2, #5
 80105d6:	2100      	movs	r1, #0
 80105d8:	f990 0000 	ldrsb.w	r0, [r0]
 80105dc:	f7ff fa1a 	bl	800fa14 <RegionCommonValueInRange>
 80105e0:	3800      	subs	r0, #0
 80105e2:	bf18      	it	ne
 80105e4:	2001      	movne	r0, #1
 80105e6:	e7df      	b.n	80105a8 <RegionEU868Verify+0x1e>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80105e8:	2207      	movs	r2, #7
 80105ea:	2100      	movs	r1, #0
 80105ec:	f990 0000 	ldrsb.w	r0, [r0]
 80105f0:	f7ff fa10 	bl	800fa14 <RegionCommonValueInRange>
 80105f4:	3800      	subs	r0, #0
 80105f6:	bf18      	it	ne
 80105f8:	2001      	movne	r0, #1
 80105fa:	e7d5      	b.n	80105a8 <RegionEU868Verify+0x1e>
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80105fc:	2207      	movs	r2, #7
 80105fe:	2100      	movs	r1, #0
 8010600:	f990 0000 	ldrsb.w	r0, [r0]
 8010604:	f7ff fa06 	bl	800fa14 <RegionCommonValueInRange>
 8010608:	3800      	subs	r0, #0
 801060a:	bf18      	it	ne
 801060c:	2001      	movne	r0, #1
 801060e:	e7cb      	b.n	80105a8 <RegionEU868Verify+0x1e>
            return EU868_DUTY_CYCLE_ENABLED;
 8010610:	2001      	movs	r0, #1
 8010612:	e7c9      	b.n	80105a8 <RegionEU868Verify+0x1e>

08010614 <RegionEU868ChanMaskSet>:
    }
#endif /* REGION_EU868 */
}

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8010614:	b508      	push	{r3, lr}
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8010616:	7903      	ldrb	r3, [r0, #4]
 8010618:	b11b      	cbz	r3, 8010622 <RegionEU868ChanMaskSet+0xe>
 801061a:	2b01      	cmp	r3, #1
 801061c:	d00e      	beq.n	801063c <RegionEU868ChanMaskSet+0x28>
 801061e:	2000      	movs	r0, #0
    }
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 8010620:	bd08      	pop	{r3, pc}
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8010622:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	2201      	movs	r2, #1
 801062e:	6801      	ldr	r1, [r0, #0]
 8010630:	f503 6090 	add.w	r0, r3, #1152	; 0x480
 8010634:	f7ff fa3a 	bl	800faac <RegionCommonChanMaskCopy>
    return true;
 8010638:	2001      	movs	r0, #1
            break;
 801063a:	e7f1      	b.n	8010620 <RegionEU868ChanMaskSet+0xc>
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801063c:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	2201      	movs	r2, #1
 8010648:	6801      	ldr	r1, [r0, #0]
 801064a:	f203 408c 	addw	r0, r3, #1164	; 0x48c
 801064e:	f7ff fa2d 	bl	800faac <RegionCommonChanMaskCopy>
    return true;
 8010652:	2001      	movs	r0, #1
            break;
 8010654:	e7e4      	b.n	8010620 <RegionEU868ChanMaskSet+0xc>

08010656 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8010656:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010658:	b083      	sub	sp, #12
 801065a:	460e      	mov	r6, r1
 801065c:	4617      	mov	r7, r2
 801065e:	461c      	mov	r4, r3
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8010660:	2807      	cmp	r0, #7
 8010662:	bfa8      	it	ge
 8010664:	2007      	movge	r0, #7
 8010666:	7058      	strb	r0, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8010668:	f245 11f8 	movw	r1, #20984	; 0x51f8
 801066c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010670:	f7ff fd42 	bl	80100f8 <RegionCommonGetBandwidth>
 8010674:	70a0      	strb	r0, [r4, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8010676:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801067a:	2b07      	cmp	r3, #7
 801067c:	d020      	beq.n	80106c0 <RegionEU868ComputeRxWindowParameters+0x6a>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801067e:	f245 11f8 	movw	r1, #20984	; 0x51f8
 8010682:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010686:	f245 2218 	movw	r2, #21016	; 0x5218
 801068a:	f6c0 0201 	movt	r2, #2049	; 0x801
 801068e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010692:	5cd0      	ldrb	r0, [r2, r3]
 8010694:	f7ff fbfa 	bl	800fe8c <RegionCommonComputeSymbolTimeLoRa>
 8010698:	4605      	mov	r5, r0
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801069a:	f245 23a0 	movw	r3, #21152	; 0x52a0
 801069e:	f6c0 0301 	movt	r3, #2049	; 0x801
 80106a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80106a4:	4798      	blx	r3
 80106a6:	4603      	mov	r3, r0
 80106a8:	f104 020c 	add.w	r2, r4, #12
 80106ac:	9201      	str	r2, [sp, #4]
 80106ae:	3408      	adds	r4, #8
 80106b0:	9400      	str	r4, [sp, #0]
 80106b2:	463a      	mov	r2, r7
 80106b4:	4631      	mov	r1, r6
 80106b6:	4628      	mov	r0, r5
 80106b8:	f7ff fbf6 	bl	800fea8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 80106bc:	b003      	add	sp, #12
 80106be:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 80106c0:	2032      	movs	r0, #50	; 0x32
 80106c2:	f7ff fbec 	bl	800fe9e <RegionCommonComputeSymbolTimeFsk>
 80106c6:	4605      	mov	r5, r0
 80106c8:	e7e7      	b.n	801069a <RegionEU868ComputeRxWindowParameters+0x44>

080106ca <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80106ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106ce:	b08a      	sub	sp, #40	; 0x28
 80106d0:	4604      	mov	r4, r0
 80106d2:	460f      	mov	r7, r1
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80106d4:	f990 5001 	ldrsb.w	r5, [r0, #1]
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;
 80106d8:	f8d0 8004 	ldr.w	r8, [r0, #4]

    if( Radio.GetStatus( ) != RF_IDLE )
 80106dc:	f245 23a0 	movw	r3, #21152	; 0x52a0
 80106e0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80106e4:	685b      	ldr	r3, [r3, #4]
 80106e6:	4798      	blx	r3
 80106e8:	2800      	cmp	r0, #0
 80106ea:	f040 8081 	bne.w	80107f0 <RegionEU868RxConfig+0x126>
 80106ee:	4606      	mov	r6, r0
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80106f0:	7ce3      	ldrb	r3, [r4, #19]
 80106f2:	b98b      	cbnz	r3, 8010718 <RegionEU868RxConfig+0x4e>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 80106f4:	f241 62f4 	movw	r2, #5876	; 0x16f4
 80106f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80106fc:	7823      	ldrb	r3, [r4, #0]
 80106fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010702:	0099      	lsls	r1, r3, #2
 8010704:	6812      	ldr	r2, [r2, #0]
 8010706:	eb02 0383 	add.w	r3, r2, r3, lsl #2
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801070a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 801070e:	f1b8 0f00 	cmp.w	r8, #0
 8010712:	d101      	bne.n	8010718 <RegionEU868RxConfig+0x4e>
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8010714:	f852 8001 	ldr.w	r8, [r2, r1]
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8010718:	f245 2318 	movw	r3, #21016	; 0x5218
 801071c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010720:	f913 9005 	ldrsb.w	r9, [r3, r5]

    Radio.SetChannel( frequency );
 8010724:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010728:	f6c0 0301 	movt	r3, #2049	; 0x801
 801072c:	68db      	ldr	r3, [r3, #12]
 801072e:	4640      	mov	r0, r8
 8010730:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8010732:	2d07      	cmp	r5, #7
 8010734:	d034      	beq.n	80107a0 <RegionEU868RxConfig+0xd6>
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8010736:	f245 22a0 	movw	r2, #21152	; 0x52a0
 801073a:	f6c0 0201 	movt	r2, #2049	; 0x801
 801073e:	7ca3      	ldrb	r3, [r4, #18]
 8010740:	9309      	str	r3, [sp, #36]	; 0x24
 8010742:	2601      	movs	r6, #1
 8010744:	9608      	str	r6, [sp, #32]
 8010746:	2300      	movs	r3, #0
 8010748:	9307      	str	r3, [sp, #28]
 801074a:	9306      	str	r3, [sp, #24]
 801074c:	9305      	str	r3, [sp, #20]
 801074e:	9304      	str	r3, [sp, #16]
 8010750:	9303      	str	r3, [sp, #12]
 8010752:	8921      	ldrh	r1, [r4, #8]
 8010754:	9102      	str	r1, [sp, #8]
 8010756:	2108      	movs	r1, #8
 8010758:	9101      	str	r1, [sp, #4]
 801075a:	9300      	str	r3, [sp, #0]
 801075c:	f8d2 a018 	ldr.w	sl, [r2, #24]
 8010760:	4633      	mov	r3, r6
 8010762:	464a      	mov	r2, r9
 8010764:	78a1      	ldrb	r1, [r4, #2]
 8010766:	4630      	mov	r0, r6
 8010768:	47d0      	blx	sl
    }

    if( rxConfig->RepeaterSupport == true )
 801076a:	7c63      	ldrb	r3, [r4, #17]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d039      	beq.n	80107e4 <RegionEU868RxConfig+0x11a>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8010770:	f245 2328 	movw	r3, #21032	; 0x5228
 8010774:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010778:	5d59      	ldrb	r1, [r3, r5]
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801077a:	310d      	adds	r1, #13
 801077c:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010780:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010786:	b2c9      	uxtb	r1, r1
 8010788:	4630      	mov	r0, r6
 801078a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801078c:	462a      	mov	r2, r5
 801078e:	4641      	mov	r1, r8
 8010790:	7ce0      	ldrb	r0, [r4, #19]
 8010792:	f7ff fcc5 	bl	8010120 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8010796:	703d      	strb	r5, [r7, #0]
    return true;
 8010798:	2001      	movs	r0, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801079a:	b00a      	add	sp, #40	; 0x28
 801079c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80107a0:	f245 23a0 	movw	r3, #21152	; 0x52a0
 80107a4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80107a8:	7ca2      	ldrb	r2, [r4, #18]
 80107aa:	9209      	str	r2, [sp, #36]	; 0x24
 80107ac:	2000      	movs	r0, #0
 80107ae:	9008      	str	r0, [sp, #32]
 80107b0:	9007      	str	r0, [sp, #28]
 80107b2:	9006      	str	r0, [sp, #24]
 80107b4:	2101      	movs	r1, #1
 80107b6:	9105      	str	r1, [sp, #20]
 80107b8:	9004      	str	r0, [sp, #16]
 80107ba:	9003      	str	r0, [sp, #12]
 80107bc:	8922      	ldrh	r2, [r4, #8]
 80107be:	9202      	str	r2, [sp, #8]
 80107c0:	2205      	movs	r2, #5
 80107c2:	9201      	str	r2, [sp, #4]
 80107c4:	f244 5285 	movw	r2, #17797	; 0x4585
 80107c8:	f361 421f 	bfi	r2, r1, #16, #16
 80107cc:	9200      	str	r2, [sp, #0]
 80107ce:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80107d2:	4603      	mov	r3, r0
 80107d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80107d8:	fb02 f209 	mul.w	r2, r2, r9
 80107dc:	f24c 3150 	movw	r1, #50000	; 0xc350
 80107e0:	47d0      	blx	sl
 80107e2:	e7c2      	b.n	801076a <RegionEU868RxConfig+0xa0>
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80107e4:	f245 2320 	movw	r3, #21024	; 0x5220
 80107e8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80107ec:	5d59      	ldrb	r1, [r3, r5]
 80107ee:	e7c4      	b.n	801077a <RegionEU868RxConfig+0xb0>
        return false;
 80107f0:	2000      	movs	r0, #0
 80107f2:	e7d2      	b.n	801079a <RegionEU868RxConfig+0xd0>

080107f4 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80107f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107f8:	b08b      	sub	sp, #44	; 0x2c
 80107fa:	4604      	mov	r4, r0
 80107fc:	460f      	mov	r7, r1
 80107fe:	4690      	mov	r8, r2
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8010800:	f245 2318 	movw	r3, #21016	; 0x5218
 8010804:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010808:	f990 2001 	ldrsb.w	r2, [r0, #1]
 801080c:	f913 b002 	ldrsb.w	fp, [r3, r2]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8010810:	f241 63f0 	movw	r3, #5872	; 0x16f0
 8010814:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010818:	681a      	ldr	r2, [r3, #0]
 801081a:	f241 65f4 	movw	r5, #5876	; 0x16f4
 801081e:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8010822:	6829      	ldr	r1, [r5, #0]
 8010824:	7803      	ldrb	r3, [r0, #0]
 8010826:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801082a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801082e:	7a4b      	ldrb	r3, [r1, #9]
 8010830:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010834:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010838:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801083c:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8010840:	f7ff fc56 	bl	80100f0 <RegionCommonLimitTxPower>
 8010844:	4606      	mov	r6, r0
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8010846:	f245 11f8 	movw	r1, #20984	; 0x51f8
 801084a:	f6c0 0101 	movt	r1, #2049	; 0x801
 801084e:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8010852:	f7ff fc51 	bl	80100f8 <RegionCommonGetBandwidth>
 8010856:	4682      	mov	sl, r0
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8010858:	68a2      	ldr	r2, [r4, #8]
 801085a:	6861      	ldr	r1, [r4, #4]
 801085c:	4630      	mov	r0, r6
 801085e:	f7ff fb56 	bl	800ff0e <RegionCommonComputeTxPower>
 8010862:	4681      	mov	r9, r0

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8010864:	682a      	ldr	r2, [r5, #0]
 8010866:	7825      	ldrb	r5, [r4, #0]
 8010868:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801086c:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010870:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010874:	68db      	ldr	r3, [r3, #12]
 8010876:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801087a:	4798      	blx	r3

    if( txConfig->Datarate == DR_7 )
 801087c:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8010880:	2b07      	cmp	r3, #7
 8010882:	d03a      	beq.n	80108fa <RegionEU868TxConfig+0x106>
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8010884:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010888:	f6c0 0301 	movt	r3, #2049	; 0x801
 801088c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8010890:	9208      	str	r2, [sp, #32]
 8010892:	2200      	movs	r2, #0
 8010894:	9207      	str	r2, [sp, #28]
 8010896:	9206      	str	r2, [sp, #24]
 8010898:	9205      	str	r2, [sp, #20]
 801089a:	2501      	movs	r5, #1
 801089c:	9504      	str	r5, [sp, #16]
 801089e:	9203      	str	r2, [sp, #12]
 80108a0:	2108      	movs	r1, #8
 80108a2:	9102      	str	r1, [sp, #8]
 80108a4:	9501      	str	r5, [sp, #4]
 80108a6:	f8cd b000 	str.w	fp, [sp]
 80108aa:	f8d3 b01c 	ldr.w	fp, [r3, #28]
 80108ae:	4653      	mov	r3, sl
 80108b0:	4649      	mov	r1, r9
 80108b2:	4628      	mov	r0, r5
 80108b4:	47d8      	blx	fp
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80108b6:	f241 63f4 	movw	r3, #5876	; 0x16f4
 80108ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80108be:	681a      	ldr	r2, [r3, #0]
 80108c0:	7823      	ldrb	r3, [r4, #0]
 80108c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80108c6:	f994 1001 	ldrsb.w	r1, [r4, #1]
 80108ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80108ce:	f7ff fc4c 	bl	801016a <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80108d2:	89a1      	ldrh	r1, [r4, #12]
 80108d4:	f994 0001 	ldrsb.w	r0, [r4, #1]
 80108d8:	f7ff fcb6 	bl	8010248 <GetTimeOnAir>
 80108dc:	f8c8 0000 	str.w	r0, [r8]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80108e0:	f245 23a0 	movw	r3, #21152	; 0x52a0
 80108e4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80108e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108ea:	7b21      	ldrb	r1, [r4, #12]
 80108ec:	4628      	mov	r0, r5
 80108ee:	4798      	blx	r3

    *txPower = txPowerLimited;
 80108f0:	703e      	strb	r6, [r7, #0]
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 80108f2:	2001      	movs	r0, #1
 80108f4:	b00b      	add	sp, #44	; 0x2c
 80108f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80108fa:	f245 23a0 	movw	r3, #21152	; 0x52a0
 80108fe:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010902:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8010906:	9208      	str	r2, [sp, #32]
 8010908:	2500      	movs	r5, #0
 801090a:	9507      	str	r5, [sp, #28]
 801090c:	9506      	str	r5, [sp, #24]
 801090e:	9505      	str	r5, [sp, #20]
 8010910:	2201      	movs	r2, #1
 8010912:	9204      	str	r2, [sp, #16]
 8010914:	9503      	str	r5, [sp, #12]
 8010916:	2205      	movs	r2, #5
 8010918:	9202      	str	r2, [sp, #8]
 801091a:	9501      	str	r5, [sp, #4]
 801091c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010920:	fb02 f20b 	mul.w	r2, r2, fp
 8010924:	9200      	str	r2, [sp, #0]
 8010926:	f8d3 b01c 	ldr.w	fp, [r3, #28]
 801092a:	4653      	mov	r3, sl
 801092c:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8010930:	4649      	mov	r1, r9
 8010932:	4628      	mov	r0, r5
 8010934:	47d8      	blx	fp
 8010936:	e7be      	b.n	80108b6 <RegionEU868TxConfig+0xc2>

08010938 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8010938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801093c:	b08d      	sub	sp, #52	; 0x34
 801093e:	4605      	mov	r5, r0
 8010940:	4689      	mov	r9, r1
 8010942:	4690      	mov	r8, r2
 8010944:	461f      	mov	r7, r3
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8010946:	2300      	movs	r3, #0
 8010948:	930a      	str	r3, [sp, #40]	; 0x28
 801094a:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t chMask = 0;
 801094e:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8010952:	7a04      	ldrb	r4, [r0, #8]
 8010954:	2c00      	cmp	r4, #0
 8010956:	d04c      	beq.n	80109f2 <RegionEU868LinkAdrReq+0xba>
    uint8_t bytesProcessed = 0;
 8010958:	461c      	mov	r4, r3
    uint8_t status = 0x07;
 801095a:	2607      	movs	r6, #7
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801095c:	f241 6af4 	movw	sl, #5876	; 0x16f4
 8010960:	f2c2 0a00 	movt	sl, #8192	; 0x2000
                        chMask |= 1 << i;
 8010964:	f04f 0b01 	mov.w	fp, #1
 8010968:	e007      	b.n	801097a <RegionEU868LinkAdrReq+0x42>
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801096a:	1e53      	subs	r3, r2, #1
 801096c:	b2db      	uxtb	r3, r3
 801096e:	2b04      	cmp	r3, #4
 8010970:	d81b      	bhi.n	80109aa <RegionEU868LinkAdrReq+0x72>
            status &= 0xFE; // Channel mask KO
 8010972:	2606      	movs	r6, #6
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8010974:	7a2b      	ldrb	r3, [r5, #8]
 8010976:	42a3      	cmp	r3, r4
 8010978:	d93c      	bls.n	80109f4 <RegionEU868LinkAdrReq+0xbc>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801097a:	6868      	ldr	r0, [r5, #4]
 801097c:	a90a      	add	r1, sp, #40	; 0x28
 801097e:	4420      	add	r0, r4
 8010980:	f7ff fa15 	bl	800fdae <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8010984:	4603      	mov	r3, r0
 8010986:	b3a8      	cbz	r0, 80109f4 <RegionEU868LinkAdrReq+0xbc>
        bytesProcessed += nextIndex;
 8010988:	4423      	add	r3, r4
 801098a:	b2dc      	uxtb	r4, r3
        chMask = linkAdrParams.ChMask;
 801098c:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8010990:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8010994:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
 8010998:	2a00      	cmp	r2, #0
 801099a:	d1e6      	bne.n	801096a <RegionEU868LinkAdrReq+0x32>
 801099c:	b33b      	cbz	r3, 80109ee <RegionEU868LinkAdrReq+0xb6>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801099e:	f8da c000 	ldr.w	ip, [sl]
 80109a2:	2100      	movs	r1, #0
 80109a4:	460b      	mov	r3, r1
 80109a6:	2607      	movs	r6, #7
 80109a8:	e013      	b.n	80109d2 <RegionEU868LinkAdrReq+0x9a>
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80109aa:	2a06      	cmp	r2, #6
            status &= 0xFE; // Channel mask KO
 80109ac:	bf88      	it	hi
 80109ae:	2606      	movhi	r6, #6
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80109b0:	d8e0      	bhi.n	8010974 <RegionEU868LinkAdrReq+0x3c>
 80109b2:	e7f4      	b.n	801099e <RegionEU868LinkAdrReq+0x66>
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80109b4:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
 80109b8:	b138      	cbz	r0, 80109ca <RegionEU868LinkAdrReq+0x92>
                        chMask |= 1 << i;
 80109ba:	fa0b f003 	lsl.w	r0, fp, r3
 80109be:	f8bd e026 	ldrh.w	lr, [sp, #38]	; 0x26
 80109c2:	ea40 000e 	orr.w	r0, r0, lr
 80109c6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80109ca:	3301      	adds	r3, #1
 80109cc:	3103      	adds	r1, #3
 80109ce:	2b10      	cmp	r3, #16
 80109d0:	d0d0      	beq.n	8010974 <RegionEU868LinkAdrReq+0x3c>
                if( linkAdrParams.ChMaskCtrl == 6 )
 80109d2:	2a06      	cmp	r2, #6
 80109d4:	d0ee      	beq.n	80109b4 <RegionEU868LinkAdrReq+0x7c>
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80109d6:	f8bd 0026 	ldrh.w	r0, [sp, #38]	; 0x26
 80109da:	4118      	asrs	r0, r3
 80109dc:	f010 0f01 	tst.w	r0, #1
 80109e0:	d0f3      	beq.n	80109ca <RegionEU868LinkAdrReq+0x92>
 80109e2:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80109e6:	2800      	cmp	r0, #0
 80109e8:	bf08      	it	eq
 80109ea:	2606      	moveq	r6, #6
 80109ec:	e7ed      	b.n	80109ca <RegionEU868LinkAdrReq+0x92>
            status &= 0xFE; // Channel mask KO
 80109ee:	2606      	movs	r6, #6
 80109f0:	e7c0      	b.n	8010974 <RegionEU868LinkAdrReq+0x3c>
    uint8_t status = 0x07;
 80109f2:	2607      	movs	r6, #7
    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionEU868GetPhyParam( &getPhy );

    linkAdrVerifyParams.Status = status;
 80109f4:	f88d 6008 	strb.w	r6, [sp, #8]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80109f8:	7aab      	ldrb	r3, [r5, #10]
 80109fa:	f88d 3009 	strb.w	r3, [sp, #9]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80109fe:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8010a02:	f88d 300a 	strb.w	r3, [sp, #10]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8010a06:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 8010a0a:	f88d 300b 	strb.w	r3, [sp, #11]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8010a0e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8010a12:	f88d 300c 	strb.w	r3, [sp, #12]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8010a16:	7aeb      	ldrb	r3, [r5, #11]
 8010a18:	f88d 300d 	strb.w	r3, [sp, #13]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8010a1c:	7b2b      	ldrb	r3, [r5, #12]
 8010a1e:	f88d 300e 	strb.w	r3, [sp, #14]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8010a22:	7b6b      	ldrb	r3, [r5, #13]
 8010a24:	f88d 300f 	strb.w	r3, [sp, #15]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8010a28:	2310      	movs	r3, #16
 8010a2a:	f88d 3010 	strb.w	r3, [sp, #16]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8010a2e:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8010a32:	9305      	str	r3, [sp, #20]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8010a34:	2200      	movs	r2, #0
 8010a36:	f88d 2018 	strb.w	r2, [sp, #24]
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8010a3a:	2107      	movs	r1, #7
 8010a3c:	f88d 1019 	strb.w	r1, [sp, #25]
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8010a40:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	9307      	str	r3, [sp, #28]
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8010a4c:	f88d 1020 	strb.w	r1, [sp, #32]
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8010a50:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8010a54:	682b      	ldr	r3, [r5, #0]
 8010a56:	9301      	str	r3, [sp, #4]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8010a58:	ab0a      	add	r3, sp, #40	; 0x28
 8010a5a:	f10d 022a 	add.w	r2, sp, #42	; 0x2a
 8010a5e:	f10d 0129 	add.w	r1, sp, #41	; 0x29
 8010a62:	a801      	add	r0, sp, #4
 8010a64:	f7ff f9bd 	bl	800fde2 <RegionCommonLinkAdrReqVerifyParams>
 8010a68:	4605      	mov	r5, r0

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8010a6a:	2807      	cmp	r0, #7
 8010a6c:	d010      	beq.n	8010a90 <RegionEU868LinkAdrReq+0x158>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8010a6e:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8010a72:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
 8010a76:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 8010a7a:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 8010a7e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8010a82:	703b      	strb	r3, [r7, #0]
    *nbBytesParsed = bytesProcessed;
 8010a84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010a86:	701c      	strb	r4, [r3, #0]

#endif /* REGION_EU868 */
    return status;
}
 8010a88:	4628      	mov	r0, r5
 8010a8a:	b00d      	add	sp, #52	; 0x34
 8010a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8010a90:	f241 66f4 	movw	r6, #5876	; 0x16f4
 8010a94:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8010a98:	6830      	ldr	r0, [r6, #0]
 8010a9a:	220c      	movs	r2, #12
 8010a9c:	2100      	movs	r1, #0
 8010a9e:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 8010aa2:	f000 fa57 	bl	8010f54 <memset1>
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8010aa6:	6833      	ldr	r3, [r6, #0]
 8010aa8:	f8bd 2026 	ldrh.w	r2, [sp, #38]	; 0x26
 8010aac:	f8a3 2480 	strh.w	r2, [r3, #1152]	; 0x480
 8010ab0:	e7dd      	b.n	8010a6e <RegionEU868LinkAdrReq+0x136>

08010ab2 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8010ab2:	b570      	push	{r4, r5, r6, lr}
 8010ab4:	b082      	sub	sp, #8
 8010ab6:	4605      	mov	r5, r0
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8010ab8:	2600      	movs	r6, #0
 8010aba:	f88d 6007 	strb.w	r6, [sp, #7]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8010abe:	f10d 0107 	add.w	r1, sp, #7
 8010ac2:	6840      	ldr	r0, [r0, #4]
 8010ac4:	f7ff fb61 	bl	801018a <VerifyRfFreq>
 8010ac8:	1d84      	adds	r4, r0, #6
 8010aca:	b2e4      	uxtb	r4, r4
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8010acc:	2207      	movs	r2, #7
 8010ace:	4631      	mov	r1, r6
 8010ad0:	f995 0000 	ldrsb.w	r0, [r5]
 8010ad4:	f7fe ff9e 	bl	800fa14 <RegionCommonValueInRange>
 8010ad8:	b908      	cbnz	r0, 8010ade <RegionEU868RxParamSetupReq+0x2c>
    {
        status &= 0xFD; // Datarate KO
 8010ada:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8010ade:	2205      	movs	r2, #5
 8010ae0:	2100      	movs	r1, #0
 8010ae2:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8010ae6:	f7fe ff95 	bl	800fa14 <RegionCommonValueInRange>
 8010aea:	b908      	cbnz	r0, 8010af0 <RegionEU868RxParamSetupReq+0x3e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8010aec:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

#endif /* REGION_EU868 */
    return status;
}
 8010af0:	4620      	mov	r0, r4
 8010af2:	b002      	add	sp, #8
 8010af4:	bd70      	pop	{r4, r5, r6, pc}

08010af6 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Do not accept the request
    return -1;
}
 8010af6:	f04f 30ff 	mov.w	r0, #4294967295
 8010afa:	4770      	bx	lr

08010afc <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8010afc:	b510      	push	{r4, lr}
 8010afe:	b082      	sub	sp, #8
    uint8_t status = 0x03;

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8010b00:	2300      	movs	r3, #0
 8010b02:	f88d 3007 	strb.w	r3, [sp, #7]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8010b06:	7803      	ldrb	r3, [r0, #0]
 8010b08:	2b0f      	cmp	r3, #15
 8010b0a:	d902      	bls.n	8010b12 <RegionEU868DlChannelReq+0x16>
    {
        return 0;
 8010b0c:	2000      	movs	r0, #0
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
    }

#endif /* REGION_EU868 */
    return status;
}
 8010b0e:	b002      	add	sp, #8
 8010b10:	bd10      	pop	{r4, pc}
 8010b12:	4604      	mov	r4, r0
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8010b14:	f10d 0107 	add.w	r1, sp, #7
 8010b18:	6840      	ldr	r0, [r0, #4]
 8010b1a:	f7ff fb36 	bl	801018a <VerifyRfFreq>
 8010b1e:	1c83      	adds	r3, r0, #2
 8010b20:	b2db      	uxtb	r3, r3
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8010b22:	f241 61f4 	movw	r1, #5876	; 0x16f4
 8010b26:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8010b2a:	7822      	ldrb	r2, [r4, #0]
 8010b2c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010b30:	6809      	ldr	r1, [r1, #0]
 8010b32:	eb01 0082 	add.w	r0, r1, r2, lsl #2
 8010b36:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8010b3a:	b91a      	cbnz	r2, 8010b44 <RegionEU868DlChannelReq+0x48>
        status &= 0xFD;
 8010b3c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    return status;
 8010b40:	b258      	sxtb	r0, r3
 8010b42:	e7e4      	b.n	8010b0e <RegionEU868DlChannelReq+0x12>
    if( status == 0x03 )
 8010b44:	2b03      	cmp	r3, #3
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8010b46:	bf04      	itt	eq
 8010b48:	6862      	ldreq	r2, [r4, #4]
 8010b4a:	6042      	streq	r2, [r0, #4]
 8010b4c:	e7f8      	b.n	8010b40 <RegionEU868DlChannelReq+0x44>

08010b4e <RegionEU868AlternateDr>:
#if defined( REGION_EU868 )
    return currentDr;
#else
    return -1;
#endif /* REGION_EU868 */
}
 8010b4e:	4770      	bx	lr

08010b50 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8010b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b52:	b097      	sub	sp, #92	; 0x5c
 8010b54:	4604      	mov	r4, r0
 8010b56:	460f      	mov	r7, r1
 8010b58:	4616      	mov	r6, r2
 8010b5a:	461d      	mov	r5, r3
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8010b5c:	2100      	movs	r1, #0
 8010b5e:	f88d 1057 	strb.w	r1, [sp, #87]	; 0x57
    uint8_t nbRestrictedChannels = 0;
 8010b62:	f88d 1056 	strb.w	r1, [sp, #86]	; 0x56
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8010b66:	9111      	str	r1, [sp, #68]	; 0x44
 8010b68:	9112      	str	r1, [sp, #72]	; 0x48
 8010b6a:	9113      	str	r1, [sp, #76]	; 0x4c
 8010b6c:	9114      	str	r1, [sp, #80]	; 0x50
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8010b6e:	2307      	movs	r3, #7
 8010b70:	f8ad 300a 	strh.w	r3, [sp, #10]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8010b74:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010b7c:	6818      	ldr	r0, [r3, #0]
 8010b7e:	2201      	movs	r2, #1
 8010b80:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 8010b84:	f7fe ff68 	bl	800fa58 <RegionCommonCountChannels>
 8010b88:	b950      	cbnz	r0, 8010ba0 <RegionEU868NextChannel+0x50>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8010b8a:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010b92:	681a      	ldr	r2, [r3, #0]
 8010b94:	f8b2 3480 	ldrh.w	r3, [r2, #1152]	; 0x480
 8010b98:	f043 0307 	orr.w	r3, r3, #7
 8010b9c:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8010ba0:	7a63      	ldrb	r3, [r4, #9]
 8010ba2:	f88d 300c 	strb.w	r3, [sp, #12]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8010ba6:	f994 2008 	ldrsb.w	r2, [r4, #8]
 8010baa:	f88d 200d 	strb.w	r2, [sp, #13]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8010bae:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	f503 6190 	add.w	r1, r3, #1152	; 0x480
 8010bbc:	9104      	str	r1, [sp, #16]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8010bbe:	9305      	str	r3, [sp, #20]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8010bc0:	f241 63f0 	movw	r3, #5872	; 0x16f0
 8010bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	9306      	str	r3, [sp, #24]
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8010bcc:	2310      	movs	r3, #16
 8010bce:	f8ad 301c 	strh.w	r3, [sp, #28]
    countChannelsParams.JoinChannels = &joinChannels;
 8010bd2:	f10d 030a 	add.w	r3, sp, #10
 8010bd6:	9308      	str	r3, [sp, #32]

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8010bd8:	6823      	ldr	r3, [r4, #0]
 8010bda:	9309      	str	r3, [sp, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8010bdc:	6863      	ldr	r3, [r4, #4]
 8010bde:	930a      	str	r3, [sp, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8010be0:	7aa3      	ldrb	r3, [r4, #10]
 8010be2:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8010be6:	2306      	movs	r3, #6
 8010be8:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8010bec:	ab0c      	add	r3, sp, #48	; 0x30
 8010bee:	f104 010c 	add.w	r1, r4, #12
 8010bf2:	c903      	ldmia	r1, {r0, r1}
 8010bf4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8010bf8:	7d23      	ldrb	r3, [r4, #20]
 8010bfa:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8010bfe:	8ae1      	ldrh	r1, [r4, #22]
 8010c00:	4610      	mov	r0, r2
 8010c02:	f7ff fb21 	bl	8010248 <GetTimeOnAir>
 8010c06:	900f      	str	r0, [sp, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8010c08:	ab03      	add	r3, sp, #12
 8010c0a:	9310      	str	r3, [sp, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8010c0c:	9601      	str	r6, [sp, #4]
 8010c0e:	f10d 0356 	add.w	r3, sp, #86	; 0x56
 8010c12:	9300      	str	r3, [sp, #0]
 8010c14:	f10d 0357 	add.w	r3, sp, #87	; 0x57
 8010c18:	aa11      	add	r2, sp, #68	; 0x44
 8010c1a:	4629      	mov	r1, r5
 8010c1c:	a809      	add	r0, sp, #36	; 0x24
 8010c1e:	f7ff fa00 	bl	8010022 <RegionCommonIdentifyChannels>
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8010c22:	4604      	mov	r4, r0
 8010c24:	b120      	cbz	r0, 8010c30 <RegionEU868NextChannel+0xe0>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8010c26:	280c      	cmp	r0, #12
 8010c28:	d00f      	beq.n	8010c4a <RegionEU868NextChannel+0xfa>
    }
    return status;
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8010c2a:	4620      	mov	r0, r4
 8010c2c:	b017      	add	sp, #92	; 0x5c
 8010c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8010c30:	f89d 1057 	ldrb.w	r1, [sp, #87]	; 0x57
 8010c34:	3901      	subs	r1, #1
 8010c36:	f000 f94f 	bl	8010ed8 <randr>
 8010c3a:	f100 0358 	add.w	r3, r0, #88	; 0x58
 8010c3e:	eb0d 0003 	add.w	r0, sp, r3
 8010c42:	f810 3c14 	ldrb.w	r3, [r0, #-20]
 8010c46:	703b      	strb	r3, [r7, #0]
 8010c48:	e7ef      	b.n	8010c2a <RegionEU868NextChannel+0xda>
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8010c4a:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010c52:	681a      	ldr	r2, [r3, #0]
 8010c54:	f8b2 3480 	ldrh.w	r3, [r2, #1152]	; 0x480
 8010c58:	f043 0307 	orr.w	r3, r3, #7
 8010c5c:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
 8010c60:	e7e3      	b.n	8010c2a <RegionEU868NextChannel+0xda>

08010c62 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8010c62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c64:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8010c66:	2300      	movs	r3, #0
 8010c68:	f88d 3007 	strb.w	r3, [sp, #7]
    bool drInvalid = false;
    bool freqInvalid = false;
    uint8_t id = channelAdd->ChannelId;
 8010c6c:	7905      	ldrb	r5, [r0, #4]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8010c6e:	2d02      	cmp	r5, #2
 8010c70:	d94a      	bls.n	8010d08 <RegionEU868ChannelAdd+0xa6>
 8010c72:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8010c74:	2d0f      	cmp	r5, #15
 8010c76:	d849      	bhi.n	8010d0c <RegionEU868ChannelAdd+0xaa>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8010c78:	6803      	ldr	r3, [r0, #0]
 8010c7a:	7a18      	ldrb	r0, [r3, #8]
 8010c7c:	f340 0003 	sbfx	r0, r0, #0, #4
 8010c80:	2207      	movs	r2, #7
 8010c82:	2100      	movs	r1, #0
 8010c84:	b240      	sxtb	r0, r0
 8010c86:	f7fe fec5 	bl	800fa14 <RegionCommonValueInRange>
 8010c8a:	4606      	mov	r6, r0
    {
        drInvalid = true;
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8010c8c:	6823      	ldr	r3, [r4, #0]
 8010c8e:	7a1b      	ldrb	r3, [r3, #8]
 8010c90:	f343 1303 	sbfx	r3, r3, #4, #4
 8010c94:	2207      	movs	r2, #7
 8010c96:	2100      	movs	r1, #0
 8010c98:	b258      	sxtb	r0, r3
 8010c9a:	f7fe febb 	bl	800fa14 <RegionCommonValueInRange>
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d042      	beq.n	8010d28 <RegionEU868ChannelAdd+0xc6>
    {
        drInvalid = true;
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8010ca2:	6822      	ldr	r2, [r4, #0]
 8010ca4:	7a13      	ldrb	r3, [r2, #8]
 8010ca6:	f343 0103 	sbfx	r1, r3, #0, #4
 8010caa:	f343 1303 	sbfx	r3, r3, #4, #4
 8010cae:	b249      	sxtb	r1, r1
 8010cb0:	b25b      	sxtb	r3, r3
 8010cb2:	4299      	cmp	r1, r3
 8010cb4:	dc42      	bgt.n	8010d3c <RegionEU868ChannelAdd+0xda>
    }

    // Check frequency
    if( freqInvalid == false )
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8010cb6:	f10d 0107 	add.w	r1, sp, #7
 8010cba:	6810      	ldr	r0, [r2, #0]
 8010cbc:	f7ff fa65 	bl	801018a <VerifyRfFreq>
 8010cc0:	f080 0301 	eor.w	r3, r0, #1
 8010cc4:	b2db      	uxtb	r3, r3
            freqInvalid = true;
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8010cc6:	2e00      	cmp	r6, #0
 8010cc8:	d040      	beq.n	8010d4c <RegionEU868ChannelAdd+0xea>
    }
    if( drInvalid == true )
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
    }
    if( freqInvalid == true )
 8010cca:	bb13      	cbnz	r3, 8010d12 <RegionEU868ChannelAdd+0xb0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8010ccc:	f241 67f4 	movw	r7, #5876	; 0x16f4
 8010cd0:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8010cd4:	006e      	lsls	r6, r5, #1
 8010cd6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8010cda:	683b      	ldr	r3, [r7, #0]
 8010cdc:	220c      	movs	r2, #12
 8010cde:	6821      	ldr	r1, [r4, #0]
 8010ce0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010ce4:	f000 f91c 	bl	8010f20 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8010ce8:	683a      	ldr	r2, [r7, #0]
 8010cea:	442e      	add	r6, r5
 8010cec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010cf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8010cf4:	7273      	strb	r3, [r6, #9]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	40ab      	lsls	r3, r5
 8010cfa:	f8b2 1480 	ldrh.w	r1, [r2, #1152]	; 0x480
 8010cfe:	430b      	orrs	r3, r1
 8010d00:	f8a2 3480 	strh.w	r3, [r2, #1152]	; 0x480
    return LORAMAC_STATUS_OK;
 8010d04:	2000      	movs	r0, #0
 8010d06:	e002      	b.n	8010d0e <RegionEU868ChannelAdd+0xac>
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8010d08:	2006      	movs	r0, #6
 8010d0a:	e000      	b.n	8010d0e <RegionEU868ChannelAdd+0xac>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010d0c:	2003      	movs	r0, #3
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8010d0e:	b003      	add	sp, #12
 8010d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8010d12:	2004      	movs	r0, #4
 8010d14:	e7fb      	b.n	8010d0e <RegionEU868ChannelAdd+0xac>
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8010d16:	f10d 0107 	add.w	r1, sp, #7
 8010d1a:	6810      	ldr	r0, [r2, #0]
 8010d1c:	f7ff fa35 	bl	801018a <VerifyRfFreq>
 8010d20:	f080 0301 	eor.w	r3, r0, #1
 8010d24:	b2db      	uxtb	r3, r3
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8010d26:	e011      	b.n	8010d4c <RegionEU868ChannelAdd+0xea>
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8010d28:	6822      	ldr	r2, [r4, #0]
 8010d2a:	7a13      	ldrb	r3, [r2, #8]
 8010d2c:	f343 0103 	sbfx	r1, r3, #0, #4
 8010d30:	f343 1303 	sbfx	r3, r3, #4, #4
 8010d34:	b249      	sxtb	r1, r1
 8010d36:	b25b      	sxtb	r3, r3
 8010d38:	4299      	cmp	r1, r3
 8010d3a:	ddec      	ble.n	8010d16 <RegionEU868ChannelAdd+0xb4>
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8010d3c:	f10d 0107 	add.w	r1, sp, #7
 8010d40:	6810      	ldr	r0, [r2, #0]
 8010d42:	f7ff fa22 	bl	801018a <VerifyRfFreq>
 8010d46:	f080 0301 	eor.w	r3, r0, #1
 8010d4a:	b2db      	uxtb	r3, r3
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8010d4c:	1d58      	adds	r0, r3, #5
 8010d4e:	b2c0      	uxtb	r0, r0
 8010d50:	e7dd      	b.n	8010d0e <RegionEU868ChannelAdd+0xac>

08010d52 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8010d52:	7801      	ldrb	r1, [r0, #0]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8010d54:	2902      	cmp	r1, #2
 8010d56:	d801      	bhi.n	8010d5c <RegionEU868ChannelsRemove+0xa>
    {
        return false;
 8010d58:	2000      	movs	r0, #0

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
#else
    return false;
#endif /* REGION_EU868 */
}
 8010d5a:	4770      	bx	lr
{
 8010d5c:	b508      	push	{r3, lr}
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8010d5e:	f241 63f4 	movw	r3, #5876	; 0x16f4
 8010d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010d66:	6818      	ldr	r0, [r3, #0]
 8010d68:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8010d6c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8010d70:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010d74:	2200      	movs	r2, #0
 8010d76:	f840 200c 	str.w	r2, [r0, ip]
 8010d7a:	605a      	str	r2, [r3, #4]
 8010d7c:	609a      	str	r2, [r3, #8]
    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8010d7e:	2210      	movs	r2, #16
 8010d80:	f500 6090 	add.w	r0, r0, #1152	; 0x480
 8010d84:	f7fe fe4f 	bl	800fa26 <RegionCommonChanDisable>
}
 8010d88:	bd08      	pop	{r3, pc}

08010d8a <RegionEU868ApplyCFList>:
{
 8010d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d8e:	b086      	sub	sp, #24
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8010d90:	2350      	movs	r3, #80	; 0x50
 8010d92:	f88d 3014 	strb.w	r3, [sp, #20]
    if( applyCFList->Size != 16 )
 8010d96:	7903      	ldrb	r3, [r0, #4]
 8010d98:	2b10      	cmp	r3, #16
 8010d9a:	d133      	bne.n	8010e04 <RegionEU868ApplyCFList+0x7a>
 8010d9c:	4607      	mov	r7, r0
    if( applyCFList->Payload[15] != 0 )
 8010d9e:	6803      	ldr	r3, [r0, #0]
 8010da0:	7bdb      	ldrb	r3, [r3, #15]
 8010da2:	bb7b      	cbnz	r3, 8010e04 <RegionEU868ApplyCFList+0x7a>
 8010da4:	2500      	movs	r5, #0
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8010da6:	2403      	movs	r4, #3
            newChannel.Frequency = 0;
 8010da8:	462e      	mov	r6, r5
            newChannel.Frequency *= 100;
 8010daa:	f04f 0864 	mov.w	r8, #100	; 0x64
 8010dae:	e019      	b.n	8010de4 <RegionEU868ApplyCFList+0x5a>
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8010db0:	683a      	ldr	r2, [r7, #0]
 8010db2:	5d53      	ldrb	r3, [r2, r5]
 8010db4:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8010db6:	442a      	add	r2, r5
 8010db8:	7851      	ldrb	r1, [r2, #1]
 8010dba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8010dbe:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8010dc0:	7892      	ldrb	r2, [r2, #2]
 8010dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            newChannel.Frequency *= 100;
 8010dc6:	fb08 f303 	mul.w	r3, r8, r3
 8010dca:	9303      	str	r3, [sp, #12]
            newChannel.Rx1Frequency = 0;
 8010dcc:	9604      	str	r6, [sp, #16]
        if( newChannel.Frequency != 0 )
 8010dce:	b17b      	cbz	r3, 8010df0 <RegionEU868ApplyCFList+0x66>
            channelAdd.NewChannel = &newChannel;
 8010dd0:	ab03      	add	r3, sp, #12
 8010dd2:	9301      	str	r3, [sp, #4]
            channelAdd.ChannelId = chanIdx;
 8010dd4:	f88d 4008 	strb.w	r4, [sp, #8]
            RegionEU868ChannelAdd( &channelAdd );
 8010dd8:	a801      	add	r0, sp, #4
 8010dda:	f7ff ff42 	bl	8010c62 <RegionEU868ChannelAdd>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8010dde:	3401      	adds	r4, #1
 8010de0:	b2e4      	uxtb	r4, r4
 8010de2:	3503      	adds	r5, #3
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8010de4:	2c07      	cmp	r4, #7
 8010de6:	d9e3      	bls.n	8010db0 <RegionEU868ApplyCFList+0x26>
            newChannel.Frequency = 0;
 8010de8:	9603      	str	r6, [sp, #12]
            newChannel.DrRange.Value = 0;
 8010dea:	f88d 6014 	strb.w	r6, [sp, #20]
            newChannel.Rx1Frequency = 0;
 8010dee:	9604      	str	r6, [sp, #16]
            channelRemove.ChannelId = chanIdx;
 8010df0:	f88d 4000 	strb.w	r4, [sp]
            RegionEU868ChannelsRemove( &channelRemove );
 8010df4:	4668      	mov	r0, sp
 8010df6:	f7ff ffac 	bl	8010d52 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8010dfa:	3401      	adds	r4, #1
 8010dfc:	b2e4      	uxtb	r4, r4
 8010dfe:	3503      	adds	r5, #3
 8010e00:	2c10      	cmp	r4, #16
 8010e02:	d1ef      	bne.n	8010de4 <RegionEU868ApplyCFList+0x5a>
}
 8010e04:	b006      	add	sp, #24
 8010e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010e0a <RegionEU868NewChannelReq>:
{
 8010e0a:	b500      	push	{lr}
 8010e0c:	b085      	sub	sp, #20
    if( newChannelReq->NewChannel->Frequency == 0 )
 8010e0e:	6803      	ldr	r3, [r0, #0]
 8010e10:	681a      	ldr	r2, [r3, #0]
 8010e12:	b962      	cbnz	r2, 8010e2e <RegionEU868NewChannelReq+0x24>
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8010e14:	7903      	ldrb	r3, [r0, #4]
 8010e16:	f88d 3004 	strb.w	r3, [sp, #4]
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8010e1a:	a801      	add	r0, sp, #4
 8010e1c:	f7ff ff99 	bl	8010d52 <RegionEU868ChannelsRemove>
            status &= 0xFC;
 8010e20:	2800      	cmp	r0, #0
 8010e22:	bf14      	ite	ne
 8010e24:	2003      	movne	r0, #3
 8010e26:	2000      	moveq	r0, #0
}
 8010e28:	b005      	add	sp, #20
 8010e2a:	f85d fb04 	ldr.w	pc, [sp], #4
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8010e2e:	9302      	str	r3, [sp, #8]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8010e30:	7903      	ldrb	r3, [r0, #4]
 8010e32:	f88d 300c 	strb.w	r3, [sp, #12]
        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8010e36:	a802      	add	r0, sp, #8
 8010e38:	f7ff ff13 	bl	8010c62 <RegionEU868ChannelAdd>
 8010e3c:	2806      	cmp	r0, #6
 8010e3e:	d80b      	bhi.n	8010e58 <RegionEU868NewChannelReq+0x4e>
 8010e40:	e8df f000 	tbb	[pc, r0]
 8010e44:	0a0a0a0c 	.word	0x0a0a0a0c
 8010e48:	0604      	.short	0x0604
 8010e4a:	08          	.byte	0x08
 8010e4b:	00          	.byte	0x00
 8010e4c:	2002      	movs	r0, #2
 8010e4e:	e7eb      	b.n	8010e28 <RegionEU868NewChannelReq+0x1e>
                status &= 0xFD;
 8010e50:	2001      	movs	r0, #1
                break;
 8010e52:	e7e9      	b.n	8010e28 <RegionEU868NewChannelReq+0x1e>
                status &= 0xFC;
 8010e54:	2000      	movs	r0, #0
                break;
 8010e56:	e7e7      	b.n	8010e28 <RegionEU868NewChannelReq+0x1e>
                status &= 0xFC;
 8010e58:	2000      	movs	r0, #0
                break;
 8010e5a:	e7e5      	b.n	8010e28 <RegionEU868NewChannelReq+0x1e>
    uint8_t status = 0x03;
 8010e5c:	2003      	movs	r0, #3
 8010e5e:	e7e3      	b.n	8010e28 <RegionEU868NewChannelReq+0x1e>

08010e60 <RegionEU868SetContinuousWave>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8010e60:	b538      	push	{r3, r4, r5, lr}
 8010e62:	4604      	mov	r4, r0
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8010e64:	f241 63f0 	movw	r3, #5872	; 0x16f0
 8010e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010e6c:	681a      	ldr	r2, [r3, #0]
 8010e6e:	f241 65f4 	movw	r5, #5876	; 0x16f4
 8010e72:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8010e76:	6829      	ldr	r1, [r5, #0]
 8010e78:	7803      	ldrb	r3, [r0, #0]
 8010e7a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010e7e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8010e82:	7a4b      	ldrb	r3, [r1, #9]
 8010e84:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010e88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010e8c:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8010e90:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8010e94:	f7ff f92c 	bl	80100f0 <RegionCommonLimitTxPower>
    int8_t phyTxPower = 0;
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8010e98:	682a      	ldr	r2, [r5, #0]
 8010e9a:	7823      	ldrb	r3, [r4, #0]
 8010e9c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010ea0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8010ea4:	68a2      	ldr	r2, [r4, #8]
 8010ea6:	6861      	ldr	r1, [r4, #4]
 8010ea8:	f7ff f831 	bl	800ff0e <RegionCommonComputeTxPower>
 8010eac:	4601      	mov	r1, r0

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8010eae:	f245 23a0 	movw	r3, #21152	; 0x52a0
 8010eb2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010eb8:	89a2      	ldrh	r2, [r4, #12]
 8010eba:	4628      	mov	r0, r5
 8010ebc:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8010ebe:	bd38      	pop	{r3, r4, r5, pc}

08010ec0 <RegionEU868ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8010ec0:	1a88      	subs	r0, r1, r2

    if( datarate < 0 )
    {
        datarate = DR_0;
    }
    return datarate;
 8010ec2:	b240      	sxtb	r0, r0
 8010ec4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
#else
    return 0;
#endif /* REGION_EU868 */
}
 8010ec8:	b2c0      	uxtb	r0, r0
 8010eca:	4770      	bx	lr

08010ecc <srand1>:
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
}

void srand1( uint32_t seed )
{
    next = seed;
 8010ecc:	f240 1310 	movw	r3, #272	; 0x110
 8010ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010ed4:	6018      	str	r0, [r3, #0]
}
 8010ed6:	4770      	bx	lr

08010ed8 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8010ed8:	b500      	push	{lr}
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8010eda:	f240 1210 	movw	r2, #272	; 0x110
 8010ede:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8010ee2:	f644 6c6d 	movw	ip, #20077	; 0x4e6d
 8010ee6:	f2c4 1cc6 	movt	ip, #16838	; 0x41c6
 8010eea:	f243 0339 	movw	r3, #12345	; 0x3039
 8010eee:	f8d2 e000 	ldr.w	lr, [r2]
 8010ef2:	fb0c 330e 	mla	r3, ip, lr, r3
 8010ef6:	6013      	str	r3, [r2, #0]
 8010ef8:	2203      	movs	r2, #3
 8010efa:	fba2 c203 	umull	ip, r2, r2, r3
 8010efe:	eba3 0c02 	sub.w	ip, r3, r2
 8010f02:	eb02 025c 	add.w	r2, r2, ip, lsr #1
 8010f06:	0f92      	lsrs	r2, r2, #30
 8010f08:	ebc2 72c2 	rsb	r2, r2, r2, lsl #31
 8010f0c:	1a9b      	subs	r3, r3, r2
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8010f0e:	1a09      	subs	r1, r1, r0
 8010f10:	3101      	adds	r1, #1
 8010f12:	fb93 f2f1 	sdiv	r2, r3, r1
 8010f16:	fb01 3312 	mls	r3, r1, r2, r3
}
 8010f1a:	4418      	add	r0, r3
 8010f1c:	f85d fb04 	ldr.w	pc, [sp], #4

08010f20 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8010f20:	1e53      	subs	r3, r2, #1
 8010f22:	b29b      	uxth	r3, r3
 8010f24:	b142      	cbz	r2, 8010f38 <memcpy1+0x18>
 8010f26:	3801      	subs	r0, #1
 8010f28:	3301      	adds	r3, #1
 8010f2a:	18ca      	adds	r2, r1, r3
    {
        *dst++ = *src++;
 8010f2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f30:	f800 3f01 	strb.w	r3, [r0, #1]!
    while( size-- )
 8010f34:	4291      	cmp	r1, r2
 8010f36:	d1f9      	bne.n	8010f2c <memcpy1+0xc>
    }
}
 8010f38:	4770      	bx	lr

08010f3a <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    dst = dst + ( size - 1 );
    while( size-- )
 8010f3a:	1e53      	subs	r3, r2, #1
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	b142      	cbz	r2, 8010f52 <memcpyr+0x18>
 8010f40:	4410      	add	r0, r2
 8010f42:	3301      	adds	r3, #1
 8010f44:	18ca      	adds	r2, r1, r3
    {
        *dst-- = *src++;
 8010f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f4a:	f800 3d01 	strb.w	r3, [r0, #-1]!
    while( size-- )
 8010f4e:	4291      	cmp	r1, r2
 8010f50:	d1f9      	bne.n	8010f46 <memcpyr+0xc>
    }
}
 8010f52:	4770      	bx	lr

08010f54 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
    while( size-- )
 8010f54:	1e53      	subs	r3, r2, #1
 8010f56:	b29b      	uxth	r3, r3
 8010f58:	b12a      	cbz	r2, 8010f66 <memset1+0x12>
 8010f5a:	3301      	adds	r3, #1
 8010f5c:	4403      	add	r3, r0
    {
        *dst++ = value;
 8010f5e:	f800 1b01 	strb.w	r1, [r0], #1
    while( size-- )
 8010f62:	4298      	cmp	r0, r3
 8010f64:	d1fb      	bne.n	8010f5e <memset1+0xa>
    }
}
 8010f66:	4770      	bx	lr

08010f68 <Crc32>:
uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;

    if( buffer == NULL )
 8010f68:	b300      	cbz	r0, 8010fac <Crc32+0x44>
    {
        return 0;
    }

    for( uint16_t i = 0; i < length; ++i )
 8010f6a:	b309      	cbz	r1, 8010fb0 <Crc32+0x48>
{
 8010f6c:	b510      	push	{r4, lr}
 8010f6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8010f72:	3901      	subs	r1, #1
 8010f74:	fa10 fe81 	uxtah	lr, r0, r1
    uint32_t crc = 0xFFFFFFFF;
 8010f78:	f04f 31ff 	mov.w	r1, #4294967295
    {
        crc ^= ( uint32_t )buffer[i];
 8010f7c:	2408      	movs	r4, #8
        for( uint16_t i = 0; i < 8; i++ )
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8010f7e:	f248 3020 	movw	r0, #33568	; 0x8320
 8010f82:	f6ce 50b8 	movt	r0, #60856	; 0xedb8
 8010f86:	e001      	b.n	8010f8c <Crc32+0x24>
    for( uint16_t i = 0; i < length; ++i )
 8010f88:	45f4      	cmp	ip, lr
 8010f8a:	d00d      	beq.n	8010fa8 <Crc32+0x40>
        crc ^= ( uint32_t )buffer[i];
 8010f8c:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8010f90:	4059      	eors	r1, r3
 8010f92:	4623      	mov	r3, r4
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8010f94:	f341 0200 	sbfx	r2, r1, #0, #1
 8010f98:	4002      	ands	r2, r0
 8010f9a:	ea82 0151 	eor.w	r1, r2, r1, lsr #1
        for( uint16_t i = 0; i < 8; i++ )
 8010f9e:	3b01      	subs	r3, #1
 8010fa0:	b29b      	uxth	r3, r3
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d1f6      	bne.n	8010f94 <Crc32+0x2c>
 8010fa6:	e7ef      	b.n	8010f88 <Crc32+0x20>
        }
    }

    return ~crc;
 8010fa8:	43c8      	mvns	r0, r1
}
 8010faa:	bd10      	pop	{r4, pc}
        return 0;
 8010fac:	2000      	movs	r0, #0
 8010fae:	4770      	bx	lr
    uint32_t crc = 0xFFFFFFFF;
 8010fb0:	f04f 31ff 	mov.w	r1, #4294967295
    return ~crc;
 8010fb4:	43c8      	mvns	r0, r1
}
 8010fb6:	4770      	bx	lr

08010fb8 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 8010fb8:	2001      	movs	r0, #1
 8010fba:	4770      	bx	lr

08010fbc <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8010fbc:	b570      	push	{r4, r5, r6, lr}
 8010fbe:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8010fc2:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8010fc6:	f89d 6018 	ldrb.w	r6, [sp, #24]
 8010fca:	f89d c01c 	ldrb.w	ip, [sp, #28]
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8010fce:	b148      	cbz	r0, 8010fe4 <RadioTimeOnAir+0x28>
 8010fd0:	4686      	mov	lr, r0
 8010fd2:	2801      	cmp	r0, #1
 8010fd4:	d015      	beq.n	8011002 <RadioTimeOnAir+0x46>
 8010fd6:	2201      	movs	r2, #1
 8010fd8:	2300      	movs	r3, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8010fda:	1898      	adds	r0, r3, r2
 8010fdc:	3801      	subs	r0, #1
 8010fde:	fbb0 f0f2 	udiv	r0, r0, r2
}
 8010fe2:	bd70      	pop	{r4, r5, r6, pc}
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8010fe4:	f085 0501 	eor.w	r5, r5, #1
    return ( preambleLen << 3 ) +
 8010fe8:	00e3      	lsls	r3, r4, #3
 8010fea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8010fee:	3318      	adds	r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8010ff0:	eb06 0c4c 	add.w	ip, r6, ip, lsl #1
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8010ff4:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8010ff8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8010ffc:	fb01 f303 	mul.w	r3, r1, r3
        break;
 8011000:	e7eb      	b.n	8010fda <RadioTimeOnAir+0x1e>
    int32_t crDenom           = coderate + 4;
 8011002:	3304      	adds	r3, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8011004:	1f50      	subs	r0, r2, #5
 8011006:	2801      	cmp	r0, #1
 8011008:	d939      	bls.n	801107e <RadioTimeOnAir+0xc2>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801100a:	2900      	cmp	r1, #0
 801100c:	d13b      	bne.n	8011086 <RadioTimeOnAir+0xca>
 801100e:	f1a2 000b 	sub.w	r0, r2, #11
 8011012:	2801      	cmp	r0, #1
 8011014:	bf8c      	ite	hi
 8011016:	2000      	movhi	r0, #0
 8011018:	2001      	movls	r0, #1
                            ( 4 * datarate ) +
 801101a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
                            ( crcOn ? 16 : 0 ) -
 801101e:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8011022:	eb0c 0cc6 	add.w	ip, ip, r6, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8011026:	ebac 0c82 	sub.w	ip, ip, r2, lsl #2
                            ( fixLen ? 0 : 20 );
 801102a:	2d00      	cmp	r5, #0
 801102c:	bf14      	ite	ne
 801102e:	2600      	movne	r6, #0
 8011030:	2614      	moveq	r6, #20
                            ( 4 * datarate ) +
 8011032:	4466      	add	r6, ip
    if( datarate <= 6 )
 8011034:	2a06      	cmp	r2, #6
 8011036:	d858      	bhi.n	80110ea <RadioTimeOnAir+0x12e>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8011038:	2e00      	cmp	r6, #0
 801103a:	bfac      	ite	ge
 801103c:	eb0e 0006 	addge.w	r0, lr, r6
 8011040:	f10e 0000 	addlt.w	r0, lr, #0
 8011044:	3801      	subs	r0, #1
 8011046:	fb90 f0fe 	sdiv	r0, r0, lr
 801104a:	fb03 4300 	mla	r3, r3, r0, r4
        intermediate += 2;
 801104e:	330e      	adds	r3, #14
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8011050:	009b      	lsls	r3, r3, #2
 8011052:	3301      	adds	r3, #1
 8011054:	3a02      	subs	r2, #2
 8011056:	4093      	lsls	r3, r2
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8011058:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801105c:	fb02 f303 	mul.w	r3, r2, r3
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8011060:	f245 229c 	movw	r2, #21148	; 0x529c
 8011064:	f6c0 0201 	movt	r2, #2049	; 0x801
    switch( bw )
 8011068:	5c52      	ldrb	r2, [r2, r1]
 801106a:	2a0a      	cmp	r2, #10
 801106c:	d839      	bhi.n	80110e2 <RadioTimeOnAir+0x126>
 801106e:	e8df f002 	tbb	[pc, r2]
 8011072:	1a14      	.short	0x1a14
 8011074:	2e292620 	.word	0x2e292620
 8011078:	1d173833 	.word	0x1d173833
 801107c:	23          	.byte	0x23
 801107d:	00          	.byte	0x00
        if( preambleLen < 12 )
 801107e:	2c0c      	cmp	r4, #12
 8011080:	bf38      	it	cc
 8011082:	240c      	movcc	r4, #12
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8011084:	b129      	cbz	r1, 8011092 <RadioTimeOnAir+0xd6>
 8011086:	2901      	cmp	r1, #1
 8011088:	d105      	bne.n	8011096 <RadioTimeOnAir+0xda>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801108a:	2a0c      	cmp	r2, #12
 801108c:	d040      	beq.n	8011110 <RadioTimeOnAir+0x154>
    bool    lowDatareOptimize = false;
 801108e:	2000      	movs	r0, #0
 8011090:	e7c3      	b.n	801101a <RadioTimeOnAir+0x5e>
 8011092:	2000      	movs	r0, #0
 8011094:	e7c1      	b.n	801101a <RadioTimeOnAir+0x5e>
 8011096:	2000      	movs	r0, #0
 8011098:	e7bf      	b.n	801101a <RadioTimeOnAir+0x5e>
    switch( bw )
 801109a:	f641 6284 	movw	r2, #7812	; 0x1e84
 801109e:	e79c      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 10417UL;
 80110a0:	f642 02b1 	movw	r2, #10417	; 0x28b1
        break;
 80110a4:	e799      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 15625UL;
 80110a6:	f643 5209 	movw	r2, #15625	; 0x3d09
        break;
 80110aa:	e796      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 20833UL;
 80110ac:	f245 1261 	movw	r2, #20833	; 0x5161
        break;
 80110b0:	e793      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 31250UL;
 80110b2:	f647 2212 	movw	r2, #31250	; 0x7a12
        break;
 80110b6:	e790      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 41667UL;
 80110b8:	f24a 22c3 	movw	r2, #41667	; 0xa2c3
        break;
 80110bc:	e78d      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 62500UL;
 80110be:	f24f 4224 	movw	r2, #62500	; 0xf424
        break;
 80110c2:	e78a      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 125000UL;
 80110c4:	f64e 0248 	movw	r2, #59464	; 0xe848
 80110c8:	f2c0 0201 	movt	r2, #1
        break;
 80110cc:	e785      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 250000UL;
 80110ce:	f24d 0290 	movw	r2, #53392	; 0xd090
 80110d2:	f2c0 0203 	movt	r2, #3
        break;
 80110d6:	e780      	b.n	8010fda <RadioTimeOnAir+0x1e>
        bandwidthInHz = 500000UL;
 80110d8:	f24a 1220 	movw	r2, #41248	; 0xa120
 80110dc:	f2c0 0207 	movt	r2, #7
        break;
 80110e0:	e77b      	b.n	8010fda <RadioTimeOnAir+0x1e>
    uint32_t bandwidthInHz = 0;
 80110e2:	2200      	movs	r2, #0
 80110e4:	e779      	b.n	8010fda <RadioTimeOnAir+0x1e>
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80110e6:	4666      	mov	r6, ip
        lowDatareOptimize = true;
 80110e8:	4628      	mov	r0, r5
        ceilNumerator += 8;
 80110ea:	3608      	adds	r6, #8
        if( lowDatareOptimize == true )
 80110ec:	b118      	cbz	r0, 80110f6 <RadioTimeOnAir+0x13a>
            ceilDenominator = 4 * ( datarate - 2 );
 80110ee:	f1a2 0e02 	sub.w	lr, r2, #2
 80110f2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80110f6:	2e00      	cmp	r6, #0
 80110f8:	bfac      	ite	ge
 80110fa:	eb0e 0006 	addge.w	r0, lr, r6
 80110fe:	f10e 0000 	addlt.w	r0, lr, #0
 8011102:	3801      	subs	r0, #1
 8011104:	fb90 f0fe 	sdiv	r0, r0, lr
 8011108:	fb03 4300 	mla	r3, r3, r0, r4
    int32_t intermediate =
 801110c:	330c      	adds	r3, #12
    if( datarate <= 6 )
 801110e:	e79f      	b.n	8011050 <RadioTimeOnAir+0x94>
                            ( 4 * datarate ) +
 8011110:	ea4f 0e82 	mov.w	lr, r2, lsl #2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8011114:	00f6      	lsls	r6, r6, #3
 8011116:	eb06 160c 	add.w	r6, r6, ip, lsl #4
                            ( crcOn ? 16 : 0 ) -
 801111a:	eba6 0c82 	sub.w	ip, r6, r2, lsl #2
                            ( fixLen ? 0 : 20 );
 801111e:	2d00      	cmp	r5, #0
 8011120:	d1e1      	bne.n	80110e6 <RadioTimeOnAir+0x12a>
        lowDatareOptimize = true;
 8011122:	2001      	movs	r0, #1
                            ( fixLen ? 0 : 20 );
 8011124:	2614      	movs	r6, #20
 8011126:	e784      	b.n	8011032 <RadioTimeOnAir+0x76>

08011128 <RadioOnTxTimeoutIrq>:
{
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
}

static void RadioOnTxTimeoutIrq( void *context )
{
 8011128:	b508      	push	{r3, lr}

static void RadioOnTxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801112a:	f241 73f8 	movw	r3, #6136	; 0x17f8
 801112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	b113      	cbz	r3, 801113c <RadioOnTxTimeoutIrq+0x14>
 8011136:	685b      	ldr	r3, [r3, #4]
 8011138:	b103      	cbz	r3, 801113c <RadioOnTxTimeoutIrq+0x14>
    {
        RadioEvents->TxTimeout( );
 801113a:	4798      	blx	r3
}
 801113c:	bd08      	pop	{r3, pc}

0801113e <RadioOnRxTimeoutIrq>:
{
 801113e:	b508      	push	{r3, lr}

static void RadioOnRxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8011140:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8011144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	b113      	cbz	r3, 8011152 <RadioOnRxTimeoutIrq+0x14>
 801114c:	68db      	ldr	r3, [r3, #12]
 801114e:	b103      	cbz	r3, 8011152 <RadioOnRxTimeoutIrq+0x14>
    {
        RadioEvents->RxTimeout( );
 8011150:	4798      	blx	r3
}
 8011152:	bd08      	pop	{r3, pc}

08011154 <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 8011154:	2001      	movs	r0, #1
 8011156:	4770      	bx	lr

08011158 <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8011158:	2001      	movs	r0, #1
 801115a:	4770      	bx	lr

0801115c <RadioSetMaxPayloadLength>:
{
 801115c:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 801115e:	2801      	cmp	r0, #1
 8011160:	d007      	beq.n	8011172 <RadioSetMaxPayloadLength+0x16>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8011162:	f641 0314 	movw	r3, #6164	; 0x1814
 8011166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801116a:	7d5b      	ldrb	r3, [r3, #21]
 801116c:	2b01      	cmp	r3, #1
 801116e:	d00e      	beq.n	801118e <RadioSetMaxPayloadLength+0x32>
}
 8011170:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8011172:	f240 1314 	movw	r3, #276	; 0x114
 8011176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801117a:	7019      	strb	r1, [r3, #0]
 801117c:	f641 0014 	movw	r0, #6164	; 0x1814
 8011180:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011184:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011186:	300e      	adds	r0, #14
 8011188:	f001 ff42 	bl	8013010 <SUBGRF_SetPacketParams>
 801118c:	e7f0      	b.n	8011170 <RadioSetMaxPayloadLength+0x14>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801118e:	f240 1314 	movw	r3, #276	; 0x114
 8011192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011196:	7019      	strb	r1, [r3, #0]
 8011198:	f641 0014 	movw	r0, #6164	; 0x1814
 801119c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80111a0:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80111a2:	300e      	adds	r0, #14
 80111a4:	f001 ff34 	bl	8013010 <SUBGRF_SetPacketParams>
}
 80111a8:	e7e2      	b.n	8011170 <RadioSetMaxPayloadLength+0x14>

080111aa <RadioRead>:
{
 80111aa:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 80111ac:	f001 fb03 	bl	80127b6 <SUBGRF_ReadRegister>
}
 80111b0:	bd08      	pop	{r3, pc}

080111b2 <RadioWrite>:
{
 80111b2:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 80111b4:	f001 faee 	bl	8012794 <SUBGRF_WriteRegister>
}
 80111b8:	bd08      	pop	{r3, pc}

080111ba <RadioTxCw>:
{
 80111ba:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80111bc:	f002 f85e 	bl	801327c <SUBGRF_SetRfTxPower>
 80111c0:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80111c2:	210e      	movs	r1, #14
 80111c4:	f640 101f 	movw	r0, #2335	; 0x91f
 80111c8:	f001 fae4 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 80111cc:	2101      	movs	r1, #1
 80111ce:	4620      	mov	r0, r4
 80111d0:	f002 f83f 	bl	8013252 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80111d4:	f001 fca7 	bl	8012b26 <SUBGRF_SetTxContinuousWave>
}
 80111d8:	bd10      	pop	{r4, pc}

080111da <RadioSetRxDutyCycle>:
{
 80111da:	b570      	push	{r4, r5, r6, lr}
 80111dc:	4604      	mov	r4, r0
 80111de:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 80111e0:	f641 0614 	movw	r6, #6164	; 0x1814
 80111e4:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80111e8:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 80111ec:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80111ee:	2300      	movs	r3, #0
 80111f0:	461a      	mov	r2, r3
 80111f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80111f6:	4608      	mov	r0, r1
 80111f8:	f001 fd3c 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80111fc:	2100      	movs	r1, #0
 80111fe:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8011202:	f002 f826 	bl	8013252 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8011206:	4629      	mov	r1, r5
 8011208:	4620      	mov	r0, r4
 801120a:	f001 fc5f 	bl	8012acc <SUBGRF_SetRxDutyCycle>
}
 801120e:	bd70      	pop	{r4, r5, r6, pc}

08011210 <RadioRxBoosted>:
{
 8011210:	b538      	push	{r3, r4, r5, lr}
 8011212:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8011214:	f002 f91a 	bl	801344c <RFW_Is_Init>
 8011218:	2801      	cmp	r0, #1
 801121a:	d018      	beq.n	801124e <RadioRxBoosted+0x3e>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801121c:	2300      	movs	r3, #0
 801121e:	461a      	mov	r2, r3
 8011220:	f240 2162 	movw	r1, #610	; 0x262
 8011224:	4608      	mov	r0, r1
 8011226:	f001 fd25 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 801122a:	b99c      	cbnz	r4, 8011254 <RadioRxBoosted+0x44>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801122c:	f641 0414 	movw	r4, #6164	; 0x1814
 8011230:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011234:	2100      	movs	r1, #0
 8011236:	65a1      	str	r1, [r4, #88]	; 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8011238:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 801123c:	f002 f809 	bl	8013252 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8011240:	7863      	ldrb	r3, [r4, #1]
 8011242:	b19b      	cbz	r3, 801126c <RadioRxBoosted+0x5c>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8011244:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8011248:	f001 fc23 	bl	8012a92 <SUBGRF_SetRxBoosted>
}
 801124c:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 801124e:	f002 f905 	bl	801345c <RFW_ReceiveInit>
 8011252:	e7ea      	b.n	801122a <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8011254:	f241 75fc 	movw	r5, #6140	; 0x17fc
 8011258:	f2c2 0500 	movt	r5, #8192	; 0x2000
 801125c:	4621      	mov	r1, r4
 801125e:	4628      	mov	r0, r5
 8011260:	f002 fe69 	bl	8013f36 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8011264:	4628      	mov	r0, r5
 8011266:	f002 fe16 	bl	8013e96 <UTIL_TIMER_Start>
 801126a:	e7df      	b.n	801122c <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801126c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011270:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011274:	6898      	ldr	r0, [r3, #8]
 8011276:	0180      	lsls	r0, r0, #6
 8011278:	f001 fc0b 	bl	8012a92 <SUBGRF_SetRxBoosted>
}
 801127c:	e7e6      	b.n	801124c <RadioRxBoosted+0x3c>

0801127e <RadioStandby>:
{
 801127e:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8011280:	2000      	movs	r0, #0
 8011282:	f001 fb81 	bl	8012988 <SUBGRF_SetStandby>
}
 8011286:	bd08      	pop	{r3, pc}

08011288 <RadioGetStatus>:
{
 8011288:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 801128a:	f001 fa7d 	bl	8012788 <SUBGRF_GetOperatingMode>
 801128e:	2805      	cmp	r0, #5
 8011290:	d007      	beq.n	80112a2 <RadioGetStatus+0x1a>
 8011292:	2807      	cmp	r0, #7
 8011294:	d007      	beq.n	80112a6 <RadioGetStatus+0x1e>
 8011296:	2804      	cmp	r0, #4
 8011298:	bf14      	ite	ne
 801129a:	2000      	movne	r0, #0
 801129c:	2001      	moveq	r0, #1
 801129e:	0040      	lsls	r0, r0, #1
}
 80112a0:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 80112a2:	2001      	movs	r0, #1
 80112a4:	e7fc      	b.n	80112a0 <RadioGetStatus+0x18>
            return RF_CAD;
 80112a6:	2003      	movs	r0, #3
 80112a8:	e7fa      	b.n	80112a0 <RadioGetStatus+0x18>

080112aa <RadioGetWakeupTime>:
{
 80112aa:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80112ac:	f001 fffb 	bl	80132a6 <SUBGRF_GetRadioWakeUpTime>
}
 80112b0:	3003      	adds	r0, #3
 80112b2:	bd08      	pop	{r3, pc}

080112b4 <RadioReadRegisters>:
{
 80112b4:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 80112b6:	f001 fb05 	bl	80128c4 <SUBGRF_ReadRegisters>
}
 80112ba:	bd08      	pop	{r3, pc}

080112bc <RadioWriteRegisters>:
{
 80112bc:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 80112be:	f001 faba 	bl	8012836 <SUBGRF_WriteRegisters>
}
 80112c2:	bd08      	pop	{r3, pc}

080112c4 <RadioRssi>:
{
 80112c4:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 80112c6:	f001 ff36 	bl	8013136 <SUBGRF_GetRssiInst>
}
 80112ca:	b200      	sxth	r0, r0
 80112cc:	bd08      	pop	{r3, pc}

080112ce <RadioSetTxContinuousWave>:
{
 80112ce:	b538      	push	{r3, r4, r5, lr}
 80112d0:	460c      	mov	r4, r1
 80112d2:	4615      	mov	r5, r2
    SUBGRF_SetRfFrequency( freq );
 80112d4:	f001 fd41 	bl	8012d5a <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 80112d8:	4620      	mov	r0, r4
 80112da:	f001 ffcf 	bl	801327c <SUBGRF_SetRfTxPower>
 80112de:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80112e0:	210e      	movs	r1, #14
 80112e2:	f640 101f 	movw	r0, #2335	; 0x91f
 80112e6:	f001 fa55 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 80112ea:	2101      	movs	r1, #1
 80112ec:	4620      	mov	r0, r4
 80112ee:	f001 ffb0 	bl	8013252 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80112f2:	f001 fc18 	bl	8012b26 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80112f6:	f641 0470 	movw	r4, #6256	; 0x1870
 80112fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80112fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8011302:	fb05 f101 	mul.w	r1, r5, r1
 8011306:	4620      	mov	r0, r4
 8011308:	f002 fe15 	bl	8013f36 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801130c:	4620      	mov	r0, r4
 801130e:	f002 fdc2 	bl	8013e96 <UTIL_TIMER_Start>
}
 8011312:	bd38      	pop	{r3, r4, r5, pc}

08011314 <RadioSetChannel>:
{
 8011314:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8011316:	f001 fd20 	bl	8012d5a <SUBGRF_SetRfFrequency>
}
 801131a:	bd08      	pop	{r3, pc}

0801131c <RadioStartCad>:
{
 801131c:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801131e:	f641 0314 	movw	r3, #6164	; 0x1814
 8011322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011326:	2100      	movs	r1, #0
 8011328:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 801132c:	f001 ff91 	bl	8013252 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8011330:	2300      	movs	r3, #0
 8011332:	461a      	mov	r2, r3
 8011334:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8011338:	4608      	mov	r0, r1
 801133a:	f001 fc9b 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801133e:	f001 fbe5 	bl	8012b0c <SUBGRF_SetCad>
}
 8011342:	bd08      	pop	{r3, pc}

08011344 <RadioRx>:
{
 8011344:	b538      	push	{r3, r4, r5, lr}
 8011346:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8011348:	f002 f880 	bl	801344c <RFW_Is_Init>
 801134c:	2801      	cmp	r0, #1
 801134e:	d018      	beq.n	8011382 <RadioRx+0x3e>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8011350:	2300      	movs	r3, #0
 8011352:	461a      	mov	r2, r3
 8011354:	f240 2162 	movw	r1, #610	; 0x262
 8011358:	4608      	mov	r0, r1
 801135a:	f001 fc8b 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 801135e:	b99c      	cbnz	r4, 8011388 <RadioRx+0x44>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8011360:	f641 0414 	movw	r4, #6164	; 0x1814
 8011364:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011368:	2100      	movs	r1, #0
 801136a:	65a1      	str	r1, [r4, #88]	; 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801136c:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8011370:	f001 ff6f 	bl	8013252 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8011374:	7863      	ldrb	r3, [r4, #1]
 8011376:	b19b      	cbz	r3, 80113a0 <RadioRx+0x5c>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8011378:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801137c:	f001 fb3c 	bl	80129f8 <SUBGRF_SetRx>
}
 8011380:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 8011382:	f002 f86b 	bl	801345c <RFW_ReceiveInit>
 8011386:	e7ea      	b.n	801135e <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8011388:	f241 75fc 	movw	r5, #6140	; 0x17fc
 801138c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011390:	4621      	mov	r1, r4
 8011392:	4628      	mov	r0, r5
 8011394:	f002 fdcf 	bl	8013f36 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8011398:	4628      	mov	r0, r5
 801139a:	f002 fd7c 	bl	8013e96 <UTIL_TIMER_Start>
 801139e:	e7df      	b.n	8011360 <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80113a0:	f641 0314 	movw	r3, #6164	; 0x1814
 80113a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80113a8:	6898      	ldr	r0, [r3, #8]
 80113aa:	0180      	lsls	r0, r0, #6
 80113ac:	f001 fb24 	bl	80129f8 <SUBGRF_SetRx>
}
 80113b0:	e7e6      	b.n	8011380 <RadioRx+0x3c>

080113b2 <RadioSleep>:
{
 80113b2:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 80113b4:	f04f 0004 	mov.w	r0, #4
 80113b8:	f001 facb 	bl	8012952 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 80113bc:	2002      	movs	r0, #2
 80113be:	f7f0 ff49 	bl	8002254 <HAL_Delay>
}
 80113c2:	bd08      	pop	{r3, pc}

080113c4 <RadioRandom>:
{
 80113c4:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80113c6:	2300      	movs	r3, #0
 80113c8:	461a      	mov	r2, r3
 80113ca:	4619      	mov	r1, r3
 80113cc:	4618      	mov	r0, r3
 80113ce:	f001 fc51 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 80113d2:	f001 fb29 	bl	8012a28 <SUBGRF_GetRandom>
}
 80113d6:	bd08      	pop	{r3, pc}

080113d8 <RadioSetModem>:
{
 80113d8:	b510      	push	{r4, lr}
 80113da:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 80113dc:	f641 0314 	movw	r3, #6164	; 0x1814
 80113e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80113e4:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 80113e6:	f002 f83e 	bl	8013466 <RFW_SetRadioModem>
    switch( modem )
 80113ea:	2c05      	cmp	r4, #5
 80113ec:	d804      	bhi.n	80113f8 <RadioSetModem+0x20>
 80113ee:	e8df f004 	tbb	[pc, r4]
 80113f2:	170d      	.short	0x170d
 80113f4:	3e342a03 	.word	0x3e342a03
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80113f8:	2003      	movs	r0, #3
 80113fa:	f001 fcdc 	bl	8012db6 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 80113fe:	f641 0314 	movw	r3, #6164	; 0x1814
 8011402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011406:	2200      	movs	r2, #0
 8011408:	735a      	strb	r2, [r3, #13]
}
 801140a:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801140c:	2000      	movs	r0, #0
 801140e:	f001 fcd2 	bl	8012db6 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8011412:	f641 0314 	movw	r3, #6164	; 0x1814
 8011416:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801141a:	2200      	movs	r2, #0
 801141c:	735a      	strb	r2, [r3, #13]
        break;
 801141e:	e7f4      	b.n	801140a <RadioSetModem+0x32>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8011420:	2001      	movs	r0, #1
 8011422:	f001 fcc8 	bl	8012db6 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8011426:	f641 0314 	movw	r3, #6164	; 0x1814
 801142a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801142e:	7b18      	ldrb	r0, [r3, #12]
 8011430:	7b5b      	ldrb	r3, [r3, #13]
 8011432:	4283      	cmp	r3, r0
 8011434:	d0e9      	beq.n	801140a <RadioSetModem+0x32>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8011436:	f641 0314 	movw	r3, #6164	; 0x1814
 801143a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801143e:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8011440:	f000 fb33 	bl	8011aaa <RadioSetPublicNetwork>
 8011444:	e7e1      	b.n	801140a <RadioSetModem+0x32>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8011446:	2002      	movs	r0, #2
 8011448:	f001 fcb5 	bl	8012db6 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 801144c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011454:	2200      	movs	r2, #0
 8011456:	735a      	strb	r2, [r3, #13]
        break;
 8011458:	e7d7      	b.n	801140a <RadioSetModem+0x32>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801145a:	2002      	movs	r0, #2
 801145c:	f001 fcab 	bl	8012db6 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8011460:	f641 0314 	movw	r3, #6164	; 0x1814
 8011464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011468:	2200      	movs	r2, #0
 801146a:	735a      	strb	r2, [r3, #13]
        break;
 801146c:	e7cd      	b.n	801140a <RadioSetModem+0x32>
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801146e:	2000      	movs	r0, #0
 8011470:	f001 fca1 	bl	8012db6 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8011474:	f641 0314 	movw	r3, #6164	; 0x1814
 8011478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801147c:	2200      	movs	r2, #0
 801147e:	735a      	strb	r2, [r3, #13]
}
 8011480:	e7c3      	b.n	801140a <RadioSetModem+0x32>

08011482 <RadioSetTxGenericConfig>:
{
 8011482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011486:	b086      	sub	sp, #24
 8011488:	4605      	mov	r5, r0
 801148a:	460c      	mov	r4, r1
 801148c:	4617      	mov	r7, r2
 801148e:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 8011490:	2100      	movs	r1, #0
 8011492:	9104      	str	r1, [sp, #16]
 8011494:	9105      	str	r1, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8011496:	f001 ffd8 	bl	801344a <RFW_DeInit>
    switch( modem )
 801149a:	2d03      	cmp	r5, #3
 801149c:	f200 818e 	bhi.w	80117bc <RadioSetTxGenericConfig+0x33a>
 80114a0:	e8df f015 	tbh	[pc, r5, lsl #1]
 80114a4:	01070092 	.word	0x01070092
 80114a8:	00040175 	.word	0x00040175
        if( config->msk.SyncWordLength > 8 )
 80114ac:	7ca2      	ldrb	r2, [r4, #18]
 80114ae:	2a08      	cmp	r2, #8
 80114b0:	f200 8194 	bhi.w	80117dc <RadioSetTxGenericConfig+0x35a>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 80114b4:	68a1      	ldr	r1, [r4, #8]
 80114b6:	a804      	add	r0, sp, #16
 80114b8:	f002 f841 	bl	801353e <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 80114bc:	6823      	ldr	r3, [r4, #0]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	f000 818f 	beq.w	80117e2 <RadioSetTxGenericConfig+0x360>
        else if( config->msk.BitRate <= 10000 )
 80114c4:	f242 7210 	movw	r2, #10000	; 0x2710
 80114c8:	4293      	cmp	r3, r2
 80114ca:	d82c      	bhi.n	8011526 <RadioSetTxGenericConfig+0xa4>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 80114cc:	f641 0314 	movw	r3, #6164	; 0x1814
 80114d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80114d4:	2203      	movs	r2, #3
 80114d6:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80114d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80114dc:	6822      	ldr	r2, [r4, #0]
 80114de:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80114e0:	7ce2      	ldrb	r2, [r4, #19]
 80114e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            radio_modem = MODEM_MSK;
 80114e6:	2502      	movs	r5, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 80114e8:	f641 0314 	movw	r3, #6164	; 0x1814
 80114ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80114f0:	6862      	ldr	r2, [r4, #4]
 80114f2:	00d2      	lsls	r2, r2, #3
 80114f4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 80114f6:	2204      	movs	r2, #4
 80114f8:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 80114fa:	7ca2      	ldrb	r2, [r4, #18]
 80114fc:	00d2      	lsls	r2, r2, #3
 80114fe:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8011500:	2200      	movs	r2, #0
 8011502:	751a      	strb	r2, [r3, #20]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8011504:	7da3      	ldrb	r3, [r4, #22]
 8011506:	2b02      	cmp	r3, #2
 8011508:	d01e      	beq.n	8011548 <RadioSetTxGenericConfig+0xc6>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801150a:	7d23      	ldrb	r3, [r4, #20]
 801150c:	2b02      	cmp	r3, #2
 801150e:	d01b      	beq.n	8011548 <RadioSetTxGenericConfig+0xc6>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8011510:	7d62      	ldrb	r2, [r4, #21]
 8011512:	f641 0314 	movw	r3, #6164	; 0x1814
 8011516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801151a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801151c:	7da2      	ldrb	r2, [r4, #22]
 801151e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8011520:	7d22      	ldrb	r2, [r4, #20]
 8011522:	755a      	strb	r2, [r3, #21]
 8011524:	e032      	b.n	801158c <RadioSetTxGenericConfig+0x10a>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8011526:	f641 0314 	movw	r3, #6164	; 0x1814
 801152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801152e:	2500      	movs	r5, #0
 8011530:	739d      	strb	r5, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8011532:	f883 5038 	strb.w	r5, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8011536:	6822      	ldr	r2, [r4, #0]
 8011538:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801153a:	7ce2      	ldrb	r2, [r4, #19]
 801153c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8011540:	6822      	ldr	r2, [r4, #0]
 8011542:	0892      	lsrs	r2, r2, #2
 8011544:	641a      	str	r2, [r3, #64]	; 0x40
 8011546:	e7cf      	b.n	80114e8 <RadioSetTxGenericConfig+0x66>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8011548:	7d62      	ldrb	r2, [r4, #21]
 801154a:	f102 030f 	add.w	r3, r2, #15
 801154e:	b2db      	uxtb	r3, r3
 8011550:	2b01      	cmp	r3, #1
 8011552:	d901      	bls.n	8011558 <RadioSetTxGenericConfig+0xd6>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8011554:	2a01      	cmp	r2, #1
 8011556:	d134      	bne.n	80115c2 <RadioSetTxGenericConfig+0x140>
            ConfigGeneric.TxConfig = config;
 8011558:	9401      	str	r4, [sp, #4]
            ConfigGeneric.rtx = CONFIG_TX;
 801155a:	2301      	movs	r3, #1
 801155c:	f88d 300c 	strb.w	r3, [sp, #12]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8011560:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8011564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011568:	f641 0270 	movw	r2, #6256	; 0x1870
 801156c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8011570:	6819      	ldr	r1, [r3, #0]
 8011572:	a801      	add	r0, sp, #4
 8011574:	f001 ff66 	bl	8013444 <RFW_Init>
 8011578:	bb18      	cbnz	r0, 80115c2 <RadioSetTxGenericConfig+0x140>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801157a:	f641 0314 	movw	r3, #6164	; 0x1814
 801157e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011582:	2200      	movs	r2, #0
 8011584:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8011586:	2101      	movs	r1, #1
 8011588:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801158a:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801158c:	f7ff fe77 	bl	801127e <RadioStandby>
        RadioSetModem( radio_modem );
 8011590:	4628      	mov	r0, r5
 8011592:	f7ff ff21 	bl	80113d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011596:	f641 0514 	movw	r5, #6164	; 0x1814
 801159a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 801159e:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80115a2:	f001 fca7 	bl	8012ef4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80115a6:	f105 000e 	add.w	r0, r5, #14
 80115aa:	f001 fd31 	bl	8013010 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80115ae:	a804      	add	r0, sp, #16
 80115b0:	f001 f951 	bl	8012856 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80115b4:	8a20      	ldrh	r0, [r4, #16]
 80115b6:	f001 f922 	bl	80127fe <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 80115ba:	89a0      	ldrh	r0, [r4, #12]
 80115bc:	f001 f96b 	bl	8012896 <SUBGRF_SetCrcPolynomial>
        break;
 80115c0:	e0fc      	b.n	80117bc <RadioSetTxGenericConfig+0x33a>
                return -1;
 80115c2:	f04f 30ff 	mov.w	r0, #4294967295
 80115c6:	e106      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
        if( config->fsk.BitRate == 0 )
 80115c8:	6823      	ldr	r3, [r4, #0]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f000 810c 	beq.w	80117e8 <RadioSetTxGenericConfig+0x366>
        if( config->fsk.SyncWordLength > 8 )
 80115d0:	7ca2      	ldrb	r2, [r4, #18]
 80115d2:	2a08      	cmp	r2, #8
 80115d4:	f200 810b 	bhi.w	80117ee <RadioSetTxGenericConfig+0x36c>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80115d8:	68a1      	ldr	r1, [r4, #8]
 80115da:	a804      	add	r0, sp, #16
 80115dc:	f001 ffaf 	bl	801353e <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80115e0:	f641 0114 	movw	r1, #6164	; 0x1814
 80115e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80115e8:	2300      	movs	r3, #0
 80115ea:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80115ee:	6822      	ldr	r2, [r4, #0]
 80115f0:	63ca      	str	r2, [r1, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 80115f2:	7ce2      	ldrb	r2, [r4, #19]
 80115f4:	f881 2044 	strb.w	r2, [r1, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 80115f8:	69a2      	ldr	r2, [r4, #24]
 80115fa:	640a      	str	r2, [r1, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80115fc:	738b      	strb	r3, [r1, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 80115fe:	6862      	ldr	r2, [r4, #4]
 8011600:	00d2      	lsls	r2, r2, #3
 8011602:	820a      	strh	r2, [r1, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8011604:	2204      	movs	r2, #4
 8011606:	748a      	strb	r2, [r1, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8011608:	7ca2      	ldrb	r2, [r4, #18]
 801160a:	00d2      	lsls	r2, r2, #3
 801160c:	74ca      	strb	r2, [r1, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801160e:	750b      	strb	r3, [r1, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8011610:	7da3      	ldrb	r3, [r4, #22]
 8011612:	2b02      	cmp	r3, #2
 8011614:	d00d      	beq.n	8011632 <RadioSetTxGenericConfig+0x1b0>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8011616:	7d23      	ldrb	r3, [r4, #20]
 8011618:	2b02      	cmp	r3, #2
 801161a:	d00a      	beq.n	8011632 <RadioSetTxGenericConfig+0x1b0>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801161c:	7d62      	ldrb	r2, [r4, #21]
 801161e:	f641 0314 	movw	r3, #6164	; 0x1814
 8011622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011626:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8011628:	7da2      	ldrb	r2, [r4, #22]
 801162a:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801162c:	7d22      	ldrb	r2, [r4, #20]
 801162e:	755a      	strb	r2, [r3, #21]
 8011630:	e021      	b.n	8011676 <RadioSetTxGenericConfig+0x1f4>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8011632:	7d62      	ldrb	r2, [r4, #21]
 8011634:	f102 030f 	add.w	r3, r2, #15
 8011638:	b2db      	uxtb	r3, r3
 801163a:	2b01      	cmp	r3, #1
 801163c:	d901      	bls.n	8011642 <RadioSetTxGenericConfig+0x1c0>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801163e:	2a01      	cmp	r2, #1
 8011640:	d134      	bne.n	80116ac <RadioSetTxGenericConfig+0x22a>
            ConfigGeneric.rtx = CONFIG_TX;
 8011642:	2301      	movs	r3, #1
 8011644:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.TxConfig = config;
 8011648:	9401      	str	r4, [sp, #4]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801164a:	f241 73f8 	movw	r3, #6136	; 0x17f8
 801164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011652:	f641 0270 	movw	r2, #6256	; 0x1870
 8011656:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801165a:	6819      	ldr	r1, [r3, #0]
 801165c:	a801      	add	r0, sp, #4
 801165e:	f001 fef1 	bl	8013444 <RFW_Init>
 8011662:	bb18      	cbnz	r0, 80116ac <RadioSetTxGenericConfig+0x22a>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8011664:	f641 0314 	movw	r3, #6164	; 0x1814
 8011668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801166c:	2200      	movs	r2, #0
 801166e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8011670:	2101      	movs	r1, #1
 8011672:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8011674:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8011676:	f7ff fe02 	bl	801127e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801167a:	2000      	movs	r0, #0
 801167c:	f7ff feac 	bl	80113d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011680:	f641 0514 	movw	r5, #6164	; 0x1814
 8011684:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011688:	f105 0038 	add.w	r0, r5, #56	; 0x38
 801168c:	f001 fc32 	bl	8012ef4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011690:	f105 000e 	add.w	r0, r5, #14
 8011694:	f001 fcbc 	bl	8013010 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8011698:	a804      	add	r0, sp, #16
 801169a:	f001 f8dc 	bl	8012856 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801169e:	8a20      	ldrh	r0, [r4, #16]
 80116a0:	f001 f8ad 	bl	80127fe <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80116a4:	89a0      	ldrh	r0, [r4, #12]
 80116a6:	f001 f8f6 	bl	8012896 <SUBGRF_SetCrcPolynomial>
        break;
 80116aa:	e087      	b.n	80117bc <RadioSetTxGenericConfig+0x33a>
                return -1;
 80116ac:	f04f 30ff 	mov.w	r0, #4294967295
 80116b0:	e091      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80116b2:	f641 0314 	movw	r3, #6164	; 0x1814
 80116b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80116ba:	2201      	movs	r2, #1
 80116bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80116c0:	7822      	ldrb	r2, [r4, #0]
 80116c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80116c6:	7862      	ldrb	r2, [r4, #1]
 80116c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80116cc:	78a2      	ldrb	r2, [r4, #2]
 80116ce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 80116d2:	78e3      	ldrb	r3, [r4, #3]
 80116d4:	2b01      	cmp	r3, #1
 80116d6:	d039      	beq.n	801174c <RadioSetTxGenericConfig+0x2ca>
 80116d8:	2b02      	cmp	r3, #2
 80116da:	d03f      	beq.n	801175c <RadioSetTxGenericConfig+0x2da>
 80116dc:	b373      	cbz	r3, 801173c <RadioSetTxGenericConfig+0x2ba>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80116de:	f641 0514 	movw	r5, #6164	; 0x1814
 80116e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80116e6:	f04f 0801 	mov.w	r8, #1
 80116ea:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80116ee:	88a3      	ldrh	r3, [r4, #4]
 80116f0:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80116f2:	79a3      	ldrb	r3, [r4, #6]
 80116f4:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80116f6:	79e3      	ldrb	r3, [r4, #7]
 80116f8:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80116fc:	7a23      	ldrb	r3, [r4, #8]
 80116fe:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 8011702:	f7ff fdbc 	bl	801127e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8011706:	4640      	mov	r0, r8
 8011708:	f7ff fe66 	bl	80113d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801170c:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8011710:	f001 fbf0 	bl	8012ef4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011714:	f105 000e 	add.w	r0, r5, #14
 8011718:	f001 fc7a 	bl	8013010 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801171c:	f895 3051 	ldrb.w	r3, [r5, #81]	; 0x51
 8011720:	2b06      	cmp	r3, #6
 8011722:	d029      	beq.n	8011778 <RadioSetTxGenericConfig+0x2f6>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8011724:	f640 0089 	movw	r0, #2185	; 0x889
 8011728:	f001 f845 	bl	80127b6 <SUBGRF_ReadRegister>
 801172c:	f040 0104 	orr.w	r1, r0, #4
 8011730:	b2c9      	uxtb	r1, r1
 8011732:	f640 0089 	movw	r0, #2185	; 0x889
 8011736:	f001 f82d 	bl	8012794 <SUBGRF_WriteRegister>
 801173a:	e03f      	b.n	80117bc <RadioSetTxGenericConfig+0x33a>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801173c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011744:	2200      	movs	r2, #0
 8011746:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801174a:	e7c8      	b.n	80116de <RadioSetTxGenericConfig+0x25c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801174c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011750:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011754:	2201      	movs	r2, #1
 8011756:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801175a:	e7c0      	b.n	80116de <RadioSetTxGenericConfig+0x25c>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801175c:	7823      	ldrb	r3, [r4, #0]
 801175e:	3b0b      	subs	r3, #11
 8011760:	b2db      	uxtb	r3, r3
 8011762:	2b01      	cmp	r3, #1
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8011764:	f641 0314 	movw	r3, #6164	; 0x1814
 8011768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801176c:	bf94      	ite	ls
 801176e:	2201      	movls	r2, #1
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8011770:	2200      	movhi	r2, #0
 8011772:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8011776:	e7b2      	b.n	80116de <RadioSetTxGenericConfig+0x25c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8011778:	f640 0089 	movw	r0, #2185	; 0x889
 801177c:	f001 f81b 	bl	80127b6 <SUBGRF_ReadRegister>
 8011780:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8011784:	f640 0089 	movw	r0, #2185	; 0x889
 8011788:	f001 f804 	bl	8012794 <SUBGRF_WriteRegister>
 801178c:	e016      	b.n	80117bc <RadioSetTxGenericConfig+0x33a>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801178e:	6823      	ldr	r3, [r4, #0]
 8011790:	3b01      	subs	r3, #1
 8011792:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011796:	d22d      	bcs.n	80117f4 <RadioSetTxGenericConfig+0x372>
        RadioSetModem( MODEM_BPSK );
 8011798:	2003      	movs	r0, #3
 801179a:	f7ff fe1d 	bl	80113d8 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801179e:	f641 0014 	movw	r0, #6164	; 0x1814
 80117a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80117a6:	2302      	movs	r3, #2
 80117a8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 80117ac:	6823      	ldr	r3, [r4, #0]
 80117ae:	6483      	str	r3, [r0, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80117b0:	2316      	movs	r3, #22
 80117b2:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80117b6:	3038      	adds	r0, #56	; 0x38
 80117b8:	f001 fb9c 	bl	8012ef4 <SUBGRF_SetModulationParams>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80117bc:	4638      	mov	r0, r7
 80117be:	f001 fd5d 	bl	801327c <SUBGRF_SetRfTxPower>
 80117c2:	f641 0414 	movw	r4, #6164	; 0x1814
 80117c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80117ca:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80117ce:	f001 fe41 	bl	8013454 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80117d2:	6066      	str	r6, [r4, #4]
    return 0;
 80117d4:	2000      	movs	r0, #0
}
 80117d6:	b006      	add	sp, #24
 80117d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
 80117dc:	f04f 30ff 	mov.w	r0, #4294967295
 80117e0:	e7f9      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
            return -1;
 80117e2:	f04f 30ff 	mov.w	r0, #4294967295
 80117e6:	e7f6      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
            return -1;
 80117e8:	f04f 30ff 	mov.w	r0, #4294967295
 80117ec:	e7f3      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
            return -1;
 80117ee:	f04f 30ff 	mov.w	r0, #4294967295
 80117f2:	e7f0      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>
            return -1;
 80117f4:	f04f 30ff 	mov.w	r0, #4294967295
 80117f8:	e7ed      	b.n	80117d6 <RadioSetTxGenericConfig+0x354>

080117fa <RadioSetRxGenericConfig>:
{
 80117fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80117fc:	b087      	sub	sp, #28
 80117fe:	4607      	mov	r7, r0
 8011800:	460c      	mov	r4, r1
 8011802:	4615      	mov	r5, r2
 8011804:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 8011806:	2300      	movs	r3, #0
 8011808:	9304      	str	r3, [sp, #16]
 801180a:	9305      	str	r3, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801180c:	f001 fe1d 	bl	801344a <RFW_DeInit>
        symbTimeout = 0;
 8011810:	2d00      	cmp	r5, #0
 8011812:	bf18      	it	ne
 8011814:	2600      	movne	r6, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8011816:	f641 0314 	movw	r3, #6164	; 0x1814
 801181a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801181e:	3d00      	subs	r5, #0
 8011820:	bf18      	it	ne
 8011822:	2501      	movne	r5, #1
 8011824:	705d      	strb	r5, [r3, #1]
    switch( modem )
 8011826:	b12f      	cbz	r7, 8011834 <RadioSetRxGenericConfig+0x3a>
 8011828:	2f01      	cmp	r7, #1
 801182a:	f000 80a2 	beq.w	8011972 <RadioSetRxGenericConfig+0x178>
 801182e:	2000      	movs	r0, #0
}
 8011830:	b007      	add	sp, #28
 8011832:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8011834:	68a3      	ldr	r3, [r4, #8]
 8011836:	2b00      	cmp	r3, #0
 8011838:	f000 812b 	beq.w	8011a92 <RadioSetRxGenericConfig+0x298>
 801183c:	68e3      	ldr	r3, [r4, #12]
 801183e:	2b00      	cmp	r3, #0
 8011840:	f000 812a 	beq.w	8011a98 <RadioSetRxGenericConfig+0x29e>
        if( config->fsk.SyncWordLength > 8 )
 8011844:	7fa2      	ldrb	r2, [r4, #30]
 8011846:	2a08      	cmp	r2, #8
 8011848:	f200 8129 	bhi.w	8011a9e <RadioSetRxGenericConfig+0x2a4>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801184c:	6921      	ldr	r1, [r4, #16]
 801184e:	a804      	add	r0, sp, #16
 8011850:	f001 fe75 	bl	801353e <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8011854:	6820      	ldr	r0, [r4, #0]
 8011856:	3800      	subs	r0, #0
 8011858:	bf18      	it	ne
 801185a:	2001      	movne	r0, #1
 801185c:	f001 f971 	bl	8012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8011860:	f641 0514 	movw	r5, #6164	; 0x1814
 8011864:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011868:	2700      	movs	r7, #0
 801186a:	f885 7038 	strb.w	r7, [r5, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801186e:	68a3      	ldr	r3, [r4, #8]
 8011870:	63eb      	str	r3, [r5, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8011872:	f894 3020 	ldrb.w	r3, [r4, #32]
 8011876:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801187a:	6860      	ldr	r0, [r4, #4]
 801187c:	f001 fd7e 	bl	801337c <SUBGRF_GetFskBandwidthRegValue>
 8011880:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8011884:	73af      	strb	r7, [r5, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8011886:	68e3      	ldr	r3, [r4, #12]
 8011888:	00db      	lsls	r3, r3, #3
 801188a:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801188c:	7fe3      	ldrb	r3, [r4, #31]
 801188e:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8011890:	7fa3      	ldrb	r3, [r4, #30]
 8011892:	00db      	lsls	r3, r3, #3
 8011894:	74eb      	strb	r3, [r5, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8011896:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 801189a:	752b      	strb	r3, [r5, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801189c:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 80118a0:	b99a      	cbnz	r2, 80118ca <RadioSetRxGenericConfig+0xd0>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80118a2:	7d21      	ldrb	r1, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80118a4:	f641 0314 	movw	r3, #6164	; 0x1814
 80118a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80118ac:	7599      	strb	r1, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80118ae:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 80118b2:	2902      	cmp	r1, #2
 80118b4:	d013      	beq.n	80118de <RadioSetRxGenericConfig+0xe4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80118b6:	f641 0314 	movw	r3, #6164	; 0x1814
 80118ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80118be:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
 80118c2:	75d8      	strb	r0, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80118c4:	7619      	strb	r1, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 80118c6:	755a      	strb	r2, [r3, #21]
 80118c8:	e02c      	b.n	8011924 <RadioSetRxGenericConfig+0x12a>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80118ca:	2a02      	cmp	r2, #2
 80118cc:	d001      	beq.n	80118d2 <RadioSetRxGenericConfig+0xd8>
 80118ce:	21ff      	movs	r1, #255	; 0xff
 80118d0:	e7e8      	b.n	80118a4 <RadioSetRxGenericConfig+0xaa>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80118d2:	f641 0314 	movw	r3, #6164	; 0x1814
 80118d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80118da:	22ff      	movs	r2, #255	; 0xff
 80118dc:	759a      	strb	r2, [r3, #22]
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80118de:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 80118e2:	f102 030f 	add.w	r3, r2, #15
 80118e6:	b2db      	uxtb	r3, r3
 80118e8:	2b01      	cmp	r3, #1
 80118ea:	d901      	bls.n	80118f0 <RadioSetRxGenericConfig+0xf6>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80118ec:	2a01      	cmp	r2, #1
 80118ee:	d13d      	bne.n	801196c <RadioSetRxGenericConfig+0x172>
            ConfigGeneric.rtx = CONFIG_RX;
 80118f0:	2300      	movs	r3, #0
 80118f2:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.RxConfig = config;
 80118f6:	9402      	str	r4, [sp, #8]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 80118f8:	f241 73f8 	movw	r3, #6136	; 0x17f8
 80118fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011900:	f241 72fc 	movw	r2, #6140	; 0x17fc
 8011904:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8011908:	6819      	ldr	r1, [r3, #0]
 801190a:	a801      	add	r0, sp, #4
 801190c:	f001 fd9a 	bl	8013444 <RFW_Init>
 8011910:	bb60      	cbnz	r0, 801196c <RadioSetRxGenericConfig+0x172>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8011912:	f641 0314 	movw	r3, #6164	; 0x1814
 8011916:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801191a:	2200      	movs	r2, #0
 801191c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801191e:	2101      	movs	r1, #1
 8011920:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8011922:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8011924:	f7ff fcab 	bl	801127e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8011928:	2000      	movs	r0, #0
 801192a:	f7ff fd55 	bl	80113d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801192e:	f641 0514 	movw	r5, #6164	; 0x1814
 8011932:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011936:	f105 0038 	add.w	r0, r5, #56	; 0x38
 801193a:	f001 fadb 	bl	8012ef4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801193e:	f105 000e 	add.w	r0, r5, #14
 8011942:	f001 fb65 	bl	8013010 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8011946:	a804      	add	r0, sp, #16
 8011948:	f000 ff85 	bl	8012856 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801194c:	8ba0      	ldrh	r0, [r4, #28]
 801194e:	f000 ff56 	bl	80127fe <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8011952:	8b20      	ldrh	r0, [r4, #24]
 8011954:	f000 ff9f 	bl	8012896 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8011958:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 801195c:	fb06 f303 	mul.w	r3, r6, r3
 8011960:	68a2      	ldr	r2, [r4, #8]
 8011962:	fbb3 f3f2 	udiv	r3, r3, r2
 8011966:	60ab      	str	r3, [r5, #8]
    return status;
 8011968:	2000      	movs	r0, #0
        break;
 801196a:	e761      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
                return -1;
 801196c:	f04f 30ff 	mov.w	r0, #4294967295
 8011970:	e75e      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
        if( config->lora.PreambleLen == 0 )
 8011972:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8011974:	2b00      	cmp	r3, #0
 8011976:	f000 8095 	beq.w	8011aa4 <RadioSetRxGenericConfig+0x2aa>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801197a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 801197e:	2b01      	cmp	r3, #1
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8011980:	bf0c      	ite	eq
 8011982:	7d27      	ldrbeq	r7, [r4, #20]
            MaxPayloadLength = 0xFF;
 8011984:	27ff      	movne	r7, #255	; 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8011986:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8011988:	3800      	subs	r0, #0
 801198a:	bf18      	it	ne
 801198c:	2001      	movne	r0, #1
 801198e:	f001 f8d8 	bl	8012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8011992:	b2f0      	uxtb	r0, r6
 8011994:	f001 f8e2 	bl	8012b5c <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8011998:	f641 0314 	movw	r3, #6164	; 0x1814
 801199c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80119a0:	2201      	movs	r2, #1
 80119a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80119a6:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80119aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80119ae:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80119b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80119b6:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 80119ba:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 80119be:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 80119c2:	2b01      	cmp	r3, #1
 80119c4:	d043      	beq.n	8011a4e <RadioSetRxGenericConfig+0x254>
 80119c6:	2b02      	cmp	r3, #2
 80119c8:	d049      	beq.n	8011a5e <RadioSetRxGenericConfig+0x264>
 80119ca:	b3c3      	cbz	r3, 8011a3e <RadioSetRxGenericConfig+0x244>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80119cc:	f641 0514 	movw	r5, #6164	; 0x1814
 80119d0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80119d4:	2601      	movs	r6, #1
 80119d6:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80119d8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 80119da:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80119dc:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80119e0:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80119e2:	77ef      	strb	r7, [r5, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80119e4:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80119e8:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80119ec:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80119f0:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 80119f4:	f7ff fc43 	bl	801127e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80119f8:	4630      	mov	r0, r6
 80119fa:	f7ff fced 	bl	80113d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80119fe:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8011a02:	f001 fa77 	bl	8012ef4 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011a06:	f105 000e 	add.w	r0, r5, #14
 8011a0a:	f001 fb01 	bl	8013010 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8011a0e:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8011a12:	42b3      	cmp	r3, r6
 8011a14:	d032      	beq.n	8011a7c <RadioSetRxGenericConfig+0x282>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8011a16:	f240 7036 	movw	r0, #1846	; 0x736
 8011a1a:	f000 fecc 	bl	80127b6 <SUBGRF_ReadRegister>
 8011a1e:	f040 0104 	orr.w	r1, r0, #4
 8011a22:	b2c9      	uxtb	r1, r1
 8011a24:	f240 7036 	movw	r0, #1846	; 0x736
 8011a28:	f000 feb4 	bl	8012794 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8011a2c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011a34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011a38:	609a      	str	r2, [r3, #8]
    return status;
 8011a3a:	2000      	movs	r0, #0
        break;
 8011a3c:	e6f8      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8011a3e:	f641 0314 	movw	r3, #6164	; 0x1814
 8011a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011a46:	2200      	movs	r2, #0
 8011a48:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8011a4c:	e7be      	b.n	80119cc <RadioSetRxGenericConfig+0x1d2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8011a4e:	f641 0314 	movw	r3, #6164	; 0x1814
 8011a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011a56:	2201      	movs	r2, #1
 8011a58:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8011a5c:	e7b6      	b.n	80119cc <RadioSetRxGenericConfig+0x1d2>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8011a5e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8011a62:	3b0b      	subs	r3, #11
 8011a64:	b2db      	uxtb	r3, r3
 8011a66:	2b01      	cmp	r3, #1
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8011a68:	f641 0314 	movw	r3, #6164	; 0x1814
 8011a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011a70:	bf94      	ite	ls
 8011a72:	2201      	movls	r2, #1
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8011a74:	2200      	movhi	r2, #0
 8011a76:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8011a7a:	e7a7      	b.n	80119cc <RadioSetRxGenericConfig+0x1d2>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8011a7c:	f240 7036 	movw	r0, #1846	; 0x736
 8011a80:	f000 fe99 	bl	80127b6 <SUBGRF_ReadRegister>
 8011a84:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8011a88:	f240 7036 	movw	r0, #1846	; 0x736
 8011a8c:	f000 fe82 	bl	8012794 <SUBGRF_WriteRegister>
 8011a90:	e7cc      	b.n	8011a2c <RadioSetRxGenericConfig+0x232>
            return -1;
 8011a92:	f04f 30ff 	mov.w	r0, #4294967295
 8011a96:	e6cb      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
 8011a98:	f04f 30ff 	mov.w	r0, #4294967295
 8011a9c:	e6c8      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
            return -1;
 8011a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa2:	e6c5      	b.n	8011830 <RadioSetRxGenericConfig+0x36>
            return -1;
 8011aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa8:	e6c2      	b.n	8011830 <RadioSetRxGenericConfig+0x36>

08011aaa <RadioSetPublicNetwork>:
{
 8011aaa:	b510      	push	{r4, lr}
 8011aac:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8011aae:	f641 0314 	movw	r3, #6164	; 0x1814
 8011ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011ab6:	7318      	strb	r0, [r3, #12]
 8011ab8:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 8011aba:	2001      	movs	r0, #1
 8011abc:	f7ff fc8c 	bl	80113d8 <RadioSetModem>
    if( enable == true )
 8011ac0:	b154      	cbz	r4, 8011ad8 <RadioSetPublicNetwork+0x2e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8011ac2:	2134      	movs	r1, #52	; 0x34
 8011ac4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8011ac8:	f000 fe64 	bl	8012794 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8011acc:	2144      	movs	r1, #68	; 0x44
 8011ace:	f240 7041 	movw	r0, #1857	; 0x741
 8011ad2:	f000 fe5f 	bl	8012794 <SUBGRF_WriteRegister>
}
 8011ad6:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8011ad8:	2114      	movs	r1, #20
 8011ada:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8011ade:	f000 fe59 	bl	8012794 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8011ae2:	2124      	movs	r1, #36	; 0x24
 8011ae4:	f240 7041 	movw	r0, #1857	; 0x741
 8011ae8:	f000 fe54 	bl	8012794 <SUBGRF_WriteRegister>
}
 8011aec:	e7f3      	b.n	8011ad6 <RadioSetPublicNetwork+0x2c>

08011aee <RadioSetTxConfig>:
{
 8011aee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af2:	b083      	sub	sp, #12
 8011af4:	4604      	mov	r4, r0
 8011af6:	460d      	mov	r5, r1
 8011af8:	4616      	mov	r6, r2
 8011afa:	469a      	mov	sl, r3
 8011afc:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8011b00:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 8011b04:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
    RFW_DeInit();
 8011b08:	f001 fc9f 	bl	801344a <RFW_DeInit>
    switch( modem )
 8011b0c:	2c01      	cmp	r4, #1
 8011b0e:	d064      	beq.n	8011bda <RadioSetTxConfig+0xec>
 8011b10:	2c04      	cmp	r4, #4
 8011b12:	f000 80be 	beq.w	8011c92 <RadioSetTxConfig+0x1a4>
 8011b16:	b1b4      	cbz	r4, 8011b46 <RadioSetTxConfig+0x58>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8011b18:	4628      	mov	r0, r5
 8011b1a:	f001 fbaf 	bl	801327c <SUBGRF_SetRfTxPower>
 8011b1e:	f641 0414 	movw	r4, #6164	; 0x1814
 8011b22:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011b26:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8011b2a:	210e      	movs	r1, #14
 8011b2c:	f640 101f 	movw	r0, #2335	; 0x91f
 8011b30:	f000 fe30 	bl	8012794 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8011b34:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8011b38:	f001 fc8c 	bl	8013454 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8011b3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b3e:	6063      	str	r3, [r4, #4]
}
 8011b40:	b003      	add	sp, #12
 8011b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8011b46:	f641 0414 	movw	r4, #6164	; 0x1814
 8011b4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011b4e:	f04f 0b00 	mov.w	fp, #0
 8011b52:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8011b56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011b58:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8011b5a:	230b      	movs	r3, #11
 8011b5c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8011b60:	4650      	mov	r0, sl
 8011b62:	f001 fc0b 	bl	801337c <SUBGRF_GetFskBandwidthRegValue>
 8011b66:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8011b6a:	6426      	str	r6, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8011b6c:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8011b70:	00ff      	lsls	r7, r7, #3
 8011b72:	8227      	strh	r7, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8011b74:	2304      	movs	r3, #4
 8011b76:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8011b78:	2318      	movs	r3, #24
 8011b7a:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8011b7c:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8011b80:	f088 0801 	eor.w	r8, r8, #1
 8011b84:	f884 8015 	strb.w	r8, [r4, #21]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8011b88:	45d9      	cmp	r9, fp
 8011b8a:	bf14      	ite	ne
 8011b8c:	23f2      	movne	r3, #242	; 0xf2
 8011b8e:	2301      	moveq	r3, #1
 8011b90:	f641 0414 	movw	r4, #6164	; 0x1814
 8011b94:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011b98:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8011b9a:	2301      	movs	r3, #1
 8011b9c:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8011b9e:	f7ff fb6e 	bl	801127e <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8011ba2:	4658      	mov	r0, fp
 8011ba4:	f7ff fc18 	bl	80113d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011ba8:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8011bac:	f001 f9a2 	bl	8012ef4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011bb0:	f104 000e 	add.w	r0, r4, #14
 8011bb4:	f001 fa2c 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8011bb8:	f244 6328 	movw	r3, #17960	; 0x4628
 8011bbc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011bc0:	466a      	mov	r2, sp
 8011bc2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011bc6:	e882 0003 	stmia.w	r2, {r0, r1}
 8011bca:	4610      	mov	r0, r2
 8011bcc:	f000 fe43 	bl	8012856 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8011bd0:	f240 10ff 	movw	r0, #511	; 0x1ff
 8011bd4:	f000 fe13 	bl	80127fe <SUBGRF_SetWhiteningSeed>
            break;
 8011bd8:	e79e      	b.n	8011b18 <RadioSetTxConfig+0x2a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8011bda:	f641 0314 	movw	r3, #6164	; 0x1814
 8011bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011be2:	2201      	movs	r2, #1
 8011be4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8011be8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011bea:	b2d2      	uxtb	r2, r2
 8011bec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8011bf0:	f245 219c 	movw	r1, #21148	; 0x529c
 8011bf4:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011bf8:	f811 100a 	ldrb.w	r1, [r1, sl]
 8011bfc:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8011c00:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 8011c04:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8011c08:	f1ba 0f00 	cmp.w	sl, #0
 8011c0c:	d133      	bne.n	8011c76 <RadioSetTxConfig+0x188>
 8011c0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c10:	f1a3 010b 	sub.w	r1, r3, #11
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8011c14:	2901      	cmp	r1, #1
 8011c16:	bf8c      	ite	hi
 8011c18:	2100      	movhi	r1, #0
 8011c1a:	2101      	movls	r1, #1
 8011c1c:	f641 0314 	movw	r3, #6164	; 0x1814
 8011c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011c24:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8011c28:	2101      	movs	r1, #1
 8011c2a:	7399      	strb	r1, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8011c2c:	3a05      	subs	r2, #5
 8011c2e:	b2d2      	uxtb	r2, r2
 8011c30:	428a      	cmp	r2, r1
 8011c32:	d92a      	bls.n	8011c8a <RadioSetTxConfig+0x19c>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8011c34:	f641 0414 	movw	r4, #6164	; 0x1814
 8011c38:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011c3c:	83a7      	strh	r7, [r4, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8011c3e:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8011c42:	f240 1314 	movw	r3, #276	; 0x114
 8011c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011c4a:	781b      	ldrb	r3, [r3, #0]
 8011c4c:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8011c4e:	f884 9020 	strb.w	r9, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8011c52:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 8011c56:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8011c5a:	f7ff fb10 	bl	801127e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8011c5e:	2001      	movs	r0, #1
 8011c60:	f7ff fbba 	bl	80113d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011c64:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8011c68:	f001 f944 	bl	8012ef4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011c6c:	f104 000e 	add.w	r0, r4, #14
 8011c70:	f001 f9ce 	bl	8013010 <SUBGRF_SetPacketParams>
            break;
 8011c74:	e750      	b.n	8011b18 <RadioSetTxConfig+0x2a>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8011c76:	f1ba 0f01 	cmp.w	sl, #1
 8011c7a:	d104      	bne.n	8011c86 <RadioSetTxConfig+0x198>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8011c7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c7e:	2b0c      	cmp	r3, #12
 8011c80:	d01a      	beq.n	8011cb8 <RadioSetTxConfig+0x1ca>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8011c82:	2100      	movs	r1, #0
 8011c84:	e7ca      	b.n	8011c1c <RadioSetTxConfig+0x12e>
 8011c86:	2100      	movs	r1, #0
 8011c88:	e7c8      	b.n	8011c1c <RadioSetTxConfig+0x12e>
                if( preambleLen < 12 )
 8011c8a:	2f0c      	cmp	r7, #12
 8011c8c:	bf38      	it	cc
 8011c8e:	270c      	movcc	r7, #12
 8011c90:	e7d0      	b.n	8011c34 <RadioSetTxConfig+0x146>
            RadioSetModem(MODEM_SIGFOX_TX);
 8011c92:	2004      	movs	r0, #4
 8011c94:	f7ff fba0 	bl	80113d8 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8011c98:	f641 0014 	movw	r0, #6164	; 0x1814
 8011c9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011ca0:	2302      	movs	r3, #2
 8011ca2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8011ca6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ca8:	6483      	str	r3, [r0, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8011caa:	2316      	movs	r3, #22
 8011cac:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011cb0:	3038      	adds	r0, #56	; 0x38
 8011cb2:	f001 f91f 	bl	8012ef4 <SUBGRF_SetModulationParams>
            break;
 8011cb6:	e72f      	b.n	8011b18 <RadioSetTxConfig+0x2a>
 8011cb8:	f641 0314 	movw	r3, #6164	; 0x1814
 8011cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011cc0:	2201      	movs	r2, #1
 8011cc2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8011cc6:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8011cc8:	e7b4      	b.n	8011c34 <RadioSetTxConfig+0x146>

08011cca <RadioInit>:
{
 8011cca:	b570      	push	{r4, r5, r6, lr}
 8011ccc:	b082      	sub	sp, #8
    RadioEvents = events;
 8011cce:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8011cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011cd6:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8011cd8:	f641 0514 	movw	r5, #6164	; 0x1814
 8011cdc:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011ce0:	2400      	movs	r4, #0
 8011ce2:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 8011ce4:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 8011ce6:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8011ce8:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8011cea:	f242 60c9 	movw	r0, #9929	; 0x26c9
 8011cee:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011cf2:	f000 fff5 	bl	8012ce0 <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 8011cf6:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 8011cf8:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8011cfa:	f000 ff48 	bl	8012b8e <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8011cfe:	4621      	mov	r1, r4
 8011d00:	4620      	mov	r0, r4
 8011d02:	f001 f9fa 	bl	80130fa <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8011d06:	2204      	movs	r2, #4
 8011d08:	4621      	mov	r1, r4
 8011d0a:	2001      	movs	r0, #1
 8011d0c:	f001 f86c 	bl	8012de8 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8011d10:	4623      	mov	r3, r4
 8011d12:	4622      	mov	r2, r4
 8011d14:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011d18:	4608      	mov	r0, r1
 8011d1a:	f000 ffab 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8011d1e:	f7ff fb48 	bl	80113b2 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8011d22:	f641 0670 	movw	r6, #6256	; 0x1870
 8011d26:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8011d2a:	9400      	str	r4, [sp, #0]
 8011d2c:	f241 1329 	movw	r3, #4393	; 0x1129
 8011d30:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011d34:	4622      	mov	r2, r4
 8011d36:	f04f 31ff 	mov.w	r1, #4294967295
 8011d3a:	4630      	mov	r0, r6
 8011d3c:	f001 ffd8 	bl	8013cf0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8011d40:	f241 75fc 	movw	r5, #6140	; 0x17fc
 8011d44:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8011d48:	9400      	str	r4, [sp, #0]
 8011d4a:	f241 133f 	movw	r3, #4415	; 0x113f
 8011d4e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011d52:	4622      	mov	r2, r4
 8011d54:	f04f 31ff 	mov.w	r1, #4294967295
 8011d58:	4628      	mov	r0, r5
 8011d5a:	f001 ffc9 	bl	8013cf0 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8011d5e:	4630      	mov	r0, r6
 8011d60:	f002 f82e 	bl	8013dc0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8011d64:	4628      	mov	r0, r5
 8011d66:	f002 f82b 	bl	8013dc0 <UTIL_TIMER_Stop>
}
 8011d6a:	b002      	add	sp, #8
 8011d6c:	bd70      	pop	{r4, r5, r6, pc}

08011d6e <RadioSetRxConfig>:
{
 8011d6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d72:	b087      	sub	sp, #28
 8011d74:	4604      	mov	r4, r0
 8011d76:	9100      	str	r1, [sp, #0]
 8011d78:	4615      	mov	r5, r2
 8011d7a:	9301      	str	r3, [sp, #4]
 8011d7c:	f8bd a044 	ldrh.w	sl, [sp, #68]	; 0x44
 8011d80:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 8011d84:	f89d 804c 	ldrb.w	r8, [sp, #76]	; 0x4c
 8011d88:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
 8011d8c:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
 8011d90:	f89d 9064 	ldrb.w	r9, [sp, #100]	; 0x64
    SubgRf.RxContinuous = rxContinuous;
 8011d94:	f641 0314 	movw	r3, #6164	; 0x1814
 8011d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011d9c:	f883 9001 	strb.w	r9, [r3, #1]
    RFW_DeInit();
 8011da0:	f001 fb53 	bl	801344a <RFW_DeInit>
        symbTimeout = 0;
 8011da4:	f1b9 0f00 	cmp.w	r9, #0
 8011da8:	bf18      	it	ne
 8011daa:	2700      	movne	r7, #0
        MaxPayloadLength = 0xFF;
 8011dac:	f1b8 0f00 	cmp.w	r8, #0
 8011db0:	bf08      	it	eq
 8011db2:	26ff      	moveq	r6, #255	; 0xff
 8011db4:	f240 1314 	movw	r3, #276	; 0x114
 8011db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011dbc:	701e      	strb	r6, [r3, #0]
    switch( modem )
 8011dbe:	2c01      	cmp	r4, #1
 8011dc0:	f000 80dd 	beq.w	8011f7e <RadioSetRxConfig+0x210>
 8011dc4:	2c05      	cmp	r4, #5
 8011dc6:	d005      	beq.n	8011dd4 <RadioSetRxConfig+0x66>
 8011dc8:	2c00      	cmp	r4, #0
 8011dca:	f000 8081 	beq.w	8011ed0 <RadioSetRxConfig+0x162>
}
 8011dce:	b007      	add	sp, #28
 8011dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8011dd4:	2001      	movs	r0, #1
 8011dd6:	f000 feb4 	bl	8012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8011dda:	f641 0414 	movw	r4, #6164	; 0x1814
 8011dde:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011de2:	2600      	movs	r6, #0
 8011de4:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8011de8:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8011dea:	2309      	movs	r3, #9
 8011dec:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8011df0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8011df4:	6423      	str	r3, [r4, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8011df6:	9800      	ldr	r0, [sp, #0]
 8011df8:	f001 fac0 	bl	801337c <SUBGRF_GetFskBandwidthRegValue>
 8011dfc:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8011e00:	73a6      	strb	r6, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8011e02:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8011e06:	f8a4 a010 	strh.w	sl, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8011e0a:	74a6      	strb	r6, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8011e0c:	2310      	movs	r3, #16
 8011e0e:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8011e10:	7526      	strb	r6, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8011e12:	7566      	strb	r6, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8011e14:	f240 1314 	movw	r3, #276	; 0x114
 8011e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011e1c:	781b      	ldrb	r3, [r3, #0]
 8011e1e:	75a3      	strb	r3, [r4, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8011e20:	2301      	movs	r3, #1
 8011e22:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8011e24:	7626      	strb	r6, [r4, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8011e26:	2005      	movs	r0, #5
 8011e28:	f7ff fad6 	bl	80113d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011e2c:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8011e30:	f001 f860 	bl	8012ef4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011e34:	f104 000e 	add.w	r0, r4, #14
 8011e38:	f001 f8ea 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8011e3c:	ab02      	add	r3, sp, #8
 8011e3e:	f244 6230 	movw	r2, #17968	; 0x4630
 8011e42:	f6c0 0201 	movt	r2, #2049	; 0x801
 8011e46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011e4a:	e883 0003 	stmia.w	r3, {r0, r1}
 8011e4e:	4618      	mov	r0, r3
 8011e50:	f000 fd01 	bl	8012856 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8011e54:	f240 10ff 	movw	r0, #511	; 0x1ff
 8011e58:	f000 fcd1 	bl	80127fe <SUBGRF_SetWhiteningSeed>
    return SUBGRF_ReadRegister( addr );
 8011e5c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8011e60:	f000 fca9 	bl	80127b6 <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( addr, data );
 8011e64:	f000 01ef 	and.w	r1, r0, #239	; 0xef
 8011e68:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8011e6c:	f000 fc92 	bl	8012794 <SUBGRF_WriteRegister>
 8011e70:	2104      	movs	r1, #4
 8011e72:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8011e76:	f000 fc8d 	bl	8012794 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8011e7a:	f640 009b 	movw	r0, #2203	; 0x89b
 8011e7e:	f000 fc9a 	bl	80127b6 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8011e82:	f000 01e3 	and.w	r1, r0, #227	; 0xe3
    SUBGRF_WriteRegister( addr, data );
 8011e86:	f041 0108 	orr.w	r1, r1, #8
 8011e8a:	f640 009b 	movw	r0, #2203	; 0x89b
 8011e8e:	f000 fc81 	bl	8012794 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8011e92:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8011e96:	f000 fc8e 	bl	80127b6 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8011e9a:	f040 0118 	orr.w	r1, r0, #24
    SUBGRF_WriteRegister( addr, data );
 8011e9e:	b2c9      	uxtb	r1, r1
 8011ea0:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8011ea4:	f000 fc76 	bl	8012794 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8011ea8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8011eac:	f000 fc83 	bl	80127b6 <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8011eb0:	f000 018f 	and.w	r1, r0, #143	; 0x8f
    SUBGRF_WriteRegister( addr, data );
 8011eb4:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 8011eb8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8011ebc:	f000 fc6a 	bl	8012794 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8011ec0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8011ec4:	fb07 f303 	mul.w	r3, r7, r3
 8011ec8:	fbb3 f3f5 	udiv	r3, r3, r5
 8011ecc:	60a3      	str	r3, [r4, #8]
            break;
 8011ece:	e77e      	b.n	8011dce <RadioSetRxConfig+0x60>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	f000 fe36 	bl	8012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8011ed6:	f641 0414 	movw	r4, #6164	; 0x1814
 8011eda:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011ede:	2600      	movs	r6, #0
 8011ee0:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8011ee4:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8011ee6:	230b      	movs	r3, #11
 8011ee8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8011eec:	9800      	ldr	r0, [sp, #0]
 8011eee:	f001 fa45 	bl	801337c <SUBGRF_GetFskBandwidthRegValue>
 8011ef2:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8011ef6:	73a6      	strb	r6, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8011ef8:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8011efc:	f8a4 a010 	strh.w	sl, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8011f00:	2304      	movs	r3, #4
 8011f02:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8011f04:	2318      	movs	r3, #24
 8011f06:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8011f08:	7526      	strb	r6, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8011f0a:	f088 0801 	eor.w	r8, r8, #1
 8011f0e:	f884 8015 	strb.w	r8, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8011f12:	f240 1314 	movw	r3, #276	; 0x114
 8011f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011f1a:	781b      	ldrb	r3, [r3, #0]
 8011f1c:	75a3      	strb	r3, [r4, #22]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8011f1e:	45b3      	cmp	fp, r6
 8011f20:	bf14      	ite	ne
 8011f22:	23f2      	movne	r3, #242	; 0xf2
 8011f24:	2301      	moveq	r3, #1
 8011f26:	f641 0414 	movw	r4, #6164	; 0x1814
 8011f2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011f2e:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8011f30:	2301      	movs	r3, #1
 8011f32:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8011f34:	f7ff f9a3 	bl	801127e <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8011f38:	4630      	mov	r0, r6
 8011f3a:	f7ff fa4d 	bl	80113d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8011f3e:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8011f42:	f000 ffd7 	bl	8012ef4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8011f46:	f104 000e 	add.w	r0, r4, #14
 8011f4a:	f001 f861 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8011f4e:	f244 6328 	movw	r3, #17960	; 0x4628
 8011f52:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011f56:	aa04      	add	r2, sp, #16
 8011f58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011f5c:	e882 0003 	stmia.w	r2, {r0, r1}
 8011f60:	4610      	mov	r0, r2
 8011f62:	f000 fc78 	bl	8012856 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8011f66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8011f6a:	f000 fc48 	bl	80127fe <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8011f6e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8011f72:	fb07 f303 	mul.w	r3, r7, r3
 8011f76:	fbb3 f3f5 	udiv	r3, r3, r5
 8011f7a:	60a3      	str	r3, [r4, #8]
            break;
 8011f7c:	e727      	b.n	8011dce <RadioSetRxConfig+0x60>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8011f7e:	2000      	movs	r0, #0
 8011f80:	f000 fddf 	bl	8012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8011f84:	f641 0314 	movw	r3, #6164	; 0x1814
 8011f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011f8c:	2201      	movs	r2, #1
 8011f8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8011f92:	b2ea      	uxtb	r2, r5
 8011f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8011f98:	f245 219c 	movw	r1, #21148	; 0x529c
 8011f9c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011fa0:	9800      	ldr	r0, [sp, #0]
 8011fa2:	5c09      	ldrb	r1, [r1, r0]
 8011fa4:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8011fa8:	9901      	ldr	r1, [sp, #4]
 8011faa:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8011fae:	2800      	cmp	r0, #0
 8011fb0:	d156      	bne.n	8012060 <RadioSetRxConfig+0x2f2>
 8011fb2:	f1a5 010b 	sub.w	r1, r5, #11
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8011fb6:	2901      	cmp	r1, #1
 8011fb8:	bf8c      	ite	hi
 8011fba:	2100      	movhi	r1, #0
 8011fbc:	2101      	movls	r1, #1
 8011fbe:	f641 0314 	movw	r3, #6164	; 0x1814
 8011fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011fc6:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8011fca:	2101      	movs	r1, #1
 8011fcc:	7399      	strb	r1, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8011fce:	3a05      	subs	r2, #5
 8011fd0:	b2d2      	uxtb	r2, r2
 8011fd2:	428a      	cmp	r2, r1
 8011fd4:	d94d      	bls.n	8012072 <RadioSetRxConfig+0x304>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8011fd6:	f641 0414 	movw	r4, #6164	; 0x1814
 8011fda:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011fde:	f8a4 a01c 	strh.w	sl, [r4, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8011fe2:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8011fe6:	f240 1314 	movw	r3, #276	; 0x114
 8011fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011fee:	781b      	ldrb	r3, [r3, #0]
 8011ff0:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8011ff2:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8011ff6:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8011ffa:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8011ffe:	f7ff f93e 	bl	801127e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8012002:	2001      	movs	r0, #1
 8012004:	f7ff f9e8 	bl	80113d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8012008:	f104 0038 	add.w	r0, r4, #56	; 0x38
 801200c:	f000 ff72 	bl	8012ef4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8012010:	f104 000e 	add.w	r0, r4, #14
 8012014:	f000 fffc 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8012018:	b2f8      	uxtb	r0, r7
 801201a:	f000 fd9f 	bl	8012b5c <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801201e:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8012022:	f000 fbc8 	bl	80127b6 <SUBGRF_ReadRegister>
 8012026:	f000 0101 	and.w	r1, r0, #1
 801202a:	f640 00a3 	movw	r0, #2211	; 0x8a3
 801202e:	f000 fbb1 	bl	8012794 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8012032:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8012036:	2b01      	cmp	r3, #1
 8012038:	d021      	beq.n	801207e <RadioSetRxConfig+0x310>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801203a:	f240 7036 	movw	r0, #1846	; 0x736
 801203e:	f000 fbba 	bl	80127b6 <SUBGRF_ReadRegister>
 8012042:	f040 0104 	orr.w	r1, r0, #4
 8012046:	b2c9      	uxtb	r1, r1
 8012048:	f240 7036 	movw	r0, #1846	; 0x736
 801204c:	f000 fba2 	bl	8012794 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8012050:	f641 0314 	movw	r3, #6164	; 0x1814
 8012054:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012058:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801205c:	609a      	str	r2, [r3, #8]
}
 801205e:	e6b6      	b.n	8011dce <RadioSetRxConfig+0x60>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8012060:	9b00      	ldr	r3, [sp, #0]
 8012062:	2b01      	cmp	r3, #1
 8012064:	d103      	bne.n	801206e <RadioSetRxConfig+0x300>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8012066:	2d0c      	cmp	r5, #12
 8012068:	d014      	beq.n	8012094 <RadioSetRxConfig+0x326>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801206a:	2100      	movs	r1, #0
 801206c:	e7a7      	b.n	8011fbe <RadioSetRxConfig+0x250>
 801206e:	2100      	movs	r1, #0
 8012070:	e7a5      	b.n	8011fbe <RadioSetRxConfig+0x250>
                if( preambleLen < 12 )
 8012072:	f1ba 0f0c 	cmp.w	sl, #12
 8012076:	bf38      	it	cc
 8012078:	f04f 0a0c 	movcc.w	sl, #12
 801207c:	e7ab      	b.n	8011fd6 <RadioSetRxConfig+0x268>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801207e:	f240 7036 	movw	r0, #1846	; 0x736
 8012082:	f000 fb98 	bl	80127b6 <SUBGRF_ReadRegister>
 8012086:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 801208a:	f240 7036 	movw	r0, #1846	; 0x736
 801208e:	f000 fb81 	bl	8012794 <SUBGRF_WriteRegister>
 8012092:	e7dd      	b.n	8012050 <RadioSetRxConfig+0x2e2>
 8012094:	f641 0314 	movw	r3, #6164	; 0x1814
 8012098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801209c:	2201      	movs	r2, #1
 801209e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80120a2:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80120a4:	e797      	b.n	8011fd6 <RadioSetRxConfig+0x268>

080120a6 <RadioSend>:
{
 80120a6:	b570      	push	{r4, r5, r6, lr}
 80120a8:	b082      	sub	sp, #8
 80120aa:	4605      	mov	r5, r0
 80120ac:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80120ae:	2300      	movs	r3, #0
 80120b0:	461a      	mov	r2, r3
 80120b2:	f240 2101 	movw	r1, #513	; 0x201
 80120b6:	4608      	mov	r0, r1
 80120b8:	f000 fddc 	bl	8012c74 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80120bc:	f641 0614 	movw	r6, #6164	; 0x1814
 80120c0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80120c4:	2101      	movs	r1, #1
 80120c6:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 80120ca:	f001 f8c2 	bl	8013252 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80120ce:	7833      	ldrb	r3, [r6, #0]
 80120d0:	2b01      	cmp	r3, #1
 80120d2:	d103      	bne.n	80120dc <RadioSend+0x36>
 80120d4:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 80120d8:	2b06      	cmp	r3, #6
 80120da:	d017      	beq.n	801210c <RadioSend+0x66>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80120dc:	f640 0089 	movw	r0, #2185	; 0x889
 80120e0:	f000 fb69 	bl	80127b6 <SUBGRF_ReadRegister>
 80120e4:	f040 0104 	orr.w	r1, r0, #4
 80120e8:	b2c9      	uxtb	r1, r1
 80120ea:	f640 0089 	movw	r0, #2185	; 0x889
 80120ee:	f000 fb51 	bl	8012794 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 80120f2:	f641 0314 	movw	r3, #6164	; 0x1814
 80120f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80120fa:	781b      	ldrb	r3, [r3, #0]
 80120fc:	2b04      	cmp	r3, #4
 80120fe:	f200 80ad 	bhi.w	801225c <RadioSend+0x1b6>
 8012102:	e8df f003 	tbb	[pc, r3]
 8012106:	9ebd      	.short	0x9ebd
 8012108:	f2bd      	.short	0xf2bd
 801210a:	0e          	.byte	0x0e
 801210b:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801210c:	f640 0089 	movw	r0, #2185	; 0x889
 8012110:	f000 fb51 	bl	80127b6 <SUBGRF_ReadRegister>
 8012114:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8012118:	f640 0089 	movw	r0, #2185	; 0x889
 801211c:	f000 fb3a 	bl	8012794 <SUBGRF_WriteRegister>
 8012120:	e7e7      	b.n	80120f2 <RadioSend+0x4c>
    uint8_t prevInt = 0;
 8012122:	2100      	movs	r1, #0
    for( i = 0; i < size; i++ )
 8012124:	2c00      	cmp	r4, #0
 8012126:	d049      	beq.n	80121bc <RadioSend+0x116>
 8012128:	462b      	mov	r3, r5
 801212a:	f241 61f8 	movw	r1, #5880	; 0x16f8
 801212e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8012132:	1966      	adds	r6, r4, r5
        outBuffer[i] = 0;
 8012134:	2000      	movs	r0, #0
        inBuffer[i] = ~inBuffer[i];
 8012136:	781a      	ldrb	r2, [r3, #0]
 8012138:	43d2      	mvns	r2, r2
 801213a:	f803 2b01 	strb.w	r2, [r3], #1
        outBuffer[i] = 0;
 801213e:	f801 0b01 	strb.w	r0, [r1], #1
    for( i = 0; i < size; i++ )
 8012142:	42b3      	cmp	r3, r6
 8012144:	d1f7      	bne.n	8012136 <RadioSend+0x90>
    for( i = 0; i < ( size * 8 ); i++ )
 8012146:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 801214a:	2100      	movs	r1, #0
 801214c:	460b      	mov	r3, r1
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801214e:	f241 60f8 	movw	r0, #5880	; 0x16f8
 8012152:	f2c2 0000 	movt	r0, #8192	; 0x2000
        index_bit = 7 - ( i % 8 );
 8012156:	425e      	negs	r6, r3
 8012158:	f003 0207 	and.w	r2, r3, #7
 801215c:	f006 0607 	and.w	r6, r6, #7
 8012160:	bf58      	it	pl
 8012162:	4272      	negpl	r2, r6
 8012164:	f1c2 0207 	rsb	r2, r2, #7
 8012168:	b2d2      	uxtb	r2, r2
        index_byte = i / 8;
 801216a:	469e      	mov	lr, r3
 801216c:	2b00      	cmp	r3, #0
 801216e:	bfb8      	it	lt
 8012170:	f103 0e07 	addlt.w	lr, r3, #7
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8012174:	3301      	adds	r3, #1
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8012176:	f3ce 0ec7 	ubfx	lr, lr, #3, #8
 801217a:	f815 e00e 	ldrb.w	lr, [r5, lr]
 801217e:	fa4e f202 	asr.w	r2, lr, r2
 8012182:	f002 0201 	and.w	r2, r2, #1
        prevInt ^= currBit;
 8012186:	4051      	eors	r1, r2
        index_byte_out = ( i + 1 ) / 8;
 8012188:	469e      	mov	lr, r3
 801218a:	2b00      	cmp	r3, #0
 801218c:	bfb8      	it	lt
 801218e:	f103 0e07 	addlt.w	lr, r3, #7
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8012192:	f3ce 0ec7 	ubfx	lr, lr, #3, #8
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8012196:	425e      	negs	r6, r3
 8012198:	f003 0207 	and.w	r2, r3, #7
 801219c:	f006 0607 	and.w	r6, r6, #7
 80121a0:	bf58      	it	pl
 80121a2:	4272      	negpl	r2, r6
 80121a4:	f1c2 0207 	rsb	r2, r2, #7
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 80121a8:	b2d2      	uxtb	r2, r2
 80121aa:	fa01 f202 	lsl.w	r2, r1, r2
 80121ae:	f810 600e 	ldrb.w	r6, [r0, lr]
 80121b2:	4332      	orrs	r2, r6
 80121b4:	f800 200e 	strb.w	r2, [r0, lr]
    for( i = 0; i < ( size * 8 ); i++ )
 80121b8:	459c      	cmp	ip, r3
 80121ba:	dccc      	bgt.n	8012156 <RadioSend+0xb0>
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80121bc:	f241 62f8 	movw	r2, #5880	; 0x16f8
 80121c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80121c4:	018b      	lsls	r3, r1, #6
 80121c6:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
 80121ca:	fab1 f181 	clz	r1, r1
 80121ce:	0949      	lsrs	r1, r1, #5
 80121d0:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
 80121d4:	5513      	strb	r3, [r2, r4]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80121d6:	f641 0514 	movw	r5, #6164	; 0x1814
 80121da:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80121de:	2302      	movs	r3, #2
 80121e0:	73ab      	strb	r3, [r5, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80121e2:	1c66      	adds	r6, r4, #1
 80121e4:	b2f6      	uxtb	r6, r6
 80121e6:	76ae      	strb	r6, [r5, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80121e8:	f105 000e 	add.w	r0, r5, #14
 80121ec:	f000 ff10 	bl	8013010 <SUBGRF_SetPacketParams>
    SUBGRF_WriteRegister( addr, data );
 80121f0:	2100      	movs	r1, #0
 80121f2:	20f1      	movs	r0, #241	; 0xf1
 80121f4:	f000 face 	bl	8012794 <SUBGRF_WriteRegister>
 80121f8:	2100      	movs	r1, #0
 80121fa:	20f0      	movs	r0, #240	; 0xf0
 80121fc:	f000 faca 	bl	8012794 <SUBGRF_WriteRegister>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8012200:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8012202:	2b64      	cmp	r3, #100	; 0x64
 8012204:	f000 8081 	beq.w	801230a <RadioSend+0x264>
    SUBGRF_WriteRegister( addr, data );
 8012208:	21e1      	movs	r1, #225	; 0xe1
 801220a:	20f3      	movs	r0, #243	; 0xf3
 801220c:	f000 fac2 	bl	8012794 <SUBGRF_WriteRegister>
 8012210:	2104      	movs	r1, #4
 8012212:	20f2      	movs	r0, #242	; 0xf2
 8012214:	f000 fabe 	bl	8012794 <SUBGRF_WriteRegister>
            uint16_t bitNum = ( size * 8 ) + 2;
 8012218:	00e1      	lsls	r1, r4, #3
 801221a:	1c8c      	adds	r4, r1, #2
    SUBGRF_WriteRegister( addr, data );
 801221c:	0a09      	lsrs	r1, r1, #8
 801221e:	20f4      	movs	r0, #244	; 0xf4
 8012220:	f000 fab8 	bl	8012794 <SUBGRF_WriteRegister>
 8012224:	f004 01fe 	and.w	r1, r4, #254	; 0xfe
 8012228:	20f5      	movs	r0, #245	; 0xf5
 801222a:	f000 fab3 	bl	8012794 <SUBGRF_WriteRegister>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801222e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8012232:	4631      	mov	r1, r6
 8012234:	f241 60f8 	movw	r0, #5880	; 0x16f8
 8012238:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801223c:	f000 fbd4 	bl	80129e8 <SUBGRF_SendPayload>
            break;
 8012240:	e00c      	b.n	801225c <RadioSend+0x1b6>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8012242:	f641 0014 	movw	r0, #6164	; 0x1814
 8012246:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801224a:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801224c:	300e      	adds	r0, #14
 801224e:	f000 fedf 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8012252:	2200      	movs	r2, #0
 8012254:	4621      	mov	r1, r4
 8012256:	4628      	mov	r0, r5
 8012258:	f000 fbc6 	bl	80129e8 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801225c:	f641 0314 	movw	r3, #6164	; 0x1814
 8012260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012264:	f641 0470 	movw	r4, #6256	; 0x1870
 8012268:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801226c:	6859      	ldr	r1, [r3, #4]
 801226e:	4620      	mov	r0, r4
 8012270:	f001 fe61 	bl	8013f36 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8012274:	4620      	mov	r0, r4
 8012276:	f001 fe0e 	bl	8013e96 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 801227a:	2000      	movs	r0, #0
}
 801227c:	b002      	add	sp, #8
 801227e:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 8012280:	f001 f8e4 	bl	801344c <RFW_Is_Init>
 8012284:	2801      	cmp	r0, #1
 8012286:	d00d      	beq.n	80122a4 <RadioSend+0x1fe>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8012288:	f641 0014 	movw	r0, #6164	; 0x1814
 801228c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012290:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8012292:	300e      	adds	r0, #14
 8012294:	f000 febc 	bl	8013010 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8012298:	2200      	movs	r2, #0
 801229a:	4621      	mov	r1, r4
 801229c:	4628      	mov	r0, r5
 801229e:	f000 fba3 	bl	80129e8 <SUBGRF_SendPayload>
 80122a2:	e7db      	b.n	801225c <RadioSend+0x1b6>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80122a4:	f10d 0207 	add.w	r2, sp, #7
 80122a8:	4621      	mov	r1, r4
 80122aa:	4628      	mov	r0, r5
 80122ac:	f001 f8d3 	bl	8013456 <RFW_TransmitInit>
 80122b0:	b980      	cbnz	r0, 80122d4 <RadioSend+0x22e>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80122b2:	f641 0014 	movw	r0, #6164	; 0x1814
 80122b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80122ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80122be:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80122c0:	300e      	adds	r0, #14
 80122c2:	f000 fea5 	bl	8013010 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80122c6:	2200      	movs	r2, #0
 80122c8:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80122cc:	4628      	mov	r0, r5
 80122ce:	f000 fb8b 	bl	80129e8 <SUBGRF_SendPayload>
 80122d2:	e7c3      	b.n	801225c <RadioSend+0x1b6>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 80122d4:	f245 2330 	movw	r3, #21040	; 0x5230
 80122d8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80122dc:	2201      	movs	r2, #1
 80122de:	2100      	movs	r1, #0
 80122e0:	2002      	movs	r0, #2
 80122e2:	f001 ff8d 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80122e6:	2003      	movs	r0, #3
 80122e8:	e7c8      	b.n	801227c <RadioSend+0x1d6>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80122ea:	f641 0014 	movw	r0, #6164	; 0x1814
 80122ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80122f2:	2302      	movs	r3, #2
 80122f4:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80122f6:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80122f8:	300e      	adds	r0, #14
 80122fa:	f000 fe89 	bl	8013010 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80122fe:	2200      	movs	r2, #0
 8012300:	4621      	mov	r1, r4
 8012302:	4628      	mov	r0, r5
 8012304:	f000 fb70 	bl	80129e8 <SUBGRF_SendPayload>
            break;
 8012308:	e7a8      	b.n	801225c <RadioSend+0x1b6>
    SUBGRF_WriteRegister( addr, data );
 801230a:	2170      	movs	r1, #112	; 0x70
 801230c:	20f3      	movs	r0, #243	; 0xf3
 801230e:	f000 fa41 	bl	8012794 <SUBGRF_WriteRegister>
 8012312:	211d      	movs	r1, #29
 8012314:	20f2      	movs	r0, #242	; 0xf2
 8012316:	f000 fa3d 	bl	8012794 <SUBGRF_WriteRegister>
}
 801231a:	e77d      	b.n	8012218 <RadioSend+0x172>

0801231c <RadioIrqProcess>:
{
 801231c:	b530      	push	{r4, r5, lr}
 801231e:	b083      	sub	sp, #12
    uint8_t size = 0;
 8012320:	2300      	movs	r3, #0
 8012322:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8012326:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8012328:	f641 0314 	movw	r3, #6164	; 0x1814
 801232c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012330:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8012334:	2b20      	cmp	r3, #32
 8012336:	d828      	bhi.n	801238a <RadioIrqProcess+0x6e>
 8012338:	2b00      	cmp	r3, #0
 801233a:	f000 817f 	beq.w	801263c <RadioIrqProcess+0x320>
 801233e:	3b01      	subs	r3, #1
 8012340:	2b1f      	cmp	r3, #31
 8012342:	f200 817b 	bhi.w	801263c <RadioIrqProcess+0x320>
 8012346:	e8df f013 	tbh	[pc, r3, lsl #1]
 801234a:	006b      	.short	0x006b
 801234c:	01790089 	.word	0x01790089
 8012350:	01790126 	.word	0x01790126
 8012354:	01790179 	.word	0x01790179
 8012358:	01790160 	.word	0x01790160
 801235c:	01790179 	.word	0x01790179
 8012360:	01790179 	.word	0x01790179
 8012364:	01790179 	.word	0x01790179
 8012368:	01790170 	.word	0x01790170
 801236c:	01790179 	.word	0x01790179
 8012370:	01790179 	.word	0x01790179
 8012374:	01790179 	.word	0x01790179
 8012378:	01790179 	.word	0x01790179
 801237c:	01790179 	.word	0x01790179
 8012380:	01790179 	.word	0x01790179
 8012384:	01790179 	.word	0x01790179
 8012388:	017b      	.short	0x017b
 801238a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801238e:	f000 80dd 	beq.w	801254c <RadioIrqProcess+0x230>
 8012392:	d92d      	bls.n	80123f0 <RadioIrqProcess+0xd4>
 8012394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012398:	f040 8150 	bne.w	801263c <RadioIrqProcess+0x320>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801239c:	f245 2348 	movw	r3, #21064	; 0x5248
 80123a0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80123a4:	2201      	movs	r2, #1
 80123a6:	2100      	movs	r1, #0
 80123a8:	2002      	movs	r0, #2
 80123aa:	f001 ff29 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80123ae:	f000 f9eb 	bl	8012788 <SUBGRF_GetOperatingMode>
 80123b2:	2804      	cmp	r0, #4
 80123b4:	f000 80da 	beq.w	801256c <RadioIrqProcess+0x250>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80123b8:	f000 f9e6 	bl	8012788 <SUBGRF_GetOperatingMode>
 80123bc:	2805      	cmp	r0, #5
 80123be:	f040 813d 	bne.w	801263c <RadioIrqProcess+0x320>
            TimerStop( &RxTimeoutTimer );
 80123c2:	f241 70fc 	movw	r0, #6140	; 0x17fc
 80123c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80123ca:	f001 fcf9 	bl	8013dc0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80123ce:	2000      	movs	r0, #0
 80123d0:	f000 fada 	bl	8012988 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80123d4:	f241 73f8 	movw	r3, #6136	; 0x17f8
 80123d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	f000 812c 	beq.w	801263c <RadioIrqProcess+0x320>
 80123e4:	68db      	ldr	r3, [r3, #12]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	f000 8128 	beq.w	801263c <RadioIrqProcess+0x320>
                RadioEvents->RxTimeout( );
 80123ec:	4798      	blx	r3
 80123ee:	e125      	b.n	801263c <RadioIrqProcess+0x320>
    switch( SubgRf.RadioIrq )
 80123f0:	2b40      	cmp	r3, #64	; 0x40
 80123f2:	f000 814a 	beq.w	801268a <RadioIrqProcess+0x36e>
 80123f6:	2b80      	cmp	r3, #128	; 0x80
 80123f8:	f040 8120 	bne.w	801263c <RadioIrqProcess+0x320>
        SUBGRF_SetStandby( STDBY_RC );
 80123fc:	2000      	movs	r0, #0
 80123fe:	f000 fac3 	bl	8012988 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8012402:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8012406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	2b00      	cmp	r3, #0
 801240e:	f000 8115 	beq.w	801263c <RadioIrqProcess+0x320>
 8012412:	699b      	ldr	r3, [r3, #24]
 8012414:	2b00      	cmp	r3, #0
 8012416:	f000 8111 	beq.w	801263c <RadioIrqProcess+0x320>
            RadioEvents->CadDone( false );
 801241a:	2000      	movs	r0, #0
 801241c:	4798      	blx	r3
 801241e:	e10d      	b.n	801263c <RadioIrqProcess+0x320>
        TimerStop( &TxTimeoutTimer );
 8012420:	f641 0070 	movw	r0, #6256	; 0x1870
 8012424:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012428:	f001 fcca 	bl	8013dc0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801242c:	2000      	movs	r0, #0
 801242e:	f000 faab 	bl	8012988 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8012432:	f001 f80d 	bl	8013450 <RFW_Is_LongPacketModeEnabled>
 8012436:	2801      	cmp	r0, #1
 8012438:	d00d      	beq.n	8012456 <RadioIrqProcess+0x13a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801243a:	f241 73f8 	movw	r3, #6136	; 0x17f8
 801243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	2b00      	cmp	r3, #0
 8012446:	f000 80f9 	beq.w	801263c <RadioIrqProcess+0x320>
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	2b00      	cmp	r3, #0
 801244e:	f000 80f5 	beq.w	801263c <RadioIrqProcess+0x320>
            RadioEvents->TxDone( );
 8012452:	4798      	blx	r3
 8012454:	e0f2      	b.n	801263c <RadioIrqProcess+0x320>
            RFW_DeInit_TxLongPacket( );
 8012456:	f001 f804 	bl	8013462 <RFW_DeInit_TxLongPacket>
 801245a:	e7ee      	b.n	801243a <RadioIrqProcess+0x11e>
        TimerStop( &RxTimeoutTimer );
 801245c:	f241 70fc 	movw	r0, #6140	; 0x17fc
 8012460:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012464:	f001 fcac 	bl	8013dc0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8012468:	f641 0314 	movw	r3, #6164	; 0x1814
 801246c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012470:	785b      	ldrb	r3, [r3, #1]
 8012472:	b393      	cbz	r3, 80124da <RadioIrqProcess+0x1be>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8012474:	22ff      	movs	r2, #255	; 0xff
 8012476:	f10d 0107 	add.w	r1, sp, #7
 801247a:	f241 60f8 	movw	r0, #5880	; 0x16f8
 801247e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012482:	f000 fe8c 	bl	801319e <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8012486:	f641 0038 	movw	r0, #6200	; 0x1838
 801248a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801248e:	f000 fea0 	bl	80131d2 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8012492:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8012496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	2b00      	cmp	r3, #0
 801249e:	f000 80cd 	beq.w	801263c <RadioIrqProcess+0x320>
 80124a2:	689c      	ldr	r4, [r3, #8]
 80124a4:	2c00      	cmp	r4, #0
 80124a6:	f000 80c9 	beq.w	801263c <RadioIrqProcess+0x320>
            switch( SubgRf.PacketStatus.packetType )
 80124aa:	f641 0314 	movw	r3, #6164	; 0x1814
 80124ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80124b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80124b6:	2b01      	cmp	r3, #1
 80124b8:	d123      	bne.n	8012502 <RadioIrqProcess+0x1e6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 80124ba:	f641 0214 	movw	r2, #6164	; 0x1814
 80124be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80124c2:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 80124c6:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 80124ca:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80124ce:	f241 60f8 	movw	r0, #5880	; 0x16f8
 80124d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80124d6:	47a0      	blx	r4
                break;
 80124d8:	e0b0      	b.n	801263c <RadioIrqProcess+0x320>
            SUBGRF_SetStandby( STDBY_RC );
 80124da:	2000      	movs	r0, #0
 80124dc:	f000 fa54 	bl	8012988 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 80124e0:	2100      	movs	r1, #0
 80124e2:	f640 1002 	movw	r0, #2306	; 0x902
 80124e6:	f000 f955 	bl	8012794 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 80124ea:	f640 1044 	movw	r0, #2372	; 0x944
 80124ee:	f000 f962 	bl	80127b6 <SUBGRF_ReadRegister>
 80124f2:	f040 0102 	orr.w	r1, r0, #2
 80124f6:	b2c9      	uxtb	r1, r1
 80124f8:	f640 1044 	movw	r0, #2372	; 0x944
 80124fc:	f000 f94a 	bl	8012794 <SUBGRF_WriteRegister>
 8012500:	e7b8      	b.n	8012474 <RadioIrqProcess+0x158>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8012502:	f641 0414 	movw	r4, #6164	; 0x1814
 8012506:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801250a:	4669      	mov	r1, sp
 801250c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 801250e:	f000 ff4f 	bl	80133b0 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8012512:	9b00      	ldr	r3, [sp, #0]
 8012514:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8012518:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 801251c:	f2c1 0262 	movt	r2, #4194	; 0x1062
 8012520:	fb82 1203 	smull	r1, r2, r2, r3
 8012524:	17db      	asrs	r3, r3, #31
 8012526:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 801252a:	f241 72f8 	movw	r2, #6136	; 0x17f8
 801252e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8012532:	6812      	ldr	r2, [r2, #0]
 8012534:	6895      	ldr	r5, [r2, #8]
 8012536:	b25b      	sxtb	r3, r3
 8012538:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 801253c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8012540:	f241 60f8 	movw	r0, #5880	; 0x16f8
 8012544:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012548:	47a8      	blx	r5
                break;
 801254a:	e077      	b.n	801263c <RadioIrqProcess+0x320>
        SUBGRF_SetStandby( STDBY_RC );
 801254c:	2000      	movs	r0, #0
 801254e:	f000 fa1b 	bl	8012988 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8012552:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8012556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d06d      	beq.n	801263c <RadioIrqProcess+0x320>
 8012560:	699b      	ldr	r3, [r3, #24]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d06a      	beq.n	801263c <RadioIrqProcess+0x320>
            RadioEvents->CadDone( true );
 8012566:	2001      	movs	r0, #1
 8012568:	4798      	blx	r3
 801256a:	e067      	b.n	801263c <RadioIrqProcess+0x320>
            TimerStop( &TxTimeoutTimer );
 801256c:	f641 0070 	movw	r0, #6256	; 0x1870
 8012570:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012574:	f001 fc24 	bl	8013dc0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8012578:	2000      	movs	r0, #0
 801257a:	f000 fa05 	bl	8012988 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801257e:	f241 73f8 	movw	r3, #6136	; 0x17f8
 8012582:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d057      	beq.n	801263c <RadioIrqProcess+0x320>
 801258c:	685b      	ldr	r3, [r3, #4]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d054      	beq.n	801263c <RadioIrqProcess+0x320>
                RadioEvents->TxTimeout( );
 8012592:	4798      	blx	r3
 8012594:	e052      	b.n	801263c <RadioIrqProcess+0x320>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8012596:	f245 235c 	movw	r3, #21084	; 0x525c
 801259a:	f6c0 0301 	movt	r3, #2049	; 0x801
 801259e:	2201      	movs	r2, #1
 80125a0:	2100      	movs	r1, #0
 80125a2:	2002      	movs	r0, #2
 80125a4:	f001 fe2c 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 80125a8:	f641 0314 	movw	r3, #6164	; 0x1814
 80125ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80125b0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80125b2:	2900      	cmp	r1, #0
 80125b4:	d042      	beq.n	801263c <RadioIrqProcess+0x320>
    SUBGRF_WriteRegister( addr, data );
 80125b6:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80125ba:	f640 1003 	movw	r0, #2307	; 0x903
 80125be:	f000 f8e9 	bl	8012794 <SUBGRF_WriteRegister>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 80125c2:	f641 0414 	movw	r4, #6164	; 0x1814
 80125c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    SUBGRF_WriteRegister( addr, data );
 80125ca:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 80125ce:	f640 1004 	movw	r0, #2308	; 0x904
 80125d2:	f000 f8df 	bl	8012794 <SUBGRF_WriteRegister>
 80125d6:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 80125da:	f640 1005 	movw	r0, #2309	; 0x905
 80125de:	f000 f8d9 	bl	8012794 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 80125e2:	f640 1002 	movw	r0, #2306	; 0x902
 80125e6:	f000 f8e6 	bl	80127b6 <SUBGRF_ReadRegister>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 80125ea:	f040 0101 	orr.w	r1, r0, #1
    SUBGRF_WriteRegister( addr, data );
 80125ee:	b2c9      	uxtb	r1, r1
 80125f0:	f640 1002 	movw	r0, #2306	; 0x902
 80125f4:	f000 f8ce 	bl	8012794 <SUBGRF_WriteRegister>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 80125f8:	2200      	movs	r2, #0
 80125fa:	65a2      	str	r2, [r4, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80125fc:	4613      	mov	r3, r2
 80125fe:	f240 2162 	movw	r1, #610	; 0x262
 8012602:	4608      	mov	r0, r1
 8012604:	f000 fb36 	bl	8012c74 <SUBGRF_SetDioIrqParams>
 8012608:	e018      	b.n	801263c <RadioIrqProcess+0x320>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801260a:	f245 2368 	movw	r3, #21096	; 0x5268
 801260e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8012612:	2201      	movs	r2, #1
 8012614:	2100      	movs	r1, #0
 8012616:	2002      	movs	r0, #2
 8012618:	f001 fdf2 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801261c:	f000 ff16 	bl	801344c <RFW_Is_Init>
 8012620:	2801      	cmp	r0, #1
 8012622:	d10b      	bne.n	801263c <RadioIrqProcess+0x320>
            RFW_ReceivePayload( );
 8012624:	f000 ff1e 	bl	8013464 <RFW_ReceivePayload>
 8012628:	e008      	b.n	801263c <RadioIrqProcess+0x320>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801262a:	f245 2374 	movw	r3, #21108	; 0x5274
 801262e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8012632:	2201      	movs	r2, #1
 8012634:	2100      	movs	r1, #0
 8012636:	2002      	movs	r0, #2
 8012638:	f001 fde2 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
}
 801263c:	b003      	add	sp, #12
 801263e:	bd30      	pop	{r4, r5, pc}
        TimerStop( &RxTimeoutTimer );
 8012640:	f241 70fc 	movw	r0, #6140	; 0x17fc
 8012644:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012648:	f001 fbba 	bl	8013dc0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801264c:	f641 0314 	movw	r3, #6164	; 0x1814
 8012650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012654:	785b      	ldrb	r3, [r3, #1]
 8012656:	b1a3      	cbz	r3, 8012682 <RadioIrqProcess+0x366>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8012658:	f241 73f8 	movw	r3, #6136	; 0x17f8
 801265c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	2b00      	cmp	r3, #0
 8012664:	d0ea      	beq.n	801263c <RadioIrqProcess+0x320>
 8012666:	68db      	ldr	r3, [r3, #12]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d0e7      	beq.n	801263c <RadioIrqProcess+0x320>
            RadioEvents->RxTimeout( );
 801266c:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801266e:	f245 2380 	movw	r3, #21120	; 0x5280
 8012672:	f6c0 0301 	movt	r3, #2049	; 0x801
 8012676:	2201      	movs	r2, #1
 8012678:	2100      	movs	r1, #0
 801267a:	2002      	movs	r0, #2
 801267c:	f001 fdc0 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
 8012680:	e7dc      	b.n	801263c <RadioIrqProcess+0x320>
            SUBGRF_SetStandby( STDBY_RC );
 8012682:	2000      	movs	r0, #0
 8012684:	f000 f980 	bl	8012988 <SUBGRF_SetStandby>
 8012688:	e7e6      	b.n	8012658 <RadioIrqProcess+0x33c>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801268a:	f245 238c 	movw	r3, #21132	; 0x528c
 801268e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8012692:	2201      	movs	r2, #1
 8012694:	2100      	movs	r1, #0
 8012696:	2002      	movs	r0, #2
 8012698:	f001 fdb2 	bl	8014200 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801269c:	f641 0314 	movw	r3, #6164	; 0x1814
 80126a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126a4:	785b      	ldrb	r3, [r3, #1]
 80126a6:	b15b      	cbz	r3, 80126c0 <RadioIrqProcess+0x3a4>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80126a8:	f241 73f8 	movw	r3, #6136	; 0x17f8
 80126ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d0c2      	beq.n	801263c <RadioIrqProcess+0x320>
 80126b6:	691b      	ldr	r3, [r3, #16]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d0bf      	beq.n	801263c <RadioIrqProcess+0x320>
            RadioEvents->RxError( );
 80126bc:	4798      	blx	r3
}
 80126be:	e7bd      	b.n	801263c <RadioIrqProcess+0x320>
            SUBGRF_SetStandby( STDBY_RC );
 80126c0:	2000      	movs	r0, #0
 80126c2:	f000 f961 	bl	8012988 <SUBGRF_SetStandby>
 80126c6:	e7ef      	b.n	80126a8 <RadioIrqProcess+0x38c>

080126c8 <RadioOnDioIrq>:
{
 80126c8:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 80126ca:	f641 0314 	movw	r3, #6164	; 0x1814
 80126ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126d2:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 80126d6:	f7ff fe21 	bl	801231c <RadioIrqProcess>
}
 80126da:	bd08      	pop	{r3, pc}

080126dc <RadioTxPrbs>:
{
 80126dc:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80126de:	f641 0314 	movw	r3, #6164	; 0x1814
 80126e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126e6:	2101      	movs	r1, #1
 80126e8:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 80126ec:	f000 fdb1 	bl	8013252 <SUBGRF_SetSwitch>
    SUBGRF_WriteRegister( addr, data );
 80126f0:	212d      	movs	r1, #45	; 0x2d
 80126f2:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80126f6:	f000 f84d 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_SetTxInfinitePreamble( );
 80126fa:	f000 fa1b 	bl	8012b34 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 80126fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8012702:	f2c0 000f 	movt	r0, #15
 8012706:	f000 f957 	bl	80129b8 <SUBGRF_SetTx>
}
 801270a:	bd08      	pop	{r3, pc}

0801270c <RadioIsChannelFree>:
{
 801270c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801270e:	b08b      	sub	sp, #44	; 0x2c
 8012710:	4604      	mov	r4, r0
 8012712:	460f      	mov	r7, r1
 8012714:	4616      	mov	r6, r2
 8012716:	461d      	mov	r5, r3
    RadioStandby( );
 8012718:	f7fe fdb1 	bl	801127e <RadioStandby>
    RadioSetModem( MODEM_FSK );
 801271c:	2000      	movs	r0, #0
 801271e:	f7fe fe5b 	bl	80113d8 <RadioSetModem>
    SUBGRF_SetRfFrequency( freq );
 8012722:	4620      	mov	r0, r4
 8012724:	f000 fb19 	bl	8012d5a <SUBGRF_SetRfFrequency>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8012728:	2301      	movs	r3, #1
 801272a:	9309      	str	r3, [sp, #36]	; 0x24
 801272c:	2400      	movs	r4, #0
 801272e:	9408      	str	r4, [sp, #32]
 8012730:	9407      	str	r4, [sp, #28]
 8012732:	9406      	str	r4, [sp, #24]
 8012734:	9405      	str	r4, [sp, #20]
 8012736:	9404      	str	r4, [sp, #16]
 8012738:	9403      	str	r4, [sp, #12]
 801273a:	9402      	str	r4, [sp, #8]
 801273c:	2303      	movs	r3, #3
 801273e:	9301      	str	r3, [sp, #4]
 8012740:	9700      	str	r7, [sp, #0]
 8012742:	4623      	mov	r3, r4
 8012744:	f44f 7216 	mov.w	r2, #600	; 0x258
 8012748:	4639      	mov	r1, r7
 801274a:	4620      	mov	r0, r4
 801274c:	f7ff fb0f 	bl	8011d6e <RadioSetRxConfig>
    RadioRx( 0 );
 8012750:	4620      	mov	r0, r4
 8012752:	f7fe fdf7 	bl	8011344 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8012756:	f7fe fda8 	bl	80112aa <RadioGetWakeupTime>
 801275a:	f7ef fd7b 	bl	8002254 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 801275e:	f001 fae5 	bl	8013d2c <UTIL_TIMER_GetCurrentTime>
 8012762:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8012764:	4620      	mov	r0, r4
 8012766:	f001 faeb 	bl	8013d40 <UTIL_TIMER_GetElapsedTime>
 801276a:	42a8      	cmp	r0, r5
 801276c:	d206      	bcs.n	801277c <RadioIsChannelFree+0x70>
    return SUBGRF_GetRssiInst( );
 801276e:	f000 fce2 	bl	8013136 <SUBGRF_GetRssiInst>
        if( rssi > rssiThresh )
 8012772:	b200      	sxth	r0, r0
 8012774:	4286      	cmp	r6, r0
 8012776:	daf5      	bge.n	8012764 <RadioIsChannelFree+0x58>
            status = false;
 8012778:	2400      	movs	r4, #0
 801277a:	e000      	b.n	801277e <RadioIsChannelFree+0x72>
    bool status = true;
 801277c:	2401      	movs	r4, #1
    RadioStandby( );
 801277e:	f7fe fd7e 	bl	801127e <RadioStandby>
}
 8012782:	4620      	mov	r0, r4
 8012784:	b00b      	add	sp, #44	; 0x2c
 8012786:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012788 <SUBGRF_GetOperatingMode>:
    OperatingMode = MODE_STDBY_RC;
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
 8012788:	f641 038e 	movw	r3, #6286	; 0x188e
 801278c:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8012790:	7818      	ldrb	r0, [r3, #0]
 8012792:	4770      	bx	lr

08012794 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8012794:	b500      	push	{lr}
 8012796:	b083      	sub	sp, #12
 8012798:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801279c:	2301      	movs	r3, #1
 801279e:	f10d 0207 	add.w	r2, sp, #7
 80127a2:	4601      	mov	r1, r0
 80127a4:	f240 3070 	movw	r0, #880	; 0x370
 80127a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80127ac:	f7f4 fa53 	bl	8006c56 <HAL_SUBGHZ_WriteRegisters>
}
 80127b0:	b003      	add	sp, #12
 80127b2:	f85d fb04 	ldr.w	pc, [sp], #4

080127b6 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80127b6:	b500      	push	{lr}
 80127b8:	b083      	sub	sp, #12
 80127ba:	4601      	mov	r1, r0
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80127bc:	2301      	movs	r3, #1
 80127be:	f10d 0207 	add.w	r2, sp, #7
 80127c2:	f240 3070 	movw	r0, #880	; 0x370
 80127c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80127ca:	f7f4 fa93 	bl	8006cf4 <HAL_SUBGHZ_ReadRegisters>
    return data;
}
 80127ce:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80127d2:	b003      	add	sp, #12
 80127d4:	f85d fb04 	ldr.w	pc, [sp], #4

080127d8 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 80127d8:	b510      	push	{r4, lr}
 80127da:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 80127dc:	f7f6 fd31 	bl	8009242 <RBI_IsDCDC>
 80127e0:	2801      	cmp	r0, #1
 80127e2:	d000      	beq.n	80127e6 <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 80127e4:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80127e6:	f640 1023 	movw	r0, #2339	; 0x923
 80127ea:	f7ff ffe4 	bl	80127b6 <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80127ee:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
 80127f2:	4321      	orrs	r1, r4
 80127f4:	f640 1023 	movw	r0, #2339	; 0x923
 80127f8:	f7ff ffcc 	bl	8012794 <SUBGRF_WriteRegister>
}
 80127fc:	e7f2      	b.n	80127e4 <Radio_SMPS_Set+0xc>

080127fe <SUBGRF_SetWhiteningSeed>:
    return PacketType;
 80127fe:	f641 038f 	movw	r3, #6287	; 0x188f
 8012802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    switch( SUBGRF_GetPacketType( ) )
 8012806:	781b      	ldrb	r3, [r3, #0]
 8012808:	b103      	cbz	r3, 801280c <SUBGRF_SetWhiteningSeed+0xe>
 801280a:	4770      	bx	lr
{
 801280c:	b510      	push	{r4, lr}
 801280e:	4604      	mov	r4, r0
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8012810:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8012814:	f7ff ffcf 	bl	80127b6 <SUBGRF_ReadRegister>
 8012818:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801281c:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8012820:	4301      	orrs	r1, r0
 8012822:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8012826:	f7ff ffb5 	bl	8012794 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801282a:	b2e1      	uxtb	r1, r4
 801282c:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8012830:	f7ff ffb0 	bl	8012794 <SUBGRF_WriteRegister>
}
 8012834:	bd10      	pop	{r4, pc}

08012836 <SUBGRF_WriteRegisters>:
{
 8012836:	b510      	push	{r4, lr}
 8012838:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801283a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801283e:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8012840:	460a      	mov	r2, r1
 8012842:	4601      	mov	r1, r0
 8012844:	f240 3070 	movw	r0, #880	; 0x370
 8012848:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801284c:	f7f4 fa03 	bl	8006c56 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012850:	f384 8810 	msr	PRIMASK, r4
}
 8012854:	bd10      	pop	{r4, pc}

08012856 <SUBGRF_SetSyncWord>:
{
 8012856:	b508      	push	{r3, lr}
 8012858:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801285a:	2208      	movs	r2, #8
 801285c:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8012860:	f7ff ffe9 	bl	8012836 <SUBGRF_WriteRegisters>
}
 8012864:	2000      	movs	r0, #0
 8012866:	bd08      	pop	{r3, pc}

08012868 <SUBGRF_SetCrcSeed>:
{
 8012868:	b500      	push	{lr}
 801286a:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801286c:	0a03      	lsrs	r3, r0, #8
 801286e:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8012872:	f88d 0005 	strb.w	r0, [sp, #5]
    return PacketType;
 8012876:	f641 038f 	movw	r3, #6287	; 0x188f
 801287a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    switch( SUBGRF_GetPacketType( ) )
 801287e:	781b      	ldrb	r3, [r3, #0]
 8012880:	b113      	cbz	r3, 8012888 <SUBGRF_SetCrcSeed+0x20>
}
 8012882:	b003      	add	sp, #12
 8012884:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8012888:	2202      	movs	r2, #2
 801288a:	a901      	add	r1, sp, #4
 801288c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8012890:	f7ff ffd1 	bl	8012836 <SUBGRF_WriteRegisters>
}
 8012894:	e7f5      	b.n	8012882 <SUBGRF_SetCrcSeed+0x1a>

08012896 <SUBGRF_SetCrcPolynomial>:
{
 8012896:	b500      	push	{lr}
 8012898:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801289a:	0a03      	lsrs	r3, r0, #8
 801289c:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80128a0:	f88d 0005 	strb.w	r0, [sp, #5]
    return PacketType;
 80128a4:	f641 038f 	movw	r3, #6287	; 0x188f
 80128a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    switch( SUBGRF_GetPacketType( ) )
 80128ac:	781b      	ldrb	r3, [r3, #0]
 80128ae:	b113      	cbz	r3, 80128b6 <SUBGRF_SetCrcPolynomial+0x20>
}
 80128b0:	b003      	add	sp, #12
 80128b2:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80128b6:	2202      	movs	r2, #2
 80128b8:	a901      	add	r1, sp, #4
 80128ba:	f240 60be 	movw	r0, #1726	; 0x6be
 80128be:	f7ff ffba 	bl	8012836 <SUBGRF_WriteRegisters>
}
 80128c2:	e7f5      	b.n	80128b0 <SUBGRF_SetCrcPolynomial+0x1a>

080128c4 <SUBGRF_ReadRegisters>:
{
 80128c4:	b510      	push	{r4, lr}
 80128c6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80128c8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80128cc:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80128ce:	460a      	mov	r2, r1
 80128d0:	4601      	mov	r1, r0
 80128d2:	f240 3070 	movw	r0, #880	; 0x370
 80128d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80128da:	f7f4 fa0b 	bl	8006cf4 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80128de:	f384 8810 	msr	PRIMASK, r4
}
 80128e2:	bd10      	pop	{r4, pc}

080128e4 <SUBGRF_WriteBuffer>:
{
 80128e4:	b510      	push	{r4, lr}
 80128e6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80128e8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80128ec:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80128ee:	460a      	mov	r2, r1
 80128f0:	4601      	mov	r1, r0
 80128f2:	f240 3070 	movw	r0, #880	; 0x370
 80128f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80128fa:	f7f4 fb42 	bl	8006f82 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80128fe:	f384 8810 	msr	PRIMASK, r4
}
 8012902:	bd10      	pop	{r4, pc}

08012904 <SUBGRF_SetPayload>:
{
 8012904:	b508      	push	{r3, lr}
 8012906:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8012908:	4601      	mov	r1, r0
 801290a:	2000      	movs	r0, #0
 801290c:	f7ff ffea 	bl	80128e4 <SUBGRF_WriteBuffer>
}
 8012910:	bd08      	pop	{r3, pc}

08012912 <SUBGRF_ReadBuffer>:
{
 8012912:	b510      	push	{r4, lr}
 8012914:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012916:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801291a:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801291c:	460a      	mov	r2, r1
 801291e:	4601      	mov	r1, r0
 8012920:	f240 3070 	movw	r0, #880	; 0x370
 8012924:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012928:	f7f4 fb74 	bl	8007014 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801292c:	f384 8810 	msr	PRIMASK, r4
}
 8012930:	bd10      	pop	{r4, pc}

08012932 <SUBGRF_WriteCommand>:
{
 8012932:	b510      	push	{r4, lr}
 8012934:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012936:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801293a:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801293c:	460a      	mov	r2, r1
 801293e:	4601      	mov	r1, r0
 8012940:	f240 3070 	movw	r0, #880	; 0x370
 8012944:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8012948:	f7f4 fa21 	bl	8006d8e <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801294c:	f384 8810 	msr	PRIMASK, r4
}
 8012950:	bd10      	pop	{r4, pc}

08012952 <SUBGRF_SetSleep>:
{
 8012952:	b510      	push	{r4, lr}
 8012954:	b082      	sub	sp, #8
 8012956:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8012958:	2000      	movs	r0, #0
 801295a:	f7f6 fc66 	bl	800922a <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801295e:	2002      	movs	r0, #2
 8012960:	f7ff ff3a 	bl	80127d8 <Radio_SMPS_Set>
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8012964:	f004 0407 	and.w	r4, r4, #7
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8012968:	f88d 4007 	strb.w	r4, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801296c:	2201      	movs	r2, #1
 801296e:	f10d 0107 	add.w	r1, sp, #7
 8012972:	2084      	movs	r0, #132	; 0x84
 8012974:	f7ff ffdd 	bl	8012932 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8012978:	f641 038e 	movw	r3, #6286	; 0x188e
 801297c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012980:	2200      	movs	r2, #0
 8012982:	701a      	strb	r2, [r3, #0]
}
 8012984:	b002      	add	sp, #8
 8012986:	bd10      	pop	{r4, pc}

08012988 <SUBGRF_SetStandby>:
{
 8012988:	b500      	push	{lr}
 801298a:	b083      	sub	sp, #12
 801298c:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8012990:	2201      	movs	r2, #1
 8012992:	f10d 0107 	add.w	r1, sp, #7
 8012996:	2080      	movs	r0, #128	; 0x80
 8012998:	f7ff ffcb 	bl	8012932 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801299c:	f89d 3007 	ldrb.w	r3, [sp, #7]
        OperatingMode = MODE_STDBY_XOSC;
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	bf0c      	ite	eq
 80129a4:	2201      	moveq	r2, #1
 80129a6:	2202      	movne	r2, #2
 80129a8:	f641 038e 	movw	r3, #6286	; 0x188e
 80129ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80129b0:	701a      	strb	r2, [r3, #0]
}
 80129b2:	b003      	add	sp, #12
 80129b4:	f85d fb04 	ldr.w	pc, [sp], #4

080129b8 <SUBGRF_SetTx>:
{
 80129b8:	b500      	push	{lr}
 80129ba:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 80129bc:	f641 038e 	movw	r3, #6286	; 0x188e
 80129c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80129c4:	2204      	movs	r2, #4
 80129c6:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80129c8:	0c03      	lsrs	r3, r0, #16
 80129ca:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80129ce:	0a03      	lsrs	r3, r0, #8
 80129d0:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80129d4:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80129d8:	2203      	movs	r2, #3
 80129da:	a901      	add	r1, sp, #4
 80129dc:	2083      	movs	r0, #131	; 0x83
 80129de:	f7ff ffa8 	bl	8012932 <SUBGRF_WriteCommand>
}
 80129e2:	b003      	add	sp, #12
 80129e4:	f85d fb04 	ldr.w	pc, [sp], #4

080129e8 <SUBGRF_SendPayload>:
{
 80129e8:	b510      	push	{r4, lr}
 80129ea:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 80129ec:	f7ff ff8a 	bl	8012904 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80129f0:	4620      	mov	r0, r4
 80129f2:	f7ff ffe1 	bl	80129b8 <SUBGRF_SetTx>
}
 80129f6:	bd10      	pop	{r4, pc}

080129f8 <SUBGRF_SetRx>:
{
 80129f8:	b500      	push	{lr}
 80129fa:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 80129fc:	f641 038e 	movw	r3, #6286	; 0x188e
 8012a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012a04:	2205      	movs	r2, #5
 8012a06:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8012a08:	0c03      	lsrs	r3, r0, #16
 8012a0a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8012a0e:	0a03      	lsrs	r3, r0, #8
 8012a10:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8012a14:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8012a18:	2203      	movs	r2, #3
 8012a1a:	a901      	add	r1, sp, #4
 8012a1c:	2082      	movs	r0, #130	; 0x82
 8012a1e:	f7ff ff88 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012a22:	b003      	add	sp, #12
 8012a24:	f85d fb04 	ldr.w	pc, [sp], #4

08012a28 <SUBGRF_GetRandom>:
{
 8012a28:	b570      	push	{r4, r5, r6, lr}
 8012a2a:	b082      	sub	sp, #8
    uint32_t number = 0;
 8012a2c:	2600      	movs	r6, #0
 8012a2e:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8012a30:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8012a34:	f7ff febf 	bl	80127b6 <SUBGRF_ReadRegister>
 8012a38:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8012a3a:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8012a3e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8012a42:	f7ff fea7 	bl	8012794 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8012a46:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8012a4a:	f7ff feb4 	bl	80127b6 <SUBGRF_ReadRegister>
 8012a4e:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8012a50:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8012a54:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8012a58:	f7ff fe9c 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8012a5c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8012a60:	f7ff ffca 	bl	80129f8 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8012a64:	2204      	movs	r2, #4
 8012a66:	eb0d 0102 	add.w	r1, sp, r2
 8012a6a:	f640 0019 	movw	r0, #2073	; 0x819
 8012a6e:	f7ff ff29 	bl	80128c4 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 8012a72:	4630      	mov	r0, r6
 8012a74:	f7ff ff88 	bl	8012988 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8012a78:	4629      	mov	r1, r5
 8012a7a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8012a7e:	f7ff fe89 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8012a82:	4621      	mov	r1, r4
 8012a84:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8012a88:	f7ff fe84 	bl	8012794 <SUBGRF_WriteRegister>
}
 8012a8c:	9801      	ldr	r0, [sp, #4]
 8012a8e:	b002      	add	sp, #8
 8012a90:	bd70      	pop	{r4, r5, r6, pc}

08012a92 <SUBGRF_SetRxBoosted>:
{
 8012a92:	b510      	push	{r4, lr}
 8012a94:	b082      	sub	sp, #8
 8012a96:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 8012a98:	f641 038e 	movw	r3, #6286	; 0x188e
 8012a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012aa0:	2205      	movs	r2, #5
 8012aa2:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8012aa4:	2197      	movs	r1, #151	; 0x97
 8012aa6:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8012aaa:	f7ff fe73 	bl	8012794 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8012aae:	0c23      	lsrs	r3, r4, #16
 8012ab0:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8012ab4:	0a23      	lsrs	r3, r4, #8
 8012ab6:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8012aba:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8012abe:	2203      	movs	r2, #3
 8012ac0:	a901      	add	r1, sp, #4
 8012ac2:	2082      	movs	r0, #130	; 0x82
 8012ac4:	f7ff ff35 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012ac8:	b002      	add	sp, #8
 8012aca:	bd10      	pop	{r4, pc}

08012acc <SUBGRF_SetRxDutyCycle>:
{
 8012acc:	b500      	push	{lr}
 8012ace:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8012ad0:	0c03      	lsrs	r3, r0, #16
 8012ad2:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8012ad6:	0a03      	lsrs	r3, r0, #8
 8012ad8:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8012adc:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8012ae0:	0c0b      	lsrs	r3, r1, #16
 8012ae2:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8012ae6:	0a0b      	lsrs	r3, r1, #8
 8012ae8:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8012aec:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8012af0:	2206      	movs	r2, #6
 8012af2:	4669      	mov	r1, sp
 8012af4:	2094      	movs	r0, #148	; 0x94
 8012af6:	f7ff ff1c 	bl	8012932 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8012afa:	f641 038e 	movw	r3, #6286	; 0x188e
 8012afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012b02:	2206      	movs	r2, #6
 8012b04:	701a      	strb	r2, [r3, #0]
}
 8012b06:	b003      	add	sp, #12
 8012b08:	f85d fb04 	ldr.w	pc, [sp], #4

08012b0c <SUBGRF_SetCad>:
{
 8012b0c:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8012b0e:	2200      	movs	r2, #0
 8012b10:	4611      	mov	r1, r2
 8012b12:	20c5      	movs	r0, #197	; 0xc5
 8012b14:	f7ff ff0d 	bl	8012932 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8012b18:	f641 038e 	movw	r3, #6286	; 0x188e
 8012b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012b20:	2207      	movs	r2, #7
 8012b22:	701a      	strb	r2, [r3, #0]
}
 8012b24:	bd08      	pop	{r3, pc}

08012b26 <SUBGRF_SetTxContinuousWave>:
{
 8012b26:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8012b28:	2200      	movs	r2, #0
 8012b2a:	4611      	mov	r1, r2
 8012b2c:	20d1      	movs	r0, #209	; 0xd1
 8012b2e:	f7ff ff00 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012b32:	bd08      	pop	{r3, pc}

08012b34 <SUBGRF_SetTxInfinitePreamble>:
{
 8012b34:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8012b36:	2200      	movs	r2, #0
 8012b38:	4611      	mov	r1, r2
 8012b3a:	20d2      	movs	r0, #210	; 0xd2
 8012b3c:	f7ff fef9 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012b40:	bd08      	pop	{r3, pc}

08012b42 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8012b42:	b500      	push	{lr}
 8012b44:	b083      	sub	sp, #12
 8012b46:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8012b4a:	2201      	movs	r2, #1
 8012b4c:	f10d 0107 	add.w	r1, sp, #7
 8012b50:	209f      	movs	r0, #159	; 0x9f
 8012b52:	f7ff feee 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012b56:	b003      	add	sp, #12
 8012b58:	f85d fb04 	ldr.w	pc, [sp], #4

08012b5c <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8012b5c:	b500      	push	{lr}
 8012b5e:	b083      	sub	sp, #12
 8012b60:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8012b64:	2201      	movs	r2, #1
 8012b66:	f10d 0107 	add.w	r1, sp, #7
 8012b6a:	20a0      	movs	r0, #160	; 0xa0
 8012b6c:	f7ff fee1 	bl	8012932 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8012b70:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8012b74:	293f      	cmp	r1, #63	; 0x3f
 8012b76:	d907      	bls.n	8012b88 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        reg = exp + ( mant << 3 );
 8012b78:	f001 01f8 	and.w	r1, r1, #248	; 0xf8
 8012b7c:	3101      	adds	r1, #1
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8012b7e:	b2c9      	uxtb	r1, r1
 8012b80:	f240 7006 	movw	r0, #1798	; 0x706
 8012b84:	f7ff fe06 	bl	8012794 <SUBGRF_WriteRegister>
}
 8012b88:	b003      	add	sp, #12
 8012b8a:	f85d fb04 	ldr.w	pc, [sp], #4

08012b8e <SUBGRF_SetRegulatorMode>:
{
 8012b8e:	b500      	push	{lr}
 8012b90:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8012b92:	f7f6 fb56 	bl	8009242 <RBI_IsDCDC>
 8012b96:	2801      	cmp	r0, #1
 8012b98:	bf14      	ite	ne
 8012b9a:	2000      	movne	r0, #0
 8012b9c:	2001      	moveq	r0, #1
 8012b9e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8012ba2:	2201      	movs	r2, #1
 8012ba4:	f10d 0107 	add.w	r1, sp, #7
 8012ba8:	2096      	movs	r0, #150	; 0x96
 8012baa:	f7ff fec2 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012bae:	b003      	add	sp, #12
 8012bb0:	f85d fb04 	ldr.w	pc, [sp], #4

08012bb4 <SUBGRF_Calibrate>:
{
 8012bb4:	b500      	push	{lr}
 8012bb6:	b083      	sub	sp, #12
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8012bb8:	f000 007f 	and.w	r0, r0, #127	; 0x7f
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8012bbc:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8012bc0:	2201      	movs	r2, #1
 8012bc2:	f10d 0107 	add.w	r1, sp, #7
 8012bc6:	2089      	movs	r0, #137	; 0x89
 8012bc8:	f7ff feb3 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012bcc:	b003      	add	sp, #12
 8012bce:	f85d fb04 	ldr.w	pc, [sp], #4

08012bd2 <SUBGRF_CalibrateImage>:
{
 8012bd2:	b500      	push	{lr}
 8012bd4:	b083      	sub	sp, #12
    if( freq > 900000000 )
 8012bd6:	f44f 4369 	mov.w	r3, #59648	; 0xe900
 8012bda:	f2c3 53a4 	movt	r3, #13732	; 0x35a4
 8012bde:	4298      	cmp	r0, r3
 8012be0:	d81e      	bhi.n	8012c20 <SUBGRF_CalibrateImage+0x4e>
    else if( freq > 850000000 )
 8012be2:	f64f 0380 	movw	r3, #63616	; 0xf880
 8012be6:	f2c3 23a9 	movt	r3, #12969	; 0x32a9
 8012bea:	4298      	cmp	r0, r3
 8012bec:	d826      	bhi.n	8012c3c <SUBGRF_CalibrateImage+0x6a>
    else if( freq > 770000000 )
 8012bee:	f44f 4389 	mov.w	r3, #17536	; 0x4480
 8012bf2:	f6c2 53e5 	movt	r3, #11749	; 0x2de5
 8012bf6:	4298      	cmp	r0, r3
 8012bf8:	d823      	bhi.n	8012c42 <SUBGRF_CalibrateImage+0x70>
    else if( freq > 460000000 )
 8012bfa:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8012bfe:	f6c1 336b 	movt	r3, #7019	; 0x1b6b
 8012c02:	4298      	cmp	r0, r3
 8012c04:	d820      	bhi.n	8012c48 <SUBGRF_CalibrateImage+0x76>
    else if( freq > 425000000 )
 8012c06:	f64f 4240 	movw	r2, #64576	; 0xfc40
 8012c0a:	f6c1 1254 	movt	r2, #6484	; 0x1954
 8012c0e:	4290      	cmp	r0, r2
 8012c10:	bf94      	ite	ls
 8012c12:	2329      	movls	r3, #41	; 0x29
 8012c14:	236b      	movhi	r3, #107	; 0x6b
 8012c16:	4290      	cmp	r0, r2
 8012c18:	bf94      	ite	ls
 8012c1a:	202b      	movls	r0, #43	; 0x2b
 8012c1c:	206f      	movhi	r0, #111	; 0x6f
 8012c1e:	e001      	b.n	8012c24 <SUBGRF_CalibrateImage+0x52>
 8012c20:	23e1      	movs	r3, #225	; 0xe1
 8012c22:	20e9      	movs	r0, #233	; 0xe9
        calFreq[0] = 0xE1;
 8012c24:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8012c28:	f88d 0005 	strb.w	r0, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8012c2c:	2202      	movs	r2, #2
 8012c2e:	a901      	add	r1, sp, #4
 8012c30:	2098      	movs	r0, #152	; 0x98
 8012c32:	f7ff fe7e 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012c36:	b003      	add	sp, #12
 8012c38:	f85d fb04 	ldr.w	pc, [sp], #4
 8012c3c:	23d7      	movs	r3, #215	; 0xd7
 8012c3e:	20db      	movs	r0, #219	; 0xdb
 8012c40:	e7f0      	b.n	8012c24 <SUBGRF_CalibrateImage+0x52>
 8012c42:	23c1      	movs	r3, #193	; 0xc1
 8012c44:	20c5      	movs	r0, #197	; 0xc5
 8012c46:	e7ed      	b.n	8012c24 <SUBGRF_CalibrateImage+0x52>
 8012c48:	2375      	movs	r3, #117	; 0x75
 8012c4a:	2081      	movs	r0, #129	; 0x81
 8012c4c:	e7ea      	b.n	8012c24 <SUBGRF_CalibrateImage+0x52>

08012c4e <SUBGRF_SetPaConfig>:
{
 8012c4e:	b500      	push	{lr}
 8012c50:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 8012c52:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8012c56:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 8012c5a:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 8012c5e:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8012c62:	2204      	movs	r2, #4
 8012c64:	eb0d 0102 	add.w	r1, sp, r2
 8012c68:	2095      	movs	r0, #149	; 0x95
 8012c6a:	f7ff fe62 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012c6e:	b003      	add	sp, #12
 8012c70:	f85d fb04 	ldr.w	pc, [sp], #4

08012c74 <SUBGRF_SetDioIrqParams>:
{
 8012c74:	b500      	push	{lr}
 8012c76:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8012c78:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 8012c7c:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8012c80:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8012c84:	0a08      	lsrs	r0, r1, #8
 8012c86:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8012c8a:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8012c8e:	0a11      	lsrs	r1, r2, #8
 8012c90:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8012c94:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8012c98:	0a1a      	lsrs	r2, r3, #8
 8012c9a:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8012c9e:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8012ca2:	2208      	movs	r2, #8
 8012ca4:	4669      	mov	r1, sp
 8012ca6:	4610      	mov	r0, r2
 8012ca8:	f7ff fe43 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012cac:	b003      	add	sp, #12
 8012cae:	f85d fb04 	ldr.w	pc, [sp], #4

08012cb2 <SUBGRF_SetTcxoMode>:
{
 8012cb2:	b500      	push	{lr}
 8012cb4:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 8012cb6:	f000 0007 	and.w	r0, r0, #7
 8012cba:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8012cbe:	0c0b      	lsrs	r3, r1, #16
 8012cc0:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8012cc4:	0a0b      	lsrs	r3, r1, #8
 8012cc6:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8012cca:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8012cce:	2204      	movs	r2, #4
 8012cd0:	eb0d 0102 	add.w	r1, sp, r2
 8012cd4:	2097      	movs	r0, #151	; 0x97
 8012cd6:	f7ff fe2c 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012cda:	b003      	add	sp, #12
 8012cdc:	f85d fb04 	ldr.w	pc, [sp], #4

08012ce0 <SUBGRF_Init>:
{
 8012ce0:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 8012ce2:	b120      	cbz	r0, 8012cee <SUBGRF_Init+0xe>
        RadioOnDioIrqCb = dioIrq;
 8012ce4:	f641 0390 	movw	r3, #6288	; 0x1890
 8012ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012cec:	6018      	str	r0, [r3, #0]
    RADIO_INIT();
 8012cee:	f7ef f999 	bl	8002024 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8012cf2:	2002      	movs	r0, #2
 8012cf4:	f7ff fd70 	bl	80127d8 <Radio_SMPS_Set>
    ImageCalibrated = false;
 8012cf8:	f641 038c 	movw	r3, #6284	; 0x188c
 8012cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012d00:	2000      	movs	r0, #0
 8012d02:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8012d04:	f7ff fe40 	bl	8012988 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 8012d08:	f7f6 fa97 	bl	800923a <RBI_IsTCXO>
 8012d0c:	2801      	cmp	r0, #1
 8012d0e:	d017      	beq.n	8012d40 <SUBGRF_Init+0x60>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8012d10:	2120      	movs	r1, #32
 8012d12:	f640 1011 	movw	r0, #2321	; 0x911
 8012d16:	f7ff fd3d 	bl	8012794 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8012d1a:	2120      	movs	r1, #32
 8012d1c:	f640 1012 	movw	r0, #2322	; 0x912
 8012d20:	f7ff fd38 	bl	8012794 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8012d24:	210e      	movs	r1, #14
 8012d26:	f640 101f 	movw	r0, #2335	; 0x91f
 8012d2a:	f7ff fd33 	bl	8012794 <SUBGRF_WriteRegister>
    RBI_Init();
 8012d2e:	f7f6 fa78 	bl	8009222 <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 8012d32:	f641 038e 	movw	r3, #6286	; 0x188e
 8012d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012d3a:	2201      	movs	r2, #1
 8012d3c:	701a      	strb	r2, [r3, #0]
}
 8012d3e:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8012d40:	2140      	movs	r1, #64	; 0x40
 8012d42:	f7ff ffb6 	bl	8012cb2 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8012d46:	2100      	movs	r1, #0
 8012d48:	f640 1011 	movw	r0, #2321	; 0x911
 8012d4c:	f7ff fd22 	bl	8012794 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 8012d50:	f04f 007f 	mov.w	r0, #127	; 0x7f
 8012d54:	f7ff ff2e 	bl	8012bb4 <SUBGRF_Calibrate>
 8012d58:	e7e4      	b.n	8012d24 <SUBGRF_Init+0x44>

08012d5a <SUBGRF_SetRfFrequency>:
{
 8012d5a:	b510      	push	{r4, lr}
 8012d5c:	b082      	sub	sp, #8
 8012d5e:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 8012d60:	f641 038c 	movw	r3, #6284	; 0x188c
 8012d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012d68:	781b      	ldrb	r3, [r3, #0]
 8012d6a:	b1db      	cbz	r3, 8012da4 <SUBGRF_SetRfFrequency+0x4a>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8012d6c:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8012d70:	f2c0 12e8 	movt	r2, #488	; 0x1e8
 8012d74:	2300      	movs	r3, #0
 8012d76:	0660      	lsls	r0, r4, #25
 8012d78:	09e1      	lsrs	r1, r4, #7
 8012d7a:	f7ee f807 	bl	8000d8c <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8012d7e:	0e03      	lsrs	r3, r0, #24
 8012d80:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8012d84:	0c03      	lsrs	r3, r0, #16
 8012d86:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8012d8a:	0a03      	lsrs	r3, r0, #8
 8012d8c:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8012d90:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8012d94:	2204      	movs	r2, #4
 8012d96:	eb0d 0102 	add.w	r1, sp, r2
 8012d9a:	2086      	movs	r0, #134	; 0x86
 8012d9c:	f7ff fdc9 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012da0:	b002      	add	sp, #8
 8012da2:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 8012da4:	f7ff ff15 	bl	8012bd2 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8012da8:	f641 038c 	movw	r3, #6284	; 0x188c
 8012dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012db0:	2201      	movs	r2, #1
 8012db2:	701a      	strb	r2, [r3, #0]
 8012db4:	e7da      	b.n	8012d6c <SUBGRF_SetRfFrequency+0x12>

08012db6 <SUBGRF_SetPacketType>:
{
 8012db6:	b500      	push	{lr}
 8012db8:	b083      	sub	sp, #12
 8012dba:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 8012dbe:	f641 038f 	movw	r3, #6287	; 0x188f
 8012dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012dc6:	7018      	strb	r0, [r3, #0]
    if( packetType == PACKET_TYPE_GFSK )
 8012dc8:	b140      	cbz	r0, 8012ddc <SUBGRF_SetPacketType+0x26>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8012dca:	2201      	movs	r2, #1
 8012dcc:	f10d 0107 	add.w	r1, sp, #7
 8012dd0:	208a      	movs	r0, #138	; 0x8a
 8012dd2:	f7ff fdae 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012dd6:	b003      	add	sp, #12
 8012dd8:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8012ddc:	2100      	movs	r1, #0
 8012dde:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8012de2:	f7ff fcd7 	bl	8012794 <SUBGRF_WriteRegister>
 8012de6:	e7f0      	b.n	8012dca <SUBGRF_SetPacketType+0x14>

08012de8 <SUBGRF_SetTxParams>:
{
 8012de8:	b570      	push	{r4, r5, r6, lr}
 8012dea:	b082      	sub	sp, #8
 8012dec:	460c      	mov	r4, r1
 8012dee:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8012df0:	2801      	cmp	r0, #1
 8012df2:	d036      	beq.n	8012e62 <SUBGRF_SetTxParams+0x7a>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8012df4:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8012df8:	f7ff fcdd 	bl	80127b6 <SUBGRF_ReadRegister>
 8012dfc:	f040 011e 	orr.w	r1, r0, #30
 8012e00:	b2c9      	uxtb	r1, r1
 8012e02:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8012e06:	f7ff fcc5 	bl	8012794 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8012e0a:	2001      	movs	r0, #1
 8012e0c:	f7f6 fa1d 	bl	800924a <RBI_GetRFOMaxPowerConfig>
 8012e10:	4605      	mov	r5, r0
        if (power > max_power)
 8012e12:	4284      	cmp	r4, r0
            power = max_power;
 8012e14:	bfc8      	it	gt
 8012e16:	b244      	sxtbgt	r4, r0
        if (max_power == 20)
 8012e18:	2814      	cmp	r0, #20
 8012e1a:	d052      	beq.n	8012ec2 <SUBGRF_SetTxParams+0xda>
        else if (max_power == 17)
 8012e1c:	2811      	cmp	r0, #17
 8012e1e:	d059      	beq.n	8012ed4 <SUBGRF_SetTxParams+0xec>
        else if (max_power == 14)
 8012e20:	280e      	cmp	r0, #14
 8012e22:	d060      	beq.n	8012ee6 <SUBGRF_SetTxParams+0xfe>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8012e24:	2301      	movs	r3, #1
 8012e26:	2200      	movs	r2, #0
 8012e28:	2107      	movs	r1, #7
 8012e2a:	2004      	movs	r0, #4
 8012e2c:	f7ff ff0f 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8012e30:	f1c5 0516 	rsb	r5, r5, #22
 8012e34:	4425      	add	r5, r4
 8012e36:	b26c      	sxtb	r4, r5
        if (power < -9)
 8012e38:	f06f 0308 	mvn.w	r3, #8
 8012e3c:	429c      	cmp	r4, r3
 8012e3e:	bfb8      	it	lt
 8012e40:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8012e42:	2138      	movs	r1, #56	; 0x38
 8012e44:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8012e48:	f7ff fca4 	bl	8012794 <SUBGRF_WriteRegister>
    buf[0] = power;
 8012e4c:	f88d 4004 	strb.w	r4, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 8012e50:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8012e54:	2202      	movs	r2, #2
 8012e56:	a901      	add	r1, sp, #4
 8012e58:	208e      	movs	r0, #142	; 0x8e
 8012e5a:	f7ff fd6a 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012e5e:	b002      	add	sp, #8
 8012e60:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8012e62:	2000      	movs	r0, #0
 8012e64:	f7f6 f9f1 	bl	800924a <RBI_GetRFOMaxPowerConfig>
 8012e68:	4605      	mov	r5, r0
        if (power >  max_power)
 8012e6a:	4284      	cmp	r4, r0
          power = max_power;
 8012e6c:	bfc8      	it	gt
 8012e6e:	b244      	sxtbgt	r4, r0
        if (max_power == 14)
 8012e70:	280e      	cmp	r0, #14
 8012e72:	d016      	beq.n	8012ea2 <SUBGRF_SetTxParams+0xba>
        else if (max_power == 10)
 8012e74:	280a      	cmp	r0, #10
 8012e76:	d01b      	beq.n	8012eb0 <SUBGRF_SetTxParams+0xc8>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8012e78:	2301      	movs	r3, #1
 8012e7a:	461a      	mov	r2, r3
 8012e7c:	2100      	movs	r1, #0
 8012e7e:	2007      	movs	r0, #7
 8012e80:	f7ff fee5 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8012e84:	f1c5 050e 	rsb	r5, r5, #14
 8012e88:	4425      	add	r5, r4
 8012e8a:	b26c      	sxtb	r4, r5
        if (power < -17)
 8012e8c:	f06f 0310 	mvn.w	r3, #16
 8012e90:	429c      	cmp	r4, r3
 8012e92:	bfb8      	it	lt
 8012e94:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8012e96:	2118      	movs	r1, #24
 8012e98:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8012e9c:	f7ff fc7a 	bl	8012794 <SUBGRF_WriteRegister>
 8012ea0:	e7d4      	b.n	8012e4c <SUBGRF_SetTxParams+0x64>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	461a      	mov	r2, r3
 8012ea6:	2100      	movs	r1, #0
 8012ea8:	2004      	movs	r0, #4
 8012eaa:	f7ff fed0 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8012eae:	e7ed      	b.n	8012e8c <SUBGRF_SetTxParams+0xa4>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8012eb0:	2301      	movs	r3, #1
 8012eb2:	461a      	mov	r2, r3
 8012eb4:	2100      	movs	r1, #0
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7ff fec9 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8012ebc:	3403      	adds	r4, #3
 8012ebe:	b264      	sxtb	r4, r4
 8012ec0:	e7e4      	b.n	8012e8c <SUBGRF_SetTxParams+0xa4>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8012ec2:	2301      	movs	r3, #1
 8012ec4:	2200      	movs	r2, #0
 8012ec6:	2105      	movs	r1, #5
 8012ec8:	2003      	movs	r0, #3
 8012eca:	f7ff fec0 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8012ece:	3402      	adds	r4, #2
 8012ed0:	b264      	sxtb	r4, r4
 8012ed2:	e7b1      	b.n	8012e38 <SUBGRF_SetTxParams+0x50>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8012ed4:	2301      	movs	r3, #1
 8012ed6:	2200      	movs	r2, #0
 8012ed8:	2103      	movs	r1, #3
 8012eda:	2002      	movs	r0, #2
 8012edc:	f7ff feb7 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8012ee0:	3405      	adds	r4, #5
 8012ee2:	b264      	sxtb	r4, r4
 8012ee4:	e7a8      	b.n	8012e38 <SUBGRF_SetTxParams+0x50>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	2200      	movs	r2, #0
 8012eea:	2102      	movs	r1, #2
 8012eec:	4608      	mov	r0, r1
 8012eee:	f7ff feae 	bl	8012c4e <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8012ef2:	e7a1      	b.n	8012e38 <SUBGRF_SetTxParams+0x50>

08012ef4 <SUBGRF_SetModulationParams>:
{
 8012ef4:	b510      	push	{r4, lr}
 8012ef6:	b082      	sub	sp, #8
 8012ef8:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8012efa:	f244 6338 	movw	r3, #17976	; 0x4638
 8012efe:	f6c0 0301 	movt	r3, #2049	; 0x801
 8012f02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012f06:	ab02      	add	r3, sp, #8
 8012f08:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 8012f0c:	7820      	ldrb	r0, [r4, #0]
 8012f0e:	f641 038f 	movw	r3, #6287	; 0x188f
 8012f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012f16:	781b      	ldrb	r3, [r3, #0]
 8012f18:	4283      	cmp	r3, r0
 8012f1a:	d106      	bne.n	8012f2a <SUBGRF_SetModulationParams+0x36>
    switch( modulationParams->PacketType )
 8012f1c:	7823      	ldrb	r3, [r4, #0]
 8012f1e:	2b03      	cmp	r3, #3
 8012f20:	d831      	bhi.n	8012f86 <SUBGRF_SetModulationParams+0x92>
 8012f22:	e8df f003 	tbb	[pc, r3]
 8012f26:	4905      	.short	0x4905
 8012f28:	5b32      	.short	0x5b32
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8012f2a:	f7ff ff44 	bl	8012db6 <SUBGRF_SetPacketType>
 8012f2e:	e7f5      	b.n	8012f1c <SUBGRF_SetModulationParams+0x28>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8012f30:	2300      	movs	r3, #0
 8012f32:	f6c3 5309 	movt	r3, #15625	; 0x3d09
 8012f36:	6862      	ldr	r2, [r4, #4]
 8012f38:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8012f3c:	0c1a      	lsrs	r2, r3, #16
 8012f3e:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8012f42:	0a1a      	lsrs	r2, r3, #8
 8012f44:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8012f48:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8012f4c:	7b23      	ldrb	r3, [r4, #12]
 8012f4e:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8012f52:	7b63      	ldrb	r3, [r4, #13]
 8012f54:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8012f58:	68a1      	ldr	r1, [r4, #8]
 8012f5a:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8012f5e:	f2c0 12e8 	movt	r2, #488	; 0x1e8
 8012f62:	2300      	movs	r3, #0
 8012f64:	0648      	lsls	r0, r1, #25
 8012f66:	09c9      	lsrs	r1, r1, #7
 8012f68:	f7ed ff10 	bl	8000d8c <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8012f6c:	0c03      	lsrs	r3, r0, #16
 8012f6e:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8012f72:	0a03      	lsrs	r3, r0, #8
 8012f74:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 8012f78:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8012f7c:	2208      	movs	r2, #8
 8012f7e:	4669      	mov	r1, sp
 8012f80:	208b      	movs	r0, #139	; 0x8b
 8012f82:	f7ff fcd6 	bl	8012932 <SUBGRF_WriteCommand>
}
 8012f86:	b002      	add	sp, #8
 8012f88:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	f6c3 5309 	movt	r3, #15625	; 0x3d09
 8012f90:	6922      	ldr	r2, [r4, #16]
 8012f92:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8012f96:	0c1a      	lsrs	r2, r3, #16
 8012f98:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8012f9c:	0a1a      	lsrs	r2, r3, #8
 8012f9e:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8012fa2:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8012fa6:	7d23      	ldrb	r3, [r4, #20]
 8012fa8:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8012fac:	2204      	movs	r2, #4
 8012fae:	4669      	mov	r1, sp
 8012fb0:	208b      	movs	r0, #139	; 0x8b
 8012fb2:	f7ff fcbe 	bl	8012932 <SUBGRF_WriteCommand>
        break;
 8012fb6:	e7e6      	b.n	8012f86 <SUBGRF_SetModulationParams+0x92>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8012fb8:	7e23      	ldrb	r3, [r4, #24]
 8012fba:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8012fbe:	7e63      	ldrb	r3, [r4, #25]
 8012fc0:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8012fc4:	7ea3      	ldrb	r3, [r4, #26]
 8012fc6:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8012fca:	7ee3      	ldrb	r3, [r4, #27]
 8012fcc:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8012fd0:	2204      	movs	r2, #4
 8012fd2:	4669      	mov	r1, sp
 8012fd4:	208b      	movs	r0, #139	; 0x8b
 8012fd6:	f7ff fcac 	bl	8012932 <SUBGRF_WriteCommand>
        break;
 8012fda:	e7d4      	b.n	8012f86 <SUBGRF_SetModulationParams+0x92>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8012fdc:	2300      	movs	r3, #0
 8012fde:	f6c3 5309 	movt	r3, #15625	; 0x3d09
 8012fe2:	6862      	ldr	r2, [r4, #4]
 8012fe4:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8012fe8:	0c1a      	lsrs	r2, r3, #16
 8012fea:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8012fee:	0a1a      	lsrs	r2, r3, #8
 8012ff0:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8012ff4:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8012ff8:	7b23      	ldrb	r3, [r4, #12]
 8012ffa:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8012ffe:	7b63      	ldrb	r3, [r4, #13]
 8013000:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8013004:	2205      	movs	r2, #5
 8013006:	4669      	mov	r1, sp
 8013008:	208b      	movs	r0, #139	; 0x8b
 801300a:	f7ff fc92 	bl	8012932 <SUBGRF_WriteCommand>
}
 801300e:	e7ba      	b.n	8012f86 <SUBGRF_SetModulationParams+0x92>

08013010 <SUBGRF_SetPacketParams>:
{
 8013010:	b510      	push	{r4, lr}
 8013012:	b084      	sub	sp, #16
 8013014:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8013016:	ab01      	add	r3, sp, #4
 8013018:	f244 6240 	movw	r2, #17984	; 0x4640
 801301c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8013020:	ca07      	ldmia	r2, {r0, r1, r2}
 8013022:	c303      	stmia	r3!, {r0, r1}
 8013024:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 8013026:	7820      	ldrb	r0, [r4, #0]
 8013028:	f641 038f 	movw	r3, #6287	; 0x188f
 801302c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013030:	781b      	ldrb	r3, [r3, #0]
 8013032:	4283      	cmp	r3, r0
 8013034:	d106      	bne.n	8013044 <SUBGRF_SetPacketParams+0x34>
    switch( packetParams->PacketType )
 8013036:	7823      	ldrb	r3, [r4, #0]
 8013038:	2b03      	cmp	r3, #3
 801303a:	d82a      	bhi.n	8013092 <SUBGRF_SetPacketParams+0x82>
 801303c:	e8df f003 	tbb	[pc, r3]
 8013040:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 8013044:	f7ff feb7 	bl	8012db6 <SUBGRF_SetPacketType>
 8013048:	e7f5      	b.n	8013036 <SUBGRF_SetPacketParams+0x26>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801304a:	7a63      	ldrb	r3, [r4, #9]
 801304c:	2bf1      	cmp	r3, #241	; 0xf1
 801304e:	d022      	beq.n	8013096 <SUBGRF_SetPacketParams+0x86>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8013050:	2bf2      	cmp	r3, #242	; 0xf2
 8013052:	d02a      	beq.n	80130aa <SUBGRF_SetPacketParams+0x9a>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8013054:	8862      	ldrh	r2, [r4, #2]
 8013056:	0a11      	lsrs	r1, r2, #8
 8013058:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801305c:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8013060:	7922      	ldrb	r2, [r4, #4]
 8013062:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8013066:	7962      	ldrb	r2, [r4, #5]
 8013068:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801306c:	79a2      	ldrb	r2, [r4, #6]
 801306e:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8013072:	79e2      	ldrb	r2, [r4, #7]
 8013074:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8013078:	7a22      	ldrb	r2, [r4, #8]
 801307a:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 801307e:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8013082:	7aa3      	ldrb	r3, [r4, #10]
 8013084:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 8013088:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801308a:	a901      	add	r1, sp, #4
 801308c:	208c      	movs	r0, #140	; 0x8c
 801308e:	f7ff fc50 	bl	8012932 <SUBGRF_WriteCommand>
}
 8013092:	b004      	add	sp, #16
 8013094:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8013096:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801309a:	f7ff fbe5 	bl	8012868 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801309e:	f248 0005 	movw	r0, #32773	; 0x8005
 80130a2:	f7ff fbf8 	bl	8012896 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80130a6:	2302      	movs	r3, #2
 80130a8:	e7d4      	b.n	8013054 <SUBGRF_SetPacketParams+0x44>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80130aa:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80130ae:	f7ff fbdb 	bl	8012868 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80130b2:	f241 0021 	movw	r0, #4129	; 0x1021
 80130b6:	f7ff fbee 	bl	8012896 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80130ba:	2306      	movs	r3, #6
 80130bc:	e7ca      	b.n	8013054 <SUBGRF_SetPacketParams+0x44>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80130be:	7b23      	ldrb	r3, [r4, #12]
 80130c0:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 80130c4:	2201      	movs	r2, #1
        break;
 80130c6:	e7e0      	b.n	801308a <SUBGRF_SetPacketParams+0x7a>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80130c8:	89e3      	ldrh	r3, [r4, #14]
 80130ca:	0a1a      	lsrs	r2, r3, #8
 80130cc:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80130d0:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80130d4:	7c22      	ldrb	r2, [r4, #16]
 80130d6:	f641 038d 	movw	r3, #6285	; 0x188d
 80130da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80130de:	701a      	strb	r2, [r3, #0]
 80130e0:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80130e4:	7c63      	ldrb	r3, [r4, #17]
 80130e6:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80130ea:	7ca3      	ldrb	r3, [r4, #18]
 80130ec:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80130f0:	7ce3      	ldrb	r3, [r4, #19]
 80130f2:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 80130f6:	2206      	movs	r2, #6
        break;
 80130f8:	e7c7      	b.n	801308a <SUBGRF_SetPacketParams+0x7a>

080130fa <SUBGRF_SetBufferBaseAddress>:
{
 80130fa:	b500      	push	{lr}
 80130fc:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 80130fe:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8013102:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8013106:	2202      	movs	r2, #2
 8013108:	a901      	add	r1, sp, #4
 801310a:	208f      	movs	r0, #143	; 0x8f
 801310c:	f7ff fc11 	bl	8012932 <SUBGRF_WriteCommand>
}
 8013110:	b003      	add	sp, #12
 8013112:	f85d fb04 	ldr.w	pc, [sp], #4

08013116 <SUBGRF_ReadCommand>:
{
 8013116:	b510      	push	{r4, lr}
 8013118:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801311a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801311e:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8013120:	460a      	mov	r2, r1
 8013122:	4601      	mov	r1, r0
 8013124:	f240 3070 	movw	r0, #880	; 0x370
 8013128:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801312c:	f7f3 fe81 	bl	8006e32 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013130:	f384 8810 	msr	PRIMASK, r4
}
 8013134:	bd10      	pop	{r4, pc}

08013136 <SUBGRF_GetRssiInst>:
{
 8013136:	b500      	push	{lr}
 8013138:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801313a:	2201      	movs	r2, #1
 801313c:	a901      	add	r1, sp, #4
 801313e:	2015      	movs	r0, #21
 8013140:	f7ff ffe9 	bl	8013116 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8013144:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8013148:	4240      	negs	r0, r0
}
 801314a:	1040      	asrs	r0, r0, #1
 801314c:	b003      	add	sp, #12
 801314e:	f85d fb04 	ldr.w	pc, [sp], #4

08013152 <SUBGRF_GetRxBufferStatus>:
{
 8013152:	b530      	push	{r4, r5, lr}
 8013154:	b083      	sub	sp, #12
 8013156:	4605      	mov	r5, r0
 8013158:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801315a:	2202      	movs	r2, #2
 801315c:	a901      	add	r1, sp, #4
 801315e:	2013      	movs	r0, #19
 8013160:	f7ff ffd9 	bl	8013116 <SUBGRF_ReadCommand>
    return PacketType;
 8013164:	f641 038f 	movw	r3, #6287	; 0x188f
 8013168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801316c:	781b      	ldrb	r3, [r3, #0]
 801316e:	2b01      	cmp	r3, #1
 8013170:	d007      	beq.n	8013182 <SUBGRF_GetRxBufferStatus+0x30>
        *payloadLength = status[0];
 8013172:	f89d 3004 	ldrb.w	r3, [sp, #4]
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8013176:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 8013178:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801317c:	7023      	strb	r3, [r4, #0]
}
 801317e:	b003      	add	sp, #12
 8013180:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8013182:	f641 038d 	movw	r3, #6285	; 0x188d
 8013186:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801318a:	781b      	ldrb	r3, [r3, #0]
 801318c:	b2db      	uxtb	r3, r3
 801318e:	2b01      	cmp	r3, #1
 8013190:	d1ef      	bne.n	8013172 <SUBGRF_GetRxBufferStatus+0x20>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8013192:	f240 7002 	movw	r0, #1794	; 0x702
 8013196:	f7ff fb0e 	bl	80127b6 <SUBGRF_ReadRegister>
 801319a:	4603      	mov	r3, r0
 801319c:	e7eb      	b.n	8013176 <SUBGRF_GetRxBufferStatus+0x24>

0801319e <SUBGRF_GetPayload>:
{
 801319e:	b570      	push	{r4, r5, r6, lr}
 80131a0:	b082      	sub	sp, #8
 80131a2:	4606      	mov	r6, r0
 80131a4:	460c      	mov	r4, r1
 80131a6:	4615      	mov	r5, r2
    uint8_t offset = 0;
 80131a8:	2300      	movs	r3, #0
 80131aa:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 80131ae:	f10d 0107 	add.w	r1, sp, #7
 80131b2:	4620      	mov	r0, r4
 80131b4:	f7ff ffcd 	bl	8013152 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80131b8:	7822      	ldrb	r2, [r4, #0]
 80131ba:	42aa      	cmp	r2, r5
 80131bc:	d902      	bls.n	80131c4 <SUBGRF_GetPayload+0x26>
        return 1;
 80131be:	2001      	movs	r0, #1
}
 80131c0:	b002      	add	sp, #8
 80131c2:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80131c4:	4631      	mov	r1, r6
 80131c6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80131ca:	f7ff fba2 	bl	8012912 <SUBGRF_ReadBuffer>
    return 0;
 80131ce:	2000      	movs	r0, #0
 80131d0:	e7f6      	b.n	80131c0 <SUBGRF_GetPayload+0x22>

080131d2 <SUBGRF_GetPacketStatus>:
{
 80131d2:	b510      	push	{r4, lr}
 80131d4:	b082      	sub	sp, #8
 80131d6:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80131d8:	2203      	movs	r2, #3
 80131da:	a901      	add	r1, sp, #4
 80131dc:	2014      	movs	r0, #20
 80131de:	f7ff ff9a 	bl	8013116 <SUBGRF_ReadCommand>
    return PacketType;
 80131e2:	f641 038f 	movw	r3, #6287	; 0x188f
 80131e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80131ea:	781b      	ldrb	r3, [r3, #0]
    pktStatus->packetType = SUBGRF_GetPacketType( );
 80131ec:	7023      	strb	r3, [r4, #0]
    switch( pktStatus->packetType )
 80131ee:	b14b      	cbz	r3, 8013204 <SUBGRF_GetPacketStatus+0x32>
 80131f0:	2b01      	cmp	r3, #1
 80131f2:	d018      	beq.n	8013226 <SUBGRF_GetPacketStatus+0x54>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80131f4:	2214      	movs	r2, #20
 80131f6:	2100      	movs	r1, #0
 80131f8:	4620      	mov	r0, r4
 80131fa:	f000 f9ad 	bl	8013558 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80131fe:	230f      	movs	r3, #15
 8013200:	7023      	strb	r3, [r4, #0]
}
 8013202:	e00e      	b.n	8013222 <SUBGRF_GetPacketStatus+0x50>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8013204:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013208:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801320a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801320e:	425b      	negs	r3, r3
 8013210:	105b      	asrs	r3, r3, #1
 8013212:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8013214:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013218:	425b      	negs	r3, r3
 801321a:	105b      	asrs	r3, r3, #1
 801321c:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801321e:	2300      	movs	r3, #0
 8013220:	60a3      	str	r3, [r4, #8]
}
 8013222:	b002      	add	sp, #8
 8013224:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8013226:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801322a:	425b      	negs	r3, r3
 801322c:	105b      	asrs	r3, r3, #1
 801322e:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8013230:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 8013234:	3302      	adds	r3, #2
 8013236:	109b      	asrs	r3, r3, #2
 8013238:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801323a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801323e:	425b      	negs	r3, r3
 8013240:	105b      	asrs	r3, r3, #1
 8013242:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8013244:	f641 0388 	movw	r3, #6280	; 0x1888
 8013248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	6123      	str	r3, [r4, #16]
            break;
 8013250:	e7e7      	b.n	8013222 <SUBGRF_GetPacketStatus+0x50>

08013252 <SUBGRF_SetSwitch>:
{
 8013252:	b508      	push	{r3, lr}
    if (rxtx == RFSWITCH_TX)
 8013254:	2901      	cmp	r1, #1
 8013256:	d003      	beq.n	8013260 <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8013258:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 801325a:	f7f5 ffe6 	bl	800922a <RBI_ConfigRFSwitch>
}
 801325e:	bd08      	pop	{r3, pc}
 8013260:	4603      	mov	r3, r0
 8013262:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 8013264:	2b01      	cmp	r3, #1
 8013266:	d004      	beq.n	8013272 <SUBGRF_SetSwitch+0x20>
            state = RBI_SWITCH_RFO_HP;
 8013268:	2b02      	cmp	r3, #2
 801326a:	bf14      	ite	ne
 801326c:	4608      	movne	r0, r1
 801326e:	2003      	moveq	r0, #3
 8013270:	e7f3      	b.n	801325a <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8013272:	2004      	movs	r0, #4
 8013274:	f7ff fab0 	bl	80127d8 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 8013278:	2002      	movs	r0, #2
 801327a:	e7ee      	b.n	801325a <SUBGRF_SetSwitch+0x8>

0801327c <SUBGRF_SetRfTxPower>:
{
 801327c:	b538      	push	{r3, r4, r5, lr}
 801327e:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 8013280:	f7f5 ffd7 	bl	8009232 <RBI_GetTxConfig>
    switch (TxConfig)
 8013284:	b150      	cbz	r0, 801329c <SUBGRF_SetRfTxPower+0x20>
 8013286:	2802      	cmp	r0, #2
 8013288:	bf14      	ite	ne
 801328a:	2501      	movne	r5, #1
 801328c:	2502      	moveq	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801328e:	2202      	movs	r2, #2
 8013290:	4621      	mov	r1, r4
 8013292:	4628      	mov	r0, r5
 8013294:	f7ff fda8 	bl	8012de8 <SUBGRF_SetTxParams>
}
 8013298:	4628      	mov	r0, r5
 801329a:	bd38      	pop	{r3, r4, r5, pc}
                paSelect = RFO_LP;
 801329c:	2c0f      	cmp	r4, #15
 801329e:	bfcc      	ite	gt
 80132a0:	2502      	movgt	r5, #2
 80132a2:	2501      	movle	r5, #1
 80132a4:	e7f3      	b.n	801328e <SUBGRF_SetRfTxPower+0x12>

080132a6 <SUBGRF_GetRadioWakeUpTime>:
}
 80132a6:	2001      	movs	r0, #1
 80132a8:	4770      	bx	lr

080132aa <HAL_SUBGHZ_TxCpltCallback>:
{
 80132aa:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80132ac:	f641 0390 	movw	r3, #6288	; 0x1890
 80132b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	2001      	movs	r0, #1
 80132b8:	4798      	blx	r3
}
 80132ba:	bd08      	pop	{r3, pc}

080132bc <HAL_SUBGHZ_RxCpltCallback>:
{
 80132bc:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80132be:	f641 0390 	movw	r3, #6288	; 0x1890
 80132c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	2002      	movs	r0, #2
 80132ca:	4798      	blx	r3
}
 80132cc:	bd08      	pop	{r3, pc}

080132ce <HAL_SUBGHZ_CRCErrorCallback>:
{
 80132ce:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80132d0:	f641 0390 	movw	r3, #6288	; 0x1890
 80132d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	2040      	movs	r0, #64	; 0x40
 80132dc:	4798      	blx	r3
}
 80132de:	bd08      	pop	{r3, pc}

080132e0 <HAL_SUBGHZ_CADStatusCallback>:
{
 80132e0:	b508      	push	{r3, lr}
    switch (cadstatus)
 80132e2:	b111      	cbz	r1, 80132ea <HAL_SUBGHZ_CADStatusCallback+0xa>
 80132e4:	2901      	cmp	r1, #1
 80132e6:	d008      	beq.n	80132fa <HAL_SUBGHZ_CADStatusCallback+0x1a>
}
 80132e8:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80132ea:	f641 0390 	movw	r3, #6288	; 0x1890
 80132ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	2080      	movs	r0, #128	; 0x80
 80132f6:	4798      	blx	r3
            break;
 80132f8:	e7f6      	b.n	80132e8 <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80132fa:	f641 0390 	movw	r3, #6288	; 0x1890
 80132fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	f44f 7080 	mov.w	r0, #256	; 0x100
 8013308:	4798      	blx	r3
}
 801330a:	e7ed      	b.n	80132e8 <HAL_SUBGHZ_CADStatusCallback+0x8>

0801330c <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 801330c:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801330e:	f641 0390 	movw	r3, #6288	; 0x1890
 8013312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013316:	681b      	ldr	r3, [r3, #0]
 8013318:	f44f 7000 	mov.w	r0, #512	; 0x200
 801331c:	4798      	blx	r3
}
 801331e:	bd08      	pop	{r3, pc}

08013320 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 8013320:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8013322:	f641 0390 	movw	r3, #6288	; 0x1890
 8013326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	2020      	movs	r0, #32
 801332e:	4798      	blx	r3
}
 8013330:	bd08      	pop	{r3, pc}

08013332 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 8013332:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8013334:	f641 0390 	movw	r3, #6288	; 0x1890
 8013338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	2004      	movs	r0, #4
 8013340:	4798      	blx	r3
}
 8013342:	bd08      	pop	{r3, pc}

08013344 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 8013344:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8013346:	f641 0390 	movw	r3, #6288	; 0x1890
 801334a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	2008      	movs	r0, #8
 8013352:	4798      	blx	r3
}
 8013354:	bd08      	pop	{r3, pc}

08013356 <HAL_SUBGHZ_HeaderValidCallback>:
{
 8013356:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8013358:	f641 0390 	movw	r3, #6288	; 0x1890
 801335c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	2010      	movs	r0, #16
 8013364:	4798      	blx	r3
}
 8013366:	bd08      	pop	{r3, pc}

08013368 <HAL_SUBGHZ_LrFhssHopCallback>:
{
 8013368:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801336a:	f641 0390 	movw	r3, #6288	; 0x1890
 801336e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8013378:	4798      	blx	r3
}
 801337a:	bd08      	pop	{r3, pc}

0801337c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 801337c:	4684      	mov	ip, r0
 801337e:	b1a8      	cbz	r0, 80133ac <SUBGRF_GetFskBandwidthRegValue+0x30>
 8013380:	2300      	movs	r3, #0
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8013382:	f245 312c 	movw	r1, #21292	; 0x532c
 8013386:	f6c0 0101 	movt	r1, #2049	; 0x801
 801338a:	4618      	mov	r0, r3
 801338c:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8013390:	4562      	cmp	r2, ip
 8013392:	d803      	bhi.n	801339c <SUBGRF_GetFskBandwidthRegValue+0x20>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8013394:	3301      	adds	r3, #1
 8013396:	2b16      	cmp	r3, #22
 8013398:	d1f7      	bne.n	801338a <SUBGRF_GetFskBandwidthRegValue+0xe>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 801339a:	e7fe      	b.n	801339a <SUBGRF_GetFskBandwidthRegValue+0x1e>
            return FskBandwidths[i].RegValue;
 801339c:	f245 332c 	movw	r3, #21292	; 0x532c
 80133a0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80133a4:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80133a8:	7918      	ldrb	r0, [r3, #4]
 80133aa:	4770      	bx	lr
        return( 0x1F );
 80133ac:	201f      	movs	r0, #31
}
 80133ae:	4770      	bx	lr

080133b0 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 80133b0:	b570      	push	{r4, r5, r6, lr}
 80133b2:	b082      	sub	sp, #8
 80133b4:	4604      	mov	r4, r0
 80133b6:	460d      	mov	r5, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 80133b8:	f640 0304 	movw	r3, #2052	; 0x804
 80133bc:	f6c0 430a 	movt	r3, #3082	; 0xc0a
 80133c0:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 80133c2:	f640 0007 	movw	r0, #2055	; 0x807
 80133c6:	f7ff f9f6 	bl	80127b6 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 80133ca:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 80133ce:	3308      	adds	r3, #8
 80133d0:	446b      	add	r3, sp
  uint8_t bandwidth_exp = reg & 0x7;
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 80133d2:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 80133d6:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 80133da:	3301      	adds	r3, #1
 80133dc:	409a      	lsls	r2, r3
 80133de:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80133e2:	f2c0 13e8 	movt	r3, #488	; 0x1e8
 80133e6:	fbb3 f3f2 	udiv	r3, r3, r2
  uint32_t cf_osr = cf_fs / bitRate;
 80133ea:	fbb3 f0f4 	udiv	r0, r3, r4
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 80133ee:	2807      	cmp	r0, #7
 80133f0:	d820      	bhi.n	8013434 <SUBGRF_GetCFO+0x84>
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 80133f2:	0040      	lsls	r0, r0, #1
  {
    interp = 4;
 80133f4:	2803      	cmp	r0, #3
 80133f6:	bf8c      	ite	hi
 80133f8:	2402      	movhi	r4, #2
 80133fa:	2404      	movls	r4, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80133fc:	fb03 f404 	mul.w	r4, r3, r4
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8013400:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 8013404:	f7ff f9d7 	bl	80127b6 <SUBGRF_ReadRegister>
 8013408:	0206      	lsls	r6, r0, #8
 801340a:	f406 6670 	and.w	r6, r6, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801340e:	f240 60b1 	movw	r0, #1713	; 0x6b1
 8013412:	f7ff f9d0 	bl	80127b6 <SUBGRF_ReadRegister>
 8013416:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8013418:	f410 6f00 	tst.w	r0, #2048	; 0x800
  {
    cfo_bin |= 0xFFFFF000;
 801341c:	bf1c      	itt	ne
 801341e:	ea6f 5000 	mvnne.w	r0, r0, lsl #20
 8013422:	ea6f 5010 	mvnne.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 8013426:	0964      	lsrs	r4, r4, #5
 8013428:	fb00 f404 	mul.w	r4, r0, r4
 801342c:	11e4      	asrs	r4, r4, #7
 801342e:	602c      	str	r4, [r5, #0]
}
 8013430:	b002      	add	sp, #8
 8013432:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t interp = 1;
 8013434:	2401      	movs	r4, #1
 8013436:	e7e1      	b.n	80133fc <SUBGRF_GetCFO+0x4c>

08013438 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 8013438:	f04f 30ff 	mov.w	r0, #4294967295
 801343c:	4770      	bx	lr

0801343e <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 801343e:	f04f 30ff 	mov.w	r0, #4294967295
 8013442:	4770      	bx	lr

08013444 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 8013444:	f04f 30ff 	mov.w	r0, #4294967295
 8013448:	4770      	bx	lr

0801344a <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801344a:	4770      	bx	lr

0801344c <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 801344c:	2000      	movs	r0, #0
 801344e:	4770      	bx	lr

08013450 <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 8013450:	2000      	movs	r0, #0
 8013452:	4770      	bx	lr

08013454 <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 8013454:	4770      	bx	lr

08013456 <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 8013456:	f04f 30ff 	mov.w	r0, #4294967295
 801345a:	4770      	bx	lr

0801345c <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 801345c:	f04f 30ff 	mov.w	r0, #4294967295
 8013460:	4770      	bx	lr

08013462 <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 8013462:	4770      	bx	lr

08013464 <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 8013464:	4770      	bx	lr

08013466 <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 8013466:	4770      	bx	lr

08013468 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8013468:	f641 0398 	movw	r3, #6296	; 0x1898
 801346c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013470:	2200      	movs	r2, #0
 8013472:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8013474:	f641 0394 	movw	r3, #6292	; 0x1894
 8013478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801347c:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801347e:	4770      	bx	lr

08013480 <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013480:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013484:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8013486:	b159      	cbz	r1, 80134a0 <UTIL_LPM_SetStopMode+0x20>
 8013488:	2901      	cmp	r1, #1
 801348a:	d106      	bne.n	801349a <UTIL_LPM_SetStopMode+0x1a>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801348c:	f641 0298 	movw	r2, #6296	; 0x1898
 8013490:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013494:	6811      	ldr	r1, [r2, #0]
 8013496:	4301      	orrs	r1, r0
 8013498:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801349a:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801349e:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 80134a0:	f641 0298 	movw	r2, #6296	; 0x1898
 80134a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80134a8:	6811      	ldr	r1, [r2, #0]
 80134aa:	ea21 0100 	bic.w	r1, r1, r0
 80134ae:	6011      	str	r1, [r2, #0]
      break;
 80134b0:	e7f3      	b.n	801349a <UTIL_LPM_SetStopMode+0x1a>

080134b2 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80134b2:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80134b6:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 80134b8:	b159      	cbz	r1, 80134d2 <UTIL_LPM_SetOffMode+0x20>
 80134ba:	2901      	cmp	r1, #1
 80134bc:	d106      	bne.n	80134cc <UTIL_LPM_SetOffMode+0x1a>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80134be:	f641 0294 	movw	r2, #6292	; 0x1894
 80134c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80134c6:	6811      	ldr	r1, [r2, #0]
 80134c8:	4301      	orrs	r1, r0
 80134ca:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80134cc:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80134d0:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 80134d2:	f641 0294 	movw	r2, #6292	; 0x1894
 80134d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80134da:	6811      	ldr	r1, [r2, #0]
 80134dc:	ea21 0100 	bic.w	r1, r1, r0
 80134e0:	6011      	str	r1, [r2, #0]
      break;
 80134e2:	e7f3      	b.n	80134cc <UTIL_LPM_SetOffMode+0x1a>

080134e4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80134e4:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80134e6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80134ea:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80134ec:	f641 0398 	movw	r3, #6296	; 0x1898
 80134f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	b153      	cbz	r3, 801350e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80134f8:	f244 654c 	movw	r5, #17996	; 0x464c
 80134fc:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013500:	682b      	ldr	r3, [r5, #0]
 8013502:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8013504:	686b      	ldr	r3, [r5, #4]
 8013506:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013508:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801350c:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801350e:	f641 0394 	movw	r3, #6292	; 0x1894
 8013512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	b143      	cbz	r3, 801352c <UTIL_LPM_EnterLowPower+0x48>
        UTIL_PowerDriver.EnterStopMode( );
 801351a:	f244 654c 	movw	r5, #17996	; 0x464c
 801351e:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013522:	68ab      	ldr	r3, [r5, #8]
 8013524:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8013526:	68eb      	ldr	r3, [r5, #12]
 8013528:	4798      	blx	r3
 801352a:	e7ed      	b.n	8013508 <UTIL_LPM_EnterLowPower+0x24>
      UTIL_PowerDriver.EnterOffMode( );
 801352c:	f244 654c 	movw	r5, #17996	; 0x464c
 8013530:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013534:	692b      	ldr	r3, [r5, #16]
 8013536:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8013538:	696b      	ldr	r3, [r5, #20]
 801353a:	4798      	blx	r3
 801353c:	e7e4      	b.n	8013508 <UTIL_LPM_EnterLowPower+0x24>

0801353e <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 801353e:	1e53      	subs	r3, r2, #1
 8013540:	b29b      	uxth	r3, r3
 8013542:	b142      	cbz	r2, 8013556 <UTIL_MEM_cpy_8+0x18>
 8013544:	3801      	subs	r0, #1
 8013546:	3301      	adds	r3, #1
 8013548:	18ca      	adds	r2, r1, r3
    {
        *dst8++ = *src8++;
 801354a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801354e:	f800 3f01 	strb.w	r3, [r0, #1]!
  while( size-- )
 8013552:	4291      	cmp	r1, r2
 8013554:	d1f9      	bne.n	801354a <UTIL_MEM_cpy_8+0xc>
    }
}
 8013556:	4770      	bx	lr

08013558 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8013558:	1e53      	subs	r3, r2, #1
 801355a:	b29b      	uxth	r3, r3
 801355c:	b12a      	cbz	r2, 801356a <UTIL_MEM_set_8+0x12>
 801355e:	3301      	adds	r3, #1
 8013560:	4403      	add	r3, r0
  {
    *dst8++ = value;
 8013562:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 8013566:	4298      	cmp	r0, r3
 8013568:	d1fb      	bne.n	8013562 <UTIL_MEM_set_8+0xa>
  }
}
 801356a:	4770      	bx	lr

0801356c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801356c:	b082      	sub	sp, #8
 801356e:	b082      	sub	sp, #8
 8013570:	f10d 0c08 	add.w	ip, sp, #8
 8013574:	e90c 0006 	stmdb	ip, {r1, r2}
 8013578:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

  c.Seconds = a.Seconds + b.Seconds;
 801357a:	440b      	add	r3, r1
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801357c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8013580:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8013584:	440a      	add	r2, r1
 8013586:	b291      	uxth	r1, r2
 8013588:	b212      	sxth	r2, r2
  if( c.SubSeconds >= 1000 )
 801358a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 801358e:	db03      	blt.n	8013598 <SysTimeAdd+0x2c>
  {
    c.Seconds++;
 8013590:	3301      	adds	r3, #1
    c.SubSeconds -= 1000;
 8013592:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8013596:	b20a      	sxth	r2, r1
  }
  return c;
 8013598:	6003      	str	r3, [r0, #0]
 801359a:	8082      	strh	r2, [r0, #4]
}
 801359c:	b002      	add	sp, #8
 801359e:	b002      	add	sp, #8
 80135a0:	4770      	bx	lr

080135a2 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 80135a2:	b082      	sub	sp, #8
 80135a4:	b082      	sub	sp, #8
 80135a6:	f10d 0c08 	add.w	ip, sp, #8
 80135aa:	e90c 0006 	stmdb	ip, {r1, r2}
 80135ae:	9303      	str	r3, [sp, #12]
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

  c.Seconds = a.Seconds - b.Seconds;
 80135b0:	1acb      	subs	r3, r1, r3
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80135b2:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80135b6:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 80135ba:	1a52      	subs	r2, r2, r1
 80135bc:	b291      	uxth	r1, r2
 80135be:	b212      	sxth	r2, r2
  if( c.SubSeconds < 0 )
 80135c0:	2a00      	cmp	r2, #0
 80135c2:	db04      	blt.n	80135ce <SysTimeSub+0x2c>
  {
    c.Seconds--;
    c.SubSeconds += 1000;
  }
  return c;
 80135c4:	6003      	str	r3, [r0, #0]
 80135c6:	8082      	strh	r2, [r0, #4]
}
 80135c8:	b002      	add	sp, #8
 80135ca:	b002      	add	sp, #8
 80135cc:	4770      	bx	lr
    c.Seconds--;
 80135ce:	3b01      	subs	r3, #1
    c.SubSeconds += 1000;
 80135d0:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 80135d4:	b20a      	sxth	r2, r1
 80135d6:	e7f5      	b.n	80135c4 <SysTimeSub+0x22>

080135d8 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 80135d8:	b530      	push	{r4, r5, lr}
 80135da:	b085      	sub	sp, #20
 80135dc:	466b      	mov	r3, sp
 80135de:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80135e2:	2300      	movs	r3, #0
 80135e4:	9302      	str	r3, [sp, #8]
 80135e6:	f8ad 300c 	strh.w	r3, [sp, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80135ea:	f244 7310 	movw	r3, #18192	; 0x4710
 80135ee:	f6c0 0301 	movt	r3, #2049	; 0x801
 80135f2:	691b      	ldr	r3, [r3, #16]
 80135f4:	a803      	add	r0, sp, #12
 80135f6:	4798      	blx	r3
 80135f8:	9002      	str	r0, [sp, #8]
  c.Seconds = a.Seconds - b.Seconds;
 80135fa:	9b00      	ldr	r3, [sp, #0]
 80135fc:	1a18      	subs	r0, r3, r0
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80135fe:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 8013602:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013606:	1ae4      	subs	r4, r4, r3
 8013608:	b2a3      	uxth	r3, r4
 801360a:	b224      	sxth	r4, r4
  if( c.SubSeconds < 0 )
 801360c:	2c00      	cmp	r4, #0
 801360e:	db0a      	blt.n	8013626 <SysTimeSet+0x4e>

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8013610:	f244 7510 	movw	r5, #18192	; 0x4710
 8013614:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013618:	682b      	ldr	r3, [r5, #0]
 801361a:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801361c:	68ab      	ldr	r3, [r5, #8]
 801361e:	4620      	mov	r0, r4
 8013620:	4798      	blx	r3
}
 8013622:	b005      	add	sp, #20
 8013624:	bd30      	pop	{r4, r5, pc}
    c.Seconds--;
 8013626:	3801      	subs	r0, #1
    c.SubSeconds += 1000;
 8013628:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801362c:	b21c      	sxth	r4, r3
 801362e:	e7ef      	b.n	8013610 <SysTimeSet+0x38>

08013630 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8013630:	b570      	push	{r4, r5, r6, lr}
 8013632:	b082      	sub	sp, #8
 8013634:	4605      	mov	r5, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8013636:	2300      	movs	r3, #0
 8013638:	9300      	str	r3, [sp, #0]
 801363a:	f8ad 3004 	strh.w	r3, [sp, #4]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801363e:	f244 7610 	movw	r6, #18192	; 0x4710
 8013642:	f6c0 0601 	movt	r6, #2049	; 0x801
 8013646:	6933      	ldr	r3, [r6, #16]
 8013648:	a801      	add	r0, sp, #4
 801364a:	4798      	blx	r3
 801364c:	9000      	str	r0, [sp, #0]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801364e:	68f3      	ldr	r3, [r6, #12]
 8013650:	4798      	blx	r3
 8013652:	4604      	mov	r4, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8013654:	6873      	ldr	r3, [r6, #4]
 8013656:	4798      	blx	r3
  c.Seconds = a.Seconds + b.Seconds;
 8013658:	9b00      	ldr	r3, [sp, #0]
 801365a:	4418      	add	r0, r3
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801365c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8013660:	4423      	add	r3, r4
 8013662:	b29a      	uxth	r2, r3
 8013664:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 8013666:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801366a:	db03      	blt.n	8013674 <SysTimeGet+0x44>
    c.Seconds++;
 801366c:	3001      	adds	r0, #1
    c.SubSeconds -= 1000;
 801366e:	f5a2 727a 	sub.w	r2, r2, #1000	; 0x3e8
 8013672:	b213      	sxth	r3, r2

  sysTime = SysTimeAdd( DeltaTime, calendarTime );

  return sysTime;
 8013674:	6028      	str	r0, [r5, #0]
 8013676:	80ab      	strh	r3, [r5, #4]
}
 8013678:	4628      	mov	r0, r5
 801367a:	b002      	add	sp, #8
 801367c:	bd70      	pop	{r4, r5, r6, pc}

0801367e <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801367e:	b530      	push	{r4, r5, lr}
 8013680:	b083      	sub	sp, #12
 8013682:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8013684:	2300      	movs	r3, #0
 8013686:	9300      	str	r3, [sp, #0]
 8013688:	f8ad 3004 	strh.w	r3, [sp, #4]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801368c:	466d      	mov	r5, sp
 801368e:	f244 7310 	movw	r3, #18192	; 0x4710
 8013692:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013696:	691b      	ldr	r3, [r3, #16]
 8013698:	a801      	add	r0, sp, #4
 801369a:	4798      	blx	r3
 801369c:	9000      	str	r0, [sp, #0]

  return calendarTime;
 801369e:	e895 0003 	ldmia.w	r5, {r0, r1}
 80136a2:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80136a6:	4620      	mov	r0, r4
 80136a8:	b003      	add	sp, #12
 80136aa:	bd30      	pop	{r4, r5, pc}

080136ac <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 80136ac:	b530      	push	{r4, r5, lr}
 80136ae:	b083      	sub	sp, #12
 80136b0:	ab02      	add	r3, sp, #8
 80136b2:	e903 0003 	stmdb	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80136b6:	f244 7410 	movw	r4, #18192	; 0x4710
 80136ba:	f6c0 0401 	movt	r4, #2049	; 0x801
 80136be:	68e3      	ldr	r3, [r4, #12]
 80136c0:	4798      	blx	r3
 80136c2:	4605      	mov	r5, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80136c4:	6863      	ldr	r3, [r4, #4]
 80136c6:	4798      	blx	r3
  c.Seconds = a.Seconds - b.Seconds;
 80136c8:	9a00      	ldr	r2, [sp, #0]
 80136ca:	1a12      	subs	r2, r2, r0
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80136cc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80136d0:	1b5b      	subs	r3, r3, r5
 80136d2:	b299      	uxth	r1, r3
 80136d4:	b21b      	sxth	r3, r3
  if( c.SubSeconds < 0 )
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	db05      	blt.n	80136e6 <SysTimeToMs+0x3a>

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
}
 80136da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80136de:	fb00 3002 	mla	r0, r0, r2, r3
 80136e2:	b003      	add	sp, #12
 80136e4:	bd30      	pop	{r4, r5, pc}
    c.Seconds--;
 80136e6:	3a01      	subs	r2, #1
    c.SubSeconds += 1000;
 80136e8:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 80136ec:	b20b      	sxth	r3, r1
 80136ee:	e7f4      	b.n	80136da <SysTimeToMs+0x2e>

080136f0 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 80136f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136f4:	4606      	mov	r6, r0
  uint32_t seconds = timeMs / 1000;
 80136f6:	f644 55d3 	movw	r5, #19923	; 0x4dd3
 80136fa:	f2c1 0562 	movt	r5, #4194	; 0x1062
 80136fe:	fba5 3501 	umull	r3, r5, r5, r1
 8013702:	09ad      	lsrs	r5, r5, #6
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 8013704:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 8013708:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801370c:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 8013710:	b29c      	uxth	r4, r3
  SysTime_t DeltaTime = { 0 };

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8013712:	f244 7710 	movw	r7, #18192	; 0x4710
 8013716:	f6c0 0701 	movt	r7, #2049	; 0x801
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	4798      	blx	r3
 801371e:	4680      	mov	r8, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	4798      	blx	r3
  c.Seconds = a.Seconds + b.Seconds;
 8013724:	4428      	add	r0, r5
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8013726:	eb04 0308 	add.w	r3, r4, r8
 801372a:	b299      	uxth	r1, r3
 801372c:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 801372e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8013732:	db03      	blt.n	801373c <SysTimeFromMs+0x4c>
    c.Seconds++;
 8013734:	3001      	adds	r0, #1
    c.SubSeconds -= 1000;
 8013736:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 801373a:	b20b      	sxth	r3, r1
  return c;
 801373c:	6030      	str	r0, [r6, #0]
 801373e:	80b3      	strh	r3, [r6, #4]
  return SysTimeAdd( sysTime, DeltaTime );
}
 8013740:	4630      	mov	r0, r6
 8013742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013746 <tiny_vsnprintf_like>:

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8013746:	2900      	cmp	r1, #0
 8013748:	f340 81a8 	ble.w	8013a9c <tiny_vsnprintf_like+0x356>
{
 801374c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013750:	b099      	sub	sp, #100	; 0x64
 8013752:	4682      	mov	sl, r0
 8013754:	4616      	mov	r6, r2
 8013756:	9302      	str	r3, [sp, #8]
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8013758:	4604      	mov	r4, r0
  {
    CHECK_STR_SIZE(buf, str, size);
 801375a:	f101 3bff 	add.w	fp, r1, #4294967295
  while (size-- > 0) ASSIGN_STR(' ');
 801375e:	2720      	movs	r7, #32
  char *dig = lower_digits;
 8013760:	f245 33e4 	movw	r3, #21476	; 0x53e4
 8013764:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013768:	9304      	str	r3, [sp, #16]
  if (type & UPPERCASE)  dig = upper_digits;
 801376a:	f245 430c 	movw	r3, #21516	; 0x540c
 801376e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013772:	9305      	str	r3, [sp, #20]
 8013774:	e02d      	b.n	80137d2 <tiny_vsnprintf_like+0x8c>
    CHECK_STR_SIZE(buf, str, size);
 8013776:	eba4 020a 	sub.w	r2, r4, sl
 801377a:	455a      	cmp	r2, fp
 801377c:	da2c      	bge.n	80137d8 <tiny_vsnprintf_like+0x92>

    if (*fmt != '%')
 801377e:	2b25      	cmp	r3, #37	; 0x25
 8013780:	d124      	bne.n	80137cc <tiny_vsnprintf_like+0x86>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8013782:	1c72      	adds	r2, r6, #1
    if (*fmt == '0')
 8013784:	7871      	ldrb	r1, [r6, #1]
 8013786:	2930      	cmp	r1, #48	; 0x30
 8013788:	bf14      	ite	ne
 801378a:	f04f 0c00 	movne.w	ip, #0
 801378e:	f04f 0c01 	moveq.w	ip, #1
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 8013792:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8013796:	b2db      	uxtb	r3, r3
 8013798:	2b09      	cmp	r3, #9
 801379a:	d924      	bls.n	80137e6 <tiny_vsnprintf_like+0xa0>
#endif

    // Default base
    base = 10;

    switch (*fmt)
 801379c:	f1a1 0358 	sub.w	r3, r1, #88	; 0x58
 80137a0:	2b20      	cmp	r3, #32
 80137a2:	f200 80bb 	bhi.w	801391c <tiny_vsnprintf_like+0x1d6>
 80137a6:	e8df f003 	tbb	[pc, r3]
 80137aa:	b99c      	.short	0xb99c
 80137ac:	b9b9b9b9 	.word	0xb9b9b9b9
 80137b0:	b9b9b9b9 	.word	0xb9b9b9b9
 80137b4:	b9a65fb9 	.word	0xb9a65fb9
 80137b8:	a6b9b9b9 	.word	0xa6b9b9b9
 80137bc:	b9b9b9b9 	.word	0xb9b9b9b9
 80137c0:	b9b9b9b9 	.word	0xb9b9b9b9
 80137c4:	deb963b9 	.word	0xdeb963b9
 80137c8:	b9b9      	.short	0xb9b9
 80137ca:	59          	.byte	0x59
 80137cb:	00          	.byte	0x00
      *str++ = *fmt;
 80137cc:	f804 3b01 	strb.w	r3, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80137d0:	3601      	adds	r6, #1
 80137d2:	7833      	ldrb	r3, [r6, #0]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d1ce      	bne.n	8013776 <tiny_vsnprintf_like+0x30>
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
  }

  *str = '\0';
 80137d8:	2300      	movs	r3, #0
 80137da:	7023      	strb	r3, [r4, #0]
  return str - buf;
 80137dc:	eba4 000a 	sub.w	r0, r4, sl
}
 80137e0:	b019      	add	sp, #100	; 0x64
 80137e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  int i = 0;
 80137e6:	2500      	movs	r5, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80137e8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80137ec:	eb01 0345 	add.w	r3, r1, r5, lsl #1
 80137f0:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80137f4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80137f8:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 80137fc:	b2c0      	uxtb	r0, r0
 80137fe:	2809      	cmp	r0, #9
 8013800:	d9f2      	bls.n	80137e8 <tiny_vsnprintf_like+0xa2>
    switch (*fmt)
 8013802:	f1a1 0058 	sub.w	r0, r1, #88	; 0x58
 8013806:	2820      	cmp	r0, #32
 8013808:	f200 808a 	bhi.w	8013920 <tiny_vsnprintf_like+0x1da>
 801380c:	e8df f000 	tbb	[pc, r0]
 8013810:	88888867 	.word	0x88888867
 8013814:	88888888 	.word	0x88888888
 8013818:	11888888 	.word	0x11888888
 801381c:	88888871 	.word	0x88888871
 8013820:	88887188 	.word	0x88887188
 8013824:	88888888 	.word	0x88888888
 8013828:	2e888888 	.word	0x2e888888
 801382c:	8888a988 	.word	0x8888a988
 8013830:	24          	.byte	0x24
 8013831:	00          	.byte	0x00
          while (--field_width > 0) *str++ = ' ';
 8013832:	2b31      	cmp	r3, #49	; 0x31
 8013834:	bfd8      	it	le
 8013836:	4623      	movle	r3, r4
 8013838:	dd05      	ble.n	8013846 <tiny_vsnprintf_like+0x100>
 801383a:	3b31      	subs	r3, #49	; 0x31
 801383c:	4423      	add	r3, r4
 801383e:	f804 7b01 	strb.w	r7, [r4], #1
 8013842:	429c      	cmp	r4, r3
 8013844:	d1fb      	bne.n	801383e <tiny_vsnprintf_like+0xf8>
        *str++ = (unsigned char) va_arg(args, int);
 8013846:	9902      	ldr	r1, [sp, #8]
 8013848:	461c      	mov	r4, r3
 801384a:	f851 3b04 	ldr.w	r3, [r1], #4
 801384e:	f804 3b01 	strb.w	r3, [r4], #1
 8013852:	9102      	str	r1, [sp, #8]
        continue;
 8013854:	4616      	mov	r6, r2
 8013856:	e7bb      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
    switch (*fmt)
 8013858:	4616      	mov	r6, r2
 801385a:	e002      	b.n	8013862 <tiny_vsnprintf_like+0x11c>
 801385c:	4616      	mov	r6, r2
 801385e:	f04f 35ff 	mov.w	r5, #4294967295
    return 0;
 8013862:	9401      	str	r4, [sp, #4]
        base = 16;
 8013864:	2410      	movs	r4, #16
 8013866:	e083      	b.n	8013970 <tiny_vsnprintf_like+0x22a>
    switch (*fmt)
 8013868:	4623      	mov	r3, r4
 801386a:	e7ec      	b.n	8013846 <tiny_vsnprintf_like+0x100>
 801386c:	4616      	mov	r6, r2
 801386e:	e002      	b.n	8013876 <tiny_vsnprintf_like+0x130>
 8013870:	4616      	mov	r6, r2
 8013872:	f04f 35ff 	mov.w	r5, #4294967295
        s = va_arg(args, char *);
 8013876:	f8dd 9008 	ldr.w	r9, [sp, #8]
 801387a:	f859 8b04 	ldr.w	r8, [r9], #4
        if (!s) s = "<NULL>";
 801387e:	f1b8 0f00 	cmp.w	r8, #0
 8013882:	f000 810d 	beq.w	8013aa0 <tiny_vsnprintf_like+0x35a>
        len = strlen(s);
 8013886:	4640      	mov	r0, r8
 8013888:	f7ec fc76 	bl	8000178 <strlen>
 801388c:	4602      	mov	r2, r0
          while (len < field_width--) *str++ = ' ';
 801388e:	f105 3cff 	add.w	ip, r5, #4294967295
 8013892:	42a8      	cmp	r0, r5
 8013894:	da0f      	bge.n	80138b6 <tiny_vsnprintf_like+0x170>
        if (!s) s = "<NULL>";
 8013896:	4621      	mov	r1, r4
 8013898:	4660      	mov	r0, ip
          while (len < field_width--) *str++ = ' ';
 801389a:	f801 7b01 	strb.w	r7, [r1], #1
 801389e:	f1c1 0301 	rsb	r3, r1, #1
 80138a2:	4423      	add	r3, r4
 80138a4:	4463      	add	r3, ip
 80138a6:	429a      	cmp	r2, r3
 80138a8:	dbf7      	blt.n	801389a <tiny_vsnprintf_like+0x154>
 80138aa:	1c43      	adds	r3, r0, #1
 80138ac:	1a9b      	subs	r3, r3, r2
 80138ae:	4562      	cmp	r2, ip
 80138b0:	bfc8      	it	gt
 80138b2:	2301      	movgt	r3, #1
 80138b4:	441c      	add	r4, r3
        for (i = 0; i < len; ++i) *str++ = *s++;
 80138b6:	2a00      	cmp	r2, #0
 80138b8:	f340 80ed 	ble.w	8013a96 <tiny_vsnprintf_like+0x350>
 80138bc:	1e61      	subs	r1, r4, #1
 80138be:	f818 0b01 	ldrb.w	r0, [r8], #1
 80138c2:	460b      	mov	r3, r1
 80138c4:	f801 0f01 	strb.w	r0, [r1, #1]!
 80138c8:	3302      	adds	r3, #2
 80138ca:	1b1b      	subs	r3, r3, r4
 80138cc:	429a      	cmp	r2, r3
 80138ce:	dcf6      	bgt.n	80138be <tiny_vsnprintf_like+0x178>
 80138d0:	2a00      	cmp	r2, #0
 80138d2:	bfd8      	it	le
 80138d4:	2201      	movle	r2, #1
 80138d6:	4414      	add	r4, r2
        s = va_arg(args, char *);
 80138d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80138dc:	e778      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
    switch (*fmt)
 80138de:	4616      	mov	r6, r2
 80138e0:	e002      	b.n	80138e8 <tiny_vsnprintf_like+0x1a2>
 80138e2:	4616      	mov	r6, r2
 80138e4:	f04f 35ff 	mov.w	r5, #4294967295
        flags |= UPPERCASE;
 80138e8:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
 80138ec:	9401      	str	r4, [sp, #4]
        base = 16;
 80138ee:	2410      	movs	r4, #16
 80138f0:	e03e      	b.n	8013970 <tiny_vsnprintf_like+0x22a>
    switch (*fmt)
 80138f2:	4616      	mov	r6, r2
 80138f4:	e002      	b.n	80138fc <tiny_vsnprintf_like+0x1b6>
 80138f6:	4616      	mov	r6, r2
 80138f8:	f04f 35ff 	mov.w	r5, #4294967295
        flags |= SIGN;
 80138fc:	f04c 0c02 	orr.w	ip, ip, #2
      num = va_arg(args, int);
 8013900:	9902      	ldr	r1, [sp, #8]
 8013902:	f851 2b04 	ldr.w	r2, [r1], #4
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8013906:	eba4 030a 	sub.w	r3, r4, sl
 801390a:	ebab 0303 	sub.w	r3, fp, r3
 801390e:	9401      	str	r4, [sp, #4]
      num = va_arg(args, int);
 8013910:	9102      	str	r1, [sp, #8]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8013912:	240a      	movs	r4, #10
 8013914:	2102      	movs	r1, #2
  char *dig = lower_digits;
 8013916:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801391a:	e03a      	b.n	8013992 <tiny_vsnprintf_like+0x24c>
    switch (*fmt)
 801391c:	f04f 35ff 	mov.w	r5, #4294967295
        if (*fmt != '%') *str++ = '%';
 8013920:	2925      	cmp	r1, #37	; 0x25
 8013922:	d00c      	beq.n	801393e <tiny_vsnprintf_like+0x1f8>
 8013924:	4621      	mov	r1, r4
 8013926:	2325      	movs	r3, #37	; 0x25
 8013928:	f801 3b01 	strb.w	r3, [r1], #1
 801392c:	9101      	str	r1, [sp, #4]
        CHECK_STR_SIZE(buf, str, size);
 801392e:	eba1 030a 	sub.w	r3, r1, sl
 8013932:	459b      	cmp	fp, r3
 8013934:	dc02      	bgt.n	801393c <tiny_vsnprintf_like+0x1f6>
 8013936:	4616      	mov	r6, r2
    base = 10;
 8013938:	240a      	movs	r4, #10
 801393a:	e019      	b.n	8013970 <tiny_vsnprintf_like+0x22a>
        if (*fmt != '%') *str++ = '%';
 801393c:	460c      	mov	r4, r1
        if (*fmt)
 801393e:	7813      	ldrb	r3, [r2, #0]
 8013940:	b16b      	cbz	r3, 801395e <tiny_vsnprintf_like+0x218>
          *str++ = *fmt;
 8013942:	4621      	mov	r1, r4
 8013944:	f801 3b01 	strb.w	r3, [r1], #1
 8013948:	9101      	str	r1, [sp, #4]
        CHECK_STR_SIZE(buf, str, size);
 801394a:	eba1 030a 	sub.w	r3, r1, sl
 801394e:	459b      	cmp	fp, r3
 8013950:	dc02      	bgt.n	8013958 <tiny_vsnprintf_like+0x212>
 8013952:	4616      	mov	r6, r2
    base = 10;
 8013954:	240a      	movs	r4, #10
    else if (flags & SIGN)
 8013956:	e00b      	b.n	8013970 <tiny_vsnprintf_like+0x22a>
 8013958:	4616      	mov	r6, r2
          *str++ = *fmt;
 801395a:	460c      	mov	r4, r1
 801395c:	e738      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
          --fmt;
 801395e:	1e56      	subs	r6, r2, #1
        CHECK_STR_SIZE(buf, str, size);
 8013960:	e736      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
    switch (*fmt)
 8013962:	4616      	mov	r6, r2
 8013964:	e002      	b.n	801396c <tiny_vsnprintf_like+0x226>
 8013966:	4616      	mov	r6, r2
 8013968:	f04f 35ff 	mov.w	r5, #4294967295
    else if (flags & SIGN)
 801396c:	9401      	str	r4, [sp, #4]
 801396e:	240a      	movs	r4, #10
      num = va_arg(args, unsigned int);
 8013970:	9802      	ldr	r0, [sp, #8]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8013972:	9b01      	ldr	r3, [sp, #4]
 8013974:	eba3 030a 	sub.w	r3, r3, sl
 8013978:	ebab 0303 	sub.w	r3, fp, r3
 801397c:	f850 2b04 	ldr.w	r2, [r0], #4
  if (type & UPPERCASE)  dig = upper_digits;
 8013980:	f01c 0140 	ands.w	r1, ip, #64	; 0x40
      num = va_arg(args, unsigned int);
 8013984:	9002      	str	r0, [sp, #8]
  if (type & UPPERCASE)  dig = upper_digits;
 8013986:	bf1a      	itte	ne
 8013988:	2100      	movne	r1, #0
 801398a:	f8dd 8014 	ldrne.w	r8, [sp, #20]
  char *dig = lower_digits;
 801398e:	f8dd 8010 	ldreq.w	r8, [sp, #16]
  c = (type & ZEROPAD) ? '0' : ' ';
 8013992:	f01c 0c01 	ands.w	ip, ip, #1
 8013996:	bf14      	ite	ne
 8013998:	f04f 0930 	movne.w	r9, #48	; 0x30
 801399c:	f04f 0920 	moveq.w	r9, #32
  if (type & SIGN)
 80139a0:	b109      	cbz	r1, 80139a6 <tiny_vsnprintf_like+0x260>
    if (num < 0)
 80139a2:	2a00      	cmp	r2, #0
 80139a4:	db27      	blt.n	80139f6 <tiny_vsnprintf_like+0x2b0>
  if (num == 0)
 80139a6:	bb5a      	cbnz	r2, 8013a00 <tiny_vsnprintf_like+0x2ba>
    tmp[i++] = '0';
 80139a8:	f04f 0230 	mov.w	r2, #48	; 0x30
 80139ac:	f88d 201c 	strb.w	r2, [sp, #28]
 80139b0:	2200      	movs	r2, #0
 80139b2:	9203      	str	r2, [sp, #12]
 80139b4:	2001      	movs	r0, #1
  if (i > precision) precision = i;
 80139b6:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
  size -= precision;
 80139ba:	1a6d      	subs	r5, r5, r1
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 80139bc:	f1bc 0f00 	cmp.w	ip, #0
 80139c0:	d030      	beq.n	8013a24 <tiny_vsnprintf_like+0x2de>
  if (sign) ASSIGN_STR(sign);
 80139c2:	9a03      	ldr	r2, [sp, #12]
 80139c4:	b132      	cbz	r2, 80139d4 <tiny_vsnprintf_like+0x28e>
 80139c6:	9c01      	ldr	r4, [sp, #4]
 80139c8:	f804 2b01 	strb.w	r2, [r4], #1
 80139cc:	3b01      	subs	r3, #1
 80139ce:	f43f aeff 	beq.w	80137d0 <tiny_vsnprintf_like+0x8a>
 80139d2:	9401      	str	r4, [sp, #4]
 80139d4:	9a01      	ldr	r2, [sp, #4]
 80139d6:	4614      	mov	r4, r2
 80139d8:	f105 3cff 	add.w	ip, r5, #4294967295
 80139dc:	4494      	add	ip, r2
  while (size-- > 0) ASSIGN_STR(c);
 80139de:	4415      	add	r5, r2
 80139e0:	46a0      	mov	r8, r4
 80139e2:	ebac 0e04 	sub.w	lr, ip, r4
 80139e6:	1b2a      	subs	r2, r5, r4
 80139e8:	2a00      	cmp	r2, #0
 80139ea:	dd2f      	ble.n	8013a4c <tiny_vsnprintf_like+0x306>
 80139ec:	f804 9b01 	strb.w	r9, [r4], #1
 80139f0:	3b01      	subs	r3, #1
 80139f2:	d1f5      	bne.n	80139e0 <tiny_vsnprintf_like+0x29a>
 80139f4:	e6ec      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
      num = -num;
 80139f6:	4252      	negs	r2, r2
      size--;
 80139f8:	3d01      	subs	r5, #1
      sign = '-';
 80139fa:	212d      	movs	r1, #45	; 0x2d
 80139fc:	9103      	str	r1, [sp, #12]
 80139fe:	e001      	b.n	8013a04 <tiny_vsnprintf_like+0x2be>
 8013a00:	2100      	movs	r1, #0
 8013a02:	9103      	str	r1, [sp, #12]
    while (num != 0)
 8013a04:	f10d 0e1c 	add.w	lr, sp, #28
  i = 0;
 8013a08:	2000      	movs	r0, #0
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8013a0a:	3001      	adds	r0, #1
 8013a0c:	fbb2 f1f4 	udiv	r1, r2, r4
 8013a10:	fb04 2211 	mls	r2, r4, r1, r2
 8013a14:	f818 2002 	ldrb.w	r2, [r8, r2]
 8013a18:	f80e 2b01 	strb.w	r2, [lr], #1
      num = ((unsigned long) num) / (unsigned) base;
 8013a1c:	460a      	mov	r2, r1
    while (num != 0)
 8013a1e:	2900      	cmp	r1, #0
 8013a20:	d1f3      	bne.n	8013a0a <tiny_vsnprintf_like+0x2c4>
 8013a22:	e7c8      	b.n	80139b6 <tiny_vsnprintf_like+0x270>
 8013a24:	9a01      	ldr	r2, [sp, #4]
 8013a26:	4614      	mov	r4, r2
 8013a28:	f102 3cff 	add.w	ip, r2, #4294967295
 8013a2c:	44ac      	add	ip, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8013a2e:	eb02 0e05 	add.w	lr, r2, r5
 8013a32:	ebac 0504 	sub.w	r5, ip, r4
 8013a36:	ebae 0204 	sub.w	r2, lr, r4
 8013a3a:	2a00      	cmp	r2, #0
 8013a3c:	dd04      	ble.n	8013a48 <tiny_vsnprintf_like+0x302>
 8013a3e:	f804 7b01 	strb.w	r7, [r4], #1
 8013a42:	3b01      	subs	r3, #1
 8013a44:	d1f5      	bne.n	8013a32 <tiny_vsnprintf_like+0x2ec>
 8013a46:	e6c3      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
 8013a48:	9401      	str	r4, [sp, #4]
 8013a4a:	e7ba      	b.n	80139c2 <tiny_vsnprintf_like+0x27c>
  while (i < precision--) ASSIGN_STR('0');
 8013a4c:	4421      	add	r1, r4
 8013a4e:	4625      	mov	r5, r4
 8013a50:	1b0a      	subs	r2, r1, r4
 8013a52:	4282      	cmp	r2, r0
 8013a54:	dd06      	ble.n	8013a64 <tiny_vsnprintf_like+0x31e>
 8013a56:	f04f 0230 	mov.w	r2, #48	; 0x30
 8013a5a:	f804 2b01 	strb.w	r2, [r4], #1
 8013a5e:	3b01      	subs	r3, #1
 8013a60:	d1f5      	bne.n	8013a4e <tiny_vsnprintf_like+0x308>
 8013a62:	e6b5      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
 8013a64:	aa07      	add	r2, sp, #28
 8013a66:	1811      	adds	r1, r2, r0
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8013a68:	4405      	add	r5, r0
 8013a6a:	1b2a      	subs	r2, r5, r4
 8013a6c:	2a00      	cmp	r2, #0
 8013a6e:	dd06      	ble.n	8013a7e <tiny_vsnprintf_like+0x338>
 8013a70:	f811 2d01 	ldrb.w	r2, [r1, #-1]!
 8013a74:	f804 2b01 	strb.w	r2, [r4], #1
 8013a78:	3b01      	subs	r3, #1
 8013a7a:	d1f6      	bne.n	8013a6a <tiny_vsnprintf_like+0x324>
 8013a7c:	e6a8      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
  while (size-- > 0) ASSIGN_STR(' ');
 8013a7e:	44a6      	add	lr, r4
 8013a80:	4423      	add	r3, r4
 8013a82:	ebae 0204 	sub.w	r2, lr, r4
 8013a86:	2a00      	cmp	r2, #0
 8013a88:	f77f aea2 	ble.w	80137d0 <tiny_vsnprintf_like+0x8a>
 8013a8c:	f804 7b01 	strb.w	r7, [r4], #1
 8013a90:	429c      	cmp	r4, r3
 8013a92:	d1f6      	bne.n	8013a82 <tiny_vsnprintf_like+0x33c>
 8013a94:	e69c      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
        s = va_arg(args, char *);
 8013a96:	f8cd 9008 	str.w	r9, [sp, #8]
 8013a9a:	e699      	b.n	80137d0 <tiny_vsnprintf_like+0x8a>
    return 0;
 8013a9c:	2000      	movs	r0, #0
}
 8013a9e:	4770      	bx	lr
          while (len < field_width--) *str++ = ' ';
 8013aa0:	f105 3cff 	add.w	ip, r5, #4294967295
 8013aa4:	2d06      	cmp	r5, #6
 8013aa6:	dd05      	ble.n	8013ab4 <tiny_vsnprintf_like+0x36e>
        len = strlen(s);
 8013aa8:	2206      	movs	r2, #6
        if (!s) s = "<NULL>";
 8013aaa:	f245 38dc 	movw	r8, #21468	; 0x53dc
 8013aae:	f6c0 0801 	movt	r8, #2049	; 0x801
 8013ab2:	e6f0      	b.n	8013896 <tiny_vsnprintf_like+0x150>
        len = strlen(s);
 8013ab4:	2206      	movs	r2, #6
        if (!s) s = "<NULL>";
 8013ab6:	f245 38dc 	movw	r8, #21468	; 0x53dc
 8013aba:	f6c0 0801 	movt	r8, #2049	; 0x801
 8013abe:	e6fd      	b.n	80138bc <tiny_vsnprintf_like+0x176>

08013ac0 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013ac0:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013ac4:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 8013ac6:	f641 03c0 	movw	r3, #6336	; 0x18c0
 8013aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013ace:	681a      	ldr	r2, [r3, #0]
 8013ad0:	4302      	orrs	r2, r0
 8013ad2:	601a      	str	r2, [r3, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8013ad4:	f641 03b8 	movw	r3, #6328	; 0x18b8
 8013ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013adc:	f853 2031 	ldr.w	r2, [r3, r1, lsl #3]
 8013ae0:	4302      	orrs	r2, r0
 8013ae2:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013ae6:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8013aea:	4770      	bx	lr

08013aec <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8013aec:	4770      	bx	lr

08013aee <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8013aee:	4770      	bx	lr

08013af0 <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8013af0:	0c03      	lsrs	r3, r0, #16
 8013af2:	041b      	lsls	r3, r3, #16
 8013af4:	b9c3      	cbnz	r3, 8013b28 <SEQ_BitPosition+0x38>
 8013af6:	0400      	lsls	r0, r0, #16
 8013af8:	2310      	movs	r3, #16
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8013afa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013afe:	d102      	bne.n	8013b06 <SEQ_BitPosition+0x16>
 8013b00:	3308      	adds	r3, #8
 8013b02:	b2db      	uxtb	r3, r3
 8013b04:	0200      	lsls	r0, r0, #8
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8013b06:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013b0a:	d102      	bne.n	8013b12 <SEQ_BitPosition+0x22>
 8013b0c:	3304      	adds	r3, #4
 8013b0e:	b2db      	uxtb	r3, r3
 8013b10:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];

  return (uint8_t)(31U-n);
 8013b12:	f1c3 031f 	rsb	r3, r3, #31
  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8013b16:	f245 4234 	movw	r2, #21556	; 0x5434
 8013b1a:	f6c0 0201 	movt	r2, #2049	; 0x801
 8013b1e:	0f00      	lsrs	r0, r0, #28
  return (uint8_t)(31U-n);
 8013b20:	5c12      	ldrb	r2, [r2, r0]
 8013b22:	1a98      	subs	r0, r3, r2
}
 8013b24:	b2c0      	uxtb	r0, r0
 8013b26:	4770      	bx	lr
uint8_t n = 0U;
 8013b28:	2300      	movs	r3, #0
 8013b2a:	e7e6      	b.n	8013afa <SEQ_BitPosition+0xa>

08013b2c <UTIL_SEQ_Run>:
{
 8013b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  super_mask_backup = SuperMask;
 8013b30:	f240 1318 	movw	r3, #280	; 0x118
 8013b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013b38:	f8d3 9000 	ldr.w	r9, [r3]
  SuperMask &= Mask_bm;
 8013b3c:	ea09 0000 	and.w	r0, r9, r0
 8013b40:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 8013b42:	f641 03c0 	movw	r3, #6336	; 0x18c0
 8013b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013b4a:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 8013b4c:	f641 02a0 	movw	r2, #6304	; 0x18a0
 8013b50:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013b54:	6814      	ldr	r4, [r2, #0]
  local_taskmask = TaskMask;
 8013b56:	f240 121c 	movw	r2, #284	; 0x11c
 8013b5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013b5e:	6811      	ldr	r1, [r2, #0]
  local_evtwaited =  EvtWaited;
 8013b60:	f641 02a4 	movw	r2, #6308	; 0x18a4
 8013b64:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013b68:	6812      	ldr	r2, [r2, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8013b6a:	400b      	ands	r3, r1
 8013b6c:	4203      	tst	r3, r0
 8013b6e:	d068      	beq.n	8013c42 <UTIL_SEQ_Run+0x116>
 8013b70:	ea14 0802 	ands.w	r8, r4, r2
 8013b74:	d165      	bne.n	8013c42 <UTIL_SEQ_Run+0x116>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8013b76:	f641 05b8 	movw	r5, #6328	; 0x18b8
 8013b7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
      counter++;
 8013b7e:	2701      	movs	r7, #1
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8013b80:	f641 069c 	movw	r6, #6300	; 0x189c
 8013b84:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8013b88:	e047      	b.n	8013c1a <UTIL_SEQ_Run+0xee>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8013b8a:	68ab      	ldr	r3, [r5, #8]
      counter++;
 8013b8c:	463b      	mov	r3, r7
 8013b8e:	e04a      	b.n	8013c26 <UTIL_SEQ_Run+0xfa>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8013b90:	eb05 04c3 	add.w	r4, r5, r3, lsl #3
 8013b94:	6863      	ldr	r3, [r4, #4]
 8013b96:	4018      	ands	r0, r3
 8013b98:	f7ff ffaa 	bl	8013af0 <SEQ_BitPosition>
 8013b9c:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8013b9e:	6863      	ldr	r3, [r4, #4]
 8013ba0:	fa07 f000 	lsl.w	r0, r7, r0
 8013ba4:	ea23 0300 	bic.w	r3, r3, r0
 8013ba8:	6063      	str	r3, [r4, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013baa:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013bae:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8013bb0:	6833      	ldr	r3, [r6, #0]
 8013bb2:	fa07 f303 	lsl.w	r3, r7, r3
 8013bb6:	f641 04c0 	movw	r4, #6336	; 0x18c0
 8013bba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8013bbe:	6822      	ldr	r2, [r4, #0]
 8013bc0:	ea22 0203 	bic.w	r2, r2, r3
 8013bc4:	6022      	str	r2, [r4, #0]
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8013bc6:	682a      	ldr	r2, [r5, #0]
 8013bc8:	ea22 0303 	bic.w	r3, r2, r3
 8013bcc:	602b      	str	r3, [r5, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013bce:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 8013bd2:	f641 03a8 	movw	r3, #6312	; 0x18a8
 8013bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013bda:	6832      	ldr	r2, [r6, #0]
 8013bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013be0:	4798      	blx	r3
    local_taskset = TaskSet;
 8013be2:	6823      	ldr	r3, [r4, #0]
    local_evtset = EvtSet;
 8013be4:	f641 02a0 	movw	r2, #6304	; 0x18a0
 8013be8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013bec:	f8d2 c000 	ldr.w	ip, [r2]
    local_taskmask = TaskMask;
 8013bf0:	f240 121c 	movw	r2, #284	; 0x11c
 8013bf4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013bf8:	6811      	ldr	r1, [r2, #0]
    local_evtwaited = EvtWaited;
 8013bfa:	f641 02a4 	movw	r2, #6308	; 0x18a4
 8013bfe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013c02:	6814      	ldr	r4, [r2, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8013c04:	f240 1218 	movw	r2, #280	; 0x118
 8013c08:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013c0c:	6810      	ldr	r0, [r2, #0]
 8013c0e:	400b      	ands	r3, r1
 8013c10:	4203      	tst	r3, r0
 8013c12:	d016      	beq.n	8013c42 <UTIL_SEQ_Run+0x116>
 8013c14:	ea1c 0f04 	tst.w	ip, r4
 8013c18:	d113      	bne.n	8013c42 <UTIL_SEQ_Run+0x116>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8013c1a:	682b      	ldr	r3, [r5, #0]
 8013c1c:	ea00 0201 	and.w	r2, r0, r1
 8013c20:	421a      	tst	r2, r3
 8013c22:	d0b2      	beq.n	8013b8a <UTIL_SEQ_Run+0x5e>
    counter = 0U;
 8013c24:	4643      	mov	r3, r8
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8013c26:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 8013c2a:	4010      	ands	r0, r2
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8013c2c:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8013c30:	6852      	ldr	r2, [r2, #4]
 8013c32:	4202      	tst	r2, r0
 8013c34:	d1ac      	bne.n	8013b90 <UTIL_SEQ_Run+0x64>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8013c36:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8013c3a:	f04f 31ff 	mov.w	r1, #4294967295
 8013c3e:	6051      	str	r1, [r2, #4]
 8013c40:	e7a6      	b.n	8013b90 <UTIL_SEQ_Run+0x64>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8013c42:	f641 039c 	movw	r3, #6300	; 0x189c
 8013c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8013c4e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8013c50:	f7ff ff4c 	bl	8013aec <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013c54:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013c58:	b672      	cpsid	i
  local_taskset = TaskSet;
 8013c5a:	f641 03c0 	movw	r3, #6336	; 0x18c0
 8013c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013c62:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 8013c64:	f641 02a0 	movw	r2, #6304	; 0x18a0
 8013c68:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013c6c:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 8013c6e:	f240 121c 	movw	r2, #284	; 0x11c
 8013c72:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013c76:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8013c78:	4013      	ands	r3, r2
 8013c7a:	f240 1218 	movw	r2, #280	; 0x118
 8013c7e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8013c82:	6812      	ldr	r2, [r2, #0]
 8013c84:	4213      	tst	r3, r2
 8013c86:	d106      	bne.n	8013c96 <UTIL_SEQ_Run+0x16a>
    if ((local_evtset & EvtWaited)== 0U)
 8013c88:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8013c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	420b      	tst	r3, r1
 8013c94:	d00b      	beq.n	8013cae <UTIL_SEQ_Run+0x182>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013c96:	f384 8810 	msr	PRIMASK, r4
  UTIL_SEQ_PostIdle( );
 8013c9a:	f7ff ff28 	bl	8013aee <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8013c9e:	f240 1318 	movw	r3, #280	; 0x118
 8013ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013ca6:	f8c3 9000 	str.w	r9, [r3]
}
 8013caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      UTIL_SEQ_Idle( );
 8013cae:	f7ee fa38 	bl	8002122 <UTIL_SEQ_Idle>
 8013cb2:	e7f0      	b.n	8013c96 <UTIL_SEQ_Run+0x16a>

08013cb4 <UTIL_SEQ_RegTask>:
{
 8013cb4:	b538      	push	{r3, r4, r5, lr}
 8013cb6:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013cb8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013cbc:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8013cbe:	f7ff ff17 	bl	8013af0 <SEQ_BitPosition>
 8013cc2:	f641 03a8 	movw	r3, #6312	; 0x18a8
 8013cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013cca:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013cce:	f385 8810 	msr	PRIMASK, r5
}
 8013cd2:	bd38      	pop	{r3, r4, r5, pc}

08013cd4 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8013cd4:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8013cd6:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013cde:	2200      	movs	r2, #0
 8013ce0:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8013ce2:	f244 7324 	movw	r3, #18212	; 0x4724
 8013ce6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	4798      	blx	r3
}
 8013cee:	bd08      	pop	{r3, pc}

08013cf0 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 8013cf0:	b1c0      	cbz	r0, 8013d24 <UTIL_TIMER_Create+0x34>
{
 8013cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cf4:	4617      	mov	r7, r2
 8013cf6:	461e      	mov	r6, r3
 8013cf8:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 8013cfa:	b1ab      	cbz	r3, 8013d28 <UTIL_TIMER_Create+0x38>
  {
    TimerObject->Timestamp = 0U;
 8013cfc:	2500      	movs	r5, #0
 8013cfe:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8013d00:	f244 7324 	movw	r3, #18212	; 0x4724
 8013d04:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d0a:	4608      	mov	r0, r1
 8013d0c:	4798      	blx	r3
 8013d0e:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8013d10:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 8013d12:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8013d14:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8013d16:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8013d18:	9b06      	ldr	r3, [sp, #24]
 8013d1a:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8013d1c:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8013d1e:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8013d20:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8013d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8013d24:	2001      	movs	r0, #1
}
 8013d26:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8013d28:	2001      	movs	r0, #1
 8013d2a:	e7fa      	b.n	8013d22 <UTIL_TIMER_Create+0x32>

08013d2c <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8013d2c:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8013d2e:	f244 7424 	movw	r4, #18212	; 0x4724
 8013d32:	f6c0 0401 	movt	r4, #2049	; 0x801
 8013d36:	69e3      	ldr	r3, [r4, #28]
 8013d38:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8013d3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013d3c:	4798      	blx	r3
}
 8013d3e:	bd10      	pop	{r4, pc}

08013d40 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8013d40:	b570      	push	{r4, r5, r6, lr}
 8013d42:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8013d44:	f244 7424 	movw	r4, #18212	; 0x4724
 8013d48:	f6c0 0401 	movt	r4, #2049	; 0x801
 8013d4c:	69e3      	ldr	r3, [r4, #28]
 8013d4e:	4798      	blx	r3
 8013d50:	4605      	mov	r5, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8013d52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013d54:	4630      	mov	r0, r6
 8013d56:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8013d58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013d5a:	1a28      	subs	r0, r5, r0
 8013d5c:	4798      	blx	r3
}
 8013d5e:	bd70      	pop	{r4, r5, r6, pc}

08013d60 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8013d60:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013d68:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8013d6a:	b14b      	cbz	r3, 8013d80 <TimerExists+0x20>
  {
    if( cur == TimerObject )
 8013d6c:	4283      	cmp	r3, r0
 8013d6e:	d009      	beq.n	8013d84 <TimerExists+0x24>
    {
      return true;
    }
    cur = cur->Next;
 8013d70:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 8013d72:	b11b      	cbz	r3, 8013d7c <TimerExists+0x1c>
    if( cur == TimerObject )
 8013d74:	4298      	cmp	r0, r3
 8013d76:	d1fb      	bne.n	8013d70 <TimerExists+0x10>
      return true;
 8013d78:	2001      	movs	r0, #1
  }
  return false;
}
 8013d7a:	4770      	bx	lr
  return false;
 8013d7c:	2000      	movs	r0, #0
 8013d7e:	4770      	bx	lr
 8013d80:	2000      	movs	r0, #0
 8013d82:	4770      	bx	lr
      return true;
 8013d84:	2001      	movs	r0, #1
 8013d86:	4770      	bx	lr

08013d88 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8013d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d8a:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8013d8c:	f244 7524 	movw	r5, #18212	; 0x4724
 8013d90:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013d94:	6a2b      	ldr	r3, [r5, #32]
 8013d96:	4798      	blx	r3
 8013d98:	4606      	mov	r6, r0
  TimerObject->IsPending = 1;
 8013d9a:	2301      	movs	r3, #1
 8013d9c:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8013d9e:	6827      	ldr	r7, [r4, #0]
 8013da0:	69ad      	ldr	r5, [r5, #24]
 8013da2:	47a8      	blx	r5
 8013da4:	4430      	add	r0, r6
 8013da6:	4287      	cmp	r7, r0
 8013da8:	d202      	bcs.n	8013db0 <TimerSetTimeout+0x28>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8013daa:	47a8      	blx	r5
 8013dac:	4430      	add	r0, r6
 8013dae:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8013db0:	f244 7324 	movw	r3, #18212	; 0x4724
 8013db4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013db8:	689b      	ldr	r3, [r3, #8]
 8013dba:	6820      	ldr	r0, [r4, #0]
 8013dbc:	4798      	blx	r3
}
 8013dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013dc0 <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8013dc0:	2800      	cmp	r0, #0
 8013dc2:	d037      	beq.n	8013e34 <UTIL_TIMER_Stop+0x74>
{
 8013dc4:	b510      	push	{r4, lr}
 8013dc6:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013dc8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013dcc:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8013dce:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013dd6:	681b      	ldr	r3, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 8013dd8:	2101      	movs	r1, #1
 8013dda:	7281      	strb	r1, [r0, #10]
    if(NULL != TimerListHead)
 8013ddc:	b15b      	cbz	r3, 8013df6 <UTIL_TIMER_Stop+0x36>
      TimerObject->IsRunning = 0U;
 8013dde:	2100      	movs	r1, #0
 8013de0:	7241      	strb	r1, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8013de2:	4298      	cmp	r0, r3
 8013de4:	d00b      	beq.n	8013dfe <UTIL_TIMER_Stop+0x3e>
            cur = cur->Next;
 8013de6:	4619      	mov	r1, r3
 8013de8:	695b      	ldr	r3, [r3, #20]
        while( cur != NULL )
 8013dea:	b123      	cbz	r3, 8013df6 <UTIL_TIMER_Stop+0x36>
          if( cur == TimerObject )
 8013dec:	429a      	cmp	r2, r3
 8013dee:	d1fa      	bne.n	8013de6 <UTIL_TIMER_Stop+0x26>
            if( cur->Next != NULL )
 8013df0:	695b      	ldr	r3, [r3, #20]
 8013df2:	b1e3      	cbz	r3, 8013e2e <UTIL_TIMER_Stop+0x6e>
              prev->Next = cur;
 8013df4:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013df6:	f384 8810 	msr	PRIMASK, r4
}
 8013dfa:	2000      	movs	r0, #0
}
 8013dfc:	bd10      	pop	{r4, pc}
          TimerListHead->IsPending = 0;
 8013dfe:	7219      	strb	r1, [r3, #8]
          if( TimerListHead->Next != NULL )
 8013e00:	6958      	ldr	r0, [r3, #20]
 8013e02:	b138      	cbz	r0, 8013e14 <UTIL_TIMER_Stop+0x54>
            TimerListHead = TimerListHead->Next;
 8013e04:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013e0c:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 8013e0e:	f7ff ffbb 	bl	8013d88 <TimerSetTimeout>
 8013e12:	e7f0      	b.n	8013df6 <UTIL_TIMER_Stop+0x36>
            UTIL_TimerDriver.StopTimerEvt( );
 8013e14:	f244 7324 	movw	r3, #18212	; 0x4724
 8013e18:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013e1c:	68db      	ldr	r3, [r3, #12]
 8013e1e:	4798      	blx	r3
            TimerListHead = NULL;
 8013e20:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013e28:	2200      	movs	r2, #0
 8013e2a:	601a      	str	r2, [r3, #0]
 8013e2c:	e7e3      	b.n	8013df6 <UTIL_TIMER_Stop+0x36>
              prev->Next = cur;
 8013e2e:	2300      	movs	r3, #0
 8013e30:	614b      	str	r3, [r1, #20]
 8013e32:	e7e0      	b.n	8013df6 <UTIL_TIMER_Stop+0x36>
    ret = UTIL_TIMER_INVALID_PARAM;
 8013e34:	2001      	movs	r0, #1
}
 8013e36:	4770      	bx	lr

08013e38 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8013e38:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013e40:	6819      	ldr	r1, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8013e42:	694b      	ldr	r3, [r1, #20]

  while (cur->Next != NULL )
 8013e44:	b18b      	cbz	r3, 8013e6a <TimerInsertTimer+0x32>
{
 8013e46:	b410      	push	{r4}
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8013e48:	6804      	ldr	r4, [r0, #0]
 8013e4a:	e000      	b.n	8013e4e <TimerInsertTimer+0x16>
    {
        cur = next;
        next = next->Next;
 8013e4c:	4613      	mov	r3, r2
    if( TimerObject->Timestamp  > next->Timestamp )
 8013e4e:	681a      	ldr	r2, [r3, #0]
 8013e50:	4294      	cmp	r4, r2
 8013e52:	d906      	bls.n	8013e62 <TimerInsertTimer+0x2a>
        next = next->Next;
 8013e54:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 8013e56:	4619      	mov	r1, r3
 8013e58:	2a00      	cmp	r2, #0
 8013e5a:	d1f7      	bne.n	8013e4c <TimerInsertTimer+0x14>
        TimerObject->Next = next;
        return;

    }
  }
  cur->Next = TimerObject;
 8013e5c:	6158      	str	r0, [r3, #20]
 8013e5e:	2300      	movs	r3, #0
 8013e60:	e000      	b.n	8013e64 <TimerInsertTimer+0x2c>
        cur->Next = TimerObject;
 8013e62:	6148      	str	r0, [r1, #20]
        TimerObject->Next = next;
 8013e64:	6143      	str	r3, [r0, #20]
  TimerObject->Next = NULL;
}
 8013e66:	bc10      	pop	{r4}
 8013e68:	4770      	bx	lr
  cur->Next = TimerObject;
 8013e6a:	6148      	str	r0, [r1, #20]
 8013e6c:	2300      	movs	r3, #0
        TimerObject->Next = next;
 8013e6e:	6143      	str	r3, [r0, #20]
 8013e70:	4770      	bx	lr

08013e72 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8013e72:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8013e74:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013e7c:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 8013e7e:	b10b      	cbz	r3, 8013e84 <TimerInsertNewHeadTimer+0x12>
  {
    cur->IsPending = 0;
 8013e80:	2200      	movs	r2, #0
 8013e82:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8013e84:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8013e86:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013e8e:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8013e90:	f7ff ff7a 	bl	8013d88 <TimerSetTimeout>
}
 8013e94:	bd08      	pop	{r3, pc}

08013e96 <UTIL_TIMER_Start>:
{
 8013e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8013e98:	2800      	cmp	r0, #0
 8013e9a:	d045      	beq.n	8013f28 <UTIL_TIMER_Start+0x92>
 8013e9c:	4604      	mov	r4, r0
 8013e9e:	f7ff ff5f 	bl	8013d60 <TimerExists>
 8013ea2:	2800      	cmp	r0, #0
 8013ea4:	d143      	bne.n	8013f2e <UTIL_TIMER_Start+0x98>
 8013ea6:	7a65      	ldrb	r5, [r4, #9]
 8013ea8:	2d00      	cmp	r5, #0
 8013eaa:	d142      	bne.n	8013f32 <UTIL_TIMER_Start+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013eac:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013eb0:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8013eb2:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8013eb4:	f244 7324 	movw	r3, #18212	; 0x4724
 8013eb8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013ebc:	6a1b      	ldr	r3, [r3, #32]
 8013ebe:	4798      	blx	r3
    TimerObject->Timestamp = ticks;
 8013ec0:	4287      	cmp	r7, r0
 8013ec2:	bf38      	it	cc
 8013ec4:	4607      	movcc	r7, r0
 8013ec6:	6027      	str	r7, [r4, #0]
    TimerObject->IsPending = 0U;
 8013ec8:	2300      	movs	r3, #0
 8013eca:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 8013ecc:	2201      	movs	r2, #1
 8013ece:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8013ed0:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 8013ed2:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	b1b3      	cbz	r3, 8013f0c <UTIL_TIMER_Start+0x76>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8013ede:	f244 7324 	movw	r3, #18212	; 0x4724
 8013ee2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013ee6:	699b      	ldr	r3, [r3, #24]
 8013ee8:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8013eea:	6823      	ldr	r3, [r4, #0]
 8013eec:	4418      	add	r0, r3
 8013eee:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8013ef0:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	4298      	cmp	r0, r3
 8013efe:	d20f      	bcs.n	8013f20 <UTIL_TIMER_Start+0x8a>
        TimerInsertNewHeadTimer( TimerObject);
 8013f00:	4620      	mov	r0, r4
 8013f02:	f7ff ffb6 	bl	8013e72 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013f06:	f386 8810 	msr	PRIMASK, r6
}
 8013f0a:	e00e      	b.n	8013f2a <UTIL_TIMER_Start+0x94>
      UTIL_TimerDriver.SetTimerContext();
 8013f0c:	f244 7324 	movw	r3, #18212	; 0x4724
 8013f10:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013f14:	691b      	ldr	r3, [r3, #16]
 8013f16:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8013f18:	4620      	mov	r0, r4
 8013f1a:	f7ff ffaa 	bl	8013e72 <TimerInsertNewHeadTimer>
 8013f1e:	e7f2      	b.n	8013f06 <UTIL_TIMER_Start+0x70>
        TimerInsertTimer( TimerObject);
 8013f20:	4620      	mov	r0, r4
 8013f22:	f7ff ff89 	bl	8013e38 <TimerInsertTimer>
 8013f26:	e7ee      	b.n	8013f06 <UTIL_TIMER_Start+0x70>
    ret =  UTIL_TIMER_INVALID_PARAM;
 8013f28:	2501      	movs	r5, #1
}
 8013f2a:	4628      	mov	r0, r5
 8013f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 8013f2e:	2501      	movs	r5, #1
 8013f30:	e7fb      	b.n	8013f2a <UTIL_TIMER_Start+0x94>
 8013f32:	2501      	movs	r5, #1
 8013f34:	e7f9      	b.n	8013f2a <UTIL_TIMER_Start+0x94>

08013f36 <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 8013f36:	b1b0      	cbz	r0, 8013f66 <UTIL_TIMER_SetPeriod+0x30>
{
 8013f38:	b510      	push	{r4, lr}
 8013f3a:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8013f3c:	f244 7324 	movw	r3, #18212	; 0x4724
 8013f40:	f6c0 0301 	movt	r3, #2049	; 0x801
 8013f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f46:	4608      	mov	r0, r1
 8013f48:	4798      	blx	r3
 8013f4a:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 8013f4c:	4620      	mov	r0, r4
 8013f4e:	f7ff ff07 	bl	8013d60 <TimerExists>
 8013f52:	b908      	cbnz	r0, 8013f58 <UTIL_TIMER_SetPeriod+0x22>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8013f54:	2000      	movs	r0, #0
}
 8013f56:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 8013f58:	4620      	mov	r0, r4
 8013f5a:	f7ff ff31 	bl	8013dc0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8013f5e:	4620      	mov	r0, r4
 8013f60:	f7ff ff99 	bl	8013e96 <UTIL_TIMER_Start>
 8013f64:	e7f7      	b.n	8013f56 <UTIL_TIMER_SetPeriod+0x20>
	  ret = UTIL_TIMER_INVALID_PARAM;
 8013f66:	2001      	movs	r0, #1
}
 8013f68:	4770      	bx	lr

08013f6a <UTIL_TIMER_IRQ_Handler>:
{
 8013f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f6e:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013f72:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8013f74:	f244 7524 	movw	r5, #18212	; 0x4724
 8013f78:	f6c0 0501 	movt	r5, #2049	; 0x801
 8013f7c:	696b      	ldr	r3, [r5, #20]
 8013f7e:	4798      	blx	r3
 8013f80:	4604      	mov	r4, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8013f82:	692b      	ldr	r3, [r5, #16]
 8013f84:	4798      	blx	r3
  if ( TimerListHead != NULL )
 8013f86:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	b15b      	cbz	r3, 8013faa <UTIL_TIMER_IRQ_Handler+0x40>
  DeltaContext = now  - old; /*intentional wrap around */
 8013f92:	1b01      	subs	r1, r0, r4
        cur->Timestamp = 0;
 8013f94:	2500      	movs	r5, #0
        cur->Timestamp -= DeltaContext;
 8013f96:	1a20      	subs	r0, r4, r0
      if (cur->Timestamp > DeltaContext)
 8013f98:	681a      	ldr	r2, [r3, #0]
 8013f9a:	428a      	cmp	r2, r1
        cur->Timestamp -= DeltaContext;
 8013f9c:	bf8c      	ite	hi
 8013f9e:	1812      	addhi	r2, r2, r0
        cur->Timestamp = 0;
 8013fa0:	462a      	movls	r2, r5
 8013fa2:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8013fa4:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d1f6      	bne.n	8013f98 <UTIL_TIMER_IRQ_Handler+0x2e>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8013faa:	f641 05c4 	movw	r5, #6340	; 0x18c4
 8013fae:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8013fb2:	f244 7724 	movw	r7, #18212	; 0x4724
 8013fb6:	f6c0 0701 	movt	r7, #2049	; 0x801
      cur->IsPending = 0;
 8013fba:	2600      	movs	r6, #0
 8013fbc:	e00b      	b.n	8013fd6 <UTIL_TIMER_IRQ_Handler+0x6c>
      cur = TimerListHead;
 8013fbe:	682c      	ldr	r4, [r5, #0]
      TimerListHead = TimerListHead->Next;
 8013fc0:	6963      	ldr	r3, [r4, #20]
 8013fc2:	602b      	str	r3, [r5, #0]
      cur->IsPending = 0;
 8013fc4:	7226      	strb	r6, [r4, #8]
      cur->IsRunning = 0;
 8013fc6:	7266      	strb	r6, [r4, #9]
      cur->Callback(cur->argument);
 8013fc8:	68e3      	ldr	r3, [r4, #12]
 8013fca:	6920      	ldr	r0, [r4, #16]
 8013fcc:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8013fce:	8963      	ldrh	r3, [r4, #10]
 8013fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013fd4:	d014      	beq.n	8014000 <UTIL_TIMER_IRQ_Handler+0x96>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8013fd6:	682b      	ldr	r3, [r5, #0]
 8013fd8:	b173      	cbz	r3, 8013ff8 <UTIL_TIMER_IRQ_Handler+0x8e>
 8013fda:	681c      	ldr	r4, [r3, #0]
 8013fdc:	2c00      	cmp	r4, #0
 8013fde:	d0ee      	beq.n	8013fbe <UTIL_TIMER_IRQ_Handler+0x54>
 8013fe0:	69bb      	ldr	r3, [r7, #24]
 8013fe2:	4798      	blx	r3
 8013fe4:	4284      	cmp	r4, r0
 8013fe6:	d3ea      	bcc.n	8013fbe <UTIL_TIMER_IRQ_Handler+0x54>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8013fe8:	f641 03c4 	movw	r3, #6340	; 0x18c4
 8013fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013ff0:	6818      	ldr	r0, [r3, #0]
 8013ff2:	b108      	cbz	r0, 8013ff8 <UTIL_TIMER_IRQ_Handler+0x8e>
 8013ff4:	7a03      	ldrb	r3, [r0, #8]
 8013ff6:	b13b      	cbz	r3, 8014008 <UTIL_TIMER_IRQ_Handler+0x9e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013ff8:	f388 8810 	msr	PRIMASK, r8
}
 8013ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        (void)UTIL_TIMER_Start(cur);
 8014000:	4620      	mov	r0, r4
 8014002:	f7ff ff48 	bl	8013e96 <UTIL_TIMER_Start>
 8014006:	e7d8      	b.n	8013fba <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 8014008:	f7ff febe 	bl	8013d88 <TimerSetTimeout>
 801400c:	e7f4      	b.n	8013ff8 <UTIL_TIMER_IRQ_Handler+0x8e>

0801400e <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801400e:	b500      	push	{lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014010:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014014:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8014016:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801401a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801401e:	8a5a      	ldrh	r2, [r3, #18]
 8014020:	8a1b      	ldrh	r3, [r3, #16]
 8014022:	429a      	cmp	r2, r3
 8014024:	d015      	beq.n	8014052 <TRACE_AllocateBufer+0x44>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8014026:	429a      	cmp	r2, r3
 8014028:	d927      	bls.n	801407a <TRACE_AllocateBufer+0x6c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801402a:	f5c2 6e80 	rsb	lr, r2, #1024	; 0x400
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801402e:	fa1f fe8e 	uxth.w	lr, lr
 8014032:	4586      	cmp	lr, r0
 8014034:	d825      	bhi.n	8014082 <TRACE_AllocateBufer+0x74>
 8014036:	4283      	cmp	r3, r0
 8014038:	d935      	bls.n	80140a6 <TRACE_AllocateBufer+0x98>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801403a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801403e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014042:	f04f 0e01 	mov.w	lr, #1
 8014046:	f883 e002 	strb.w	lr, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801404a:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801404c:	2200      	movs	r2, #0
 801404e:	825a      	strh	r2, [r3, #18]
 8014050:	e017      	b.n	8014082 <TRACE_AllocateBufer+0x74>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8014052:	f5c2 6e80 	rsb	lr, r2, #1024	; 0x400
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8014056:	fa1f fe8e 	uxth.w	lr, lr
 801405a:	4570      	cmp	r0, lr
 801405c:	d311      	bcc.n	8014082 <TRACE_AllocateBufer+0x74>
 801405e:	4283      	cmp	r3, r0
 8014060:	d91e      	bls.n	80140a0 <TRACE_AllocateBufer+0x92>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8014062:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801406a:	f04f 0e01 	mov.w	lr, #1
 801406e:	f883 e002 	strb.w	lr, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8014072:	801a      	strh	r2, [r3, #0]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8014074:	2200      	movs	r2, #0
 8014076:	825a      	strh	r2, [r3, #18]
 8014078:	e003      	b.n	8014082 <TRACE_AllocateBufer+0x74>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801407a:	1a9b      	subs	r3, r3, r2
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801407c:	b29b      	uxth	r3, r3
 801407e:	4283      	cmp	r3, r0
 8014080:	d914      	bls.n	80140ac <TRACE_AllocateBufer+0x9e>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8014082:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 8014086:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801408a:	8a53      	ldrh	r3, [r2, #18]
 801408c:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801408e:	4403      	add	r3, r0
 8014090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014094:	8253      	strh	r3, [r2, #18]
    ret = 0;
 8014096:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014098:	f38c 8810 	msr	PRIMASK, ip
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 801409c:	f85d fb04 	ldr.w	pc, [sp], #4
  int16_t ret = -1;
 80140a0:	f04f 30ff 	mov.w	r0, #4294967295
 80140a4:	e7f8      	b.n	8014098 <TRACE_AllocateBufer+0x8a>
 80140a6:	f04f 30ff 	mov.w	r0, #4294967295
 80140aa:	e7f5      	b.n	8014098 <TRACE_AllocateBufer+0x8a>
 80140ac:	f04f 30ff 	mov.w	r0, #4294967295
 80140b0:	e7f2      	b.n	8014098 <TRACE_AllocateBufer+0x8a>

080140b2 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80140b2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80140b6:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 80140b8:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 80140bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80140c0:	8ada      	ldrh	r2, [r3, #22]
 80140c2:	3201      	adds	r2, #1
 80140c4:	82da      	strh	r2, [r3, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80140c6:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80140ca:	4770      	bx	lr

080140cc <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80140cc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80140d0:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 80140d2:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 80140d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80140da:	8ada      	ldrh	r2, [r3, #22]
 80140dc:	3a01      	subs	r2, #1
 80140de:	82da      	strh	r2, [r3, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80140e0:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80140e4:	4770      	bx	lr

080140e6 <UTIL_ADV_TRACE_Init>:
{
 80140e6:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80140e8:	2218      	movs	r2, #24
 80140ea:	2100      	movs	r1, #0
 80140ec:	f641 40c8 	movw	r0, #7368	; 0x1cc8
 80140f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80140f4:	f7ff fa30 	bl	8013558 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80140f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80140fc:	2100      	movs	r1, #0
 80140fe:	f641 00c8 	movw	r0, #6344	; 0x18c8
 8014102:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8014106:	f7ff fa27 	bl	8013558 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801410a:	f244 7350 	movw	r3, #18256	; 0x4750
 801410e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	f244 20df 	movw	r0, #17119	; 0x42df
 8014118:	f6c0 0001 	movt	r0, #2049	; 0x801
 801411c:	4798      	blx	r3
}
 801411e:	bd08      	pop	{r3, pc}

08014120 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8014120:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014128:	6058      	str	r0, [r3, #4]
}
 801412a:	4770      	bx	lr

0801412c <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801412c:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014130:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014134:	7218      	strb	r0, [r3, #8]
}
 8014136:	4770      	bx	lr

08014138 <TRACE_Send>:
{
 8014138:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801413a:	f3ef 8310 	mrs	r3, PRIMASK
 801413e:	461c      	mov	r4, r3
  __ASM volatile ("cpsid i" : : : "memory");
 8014140:	b672      	cpsid	i
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8014142:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014146:	f2c2 0300 	movt	r3, #8192	; 0x2000
  if(TRACE_IsLocked() == 0u)
 801414a:	8adb      	ldrh	r3, [r3, #22]
 801414c:	b11b      	cbz	r3, 8014156 <TRACE_Send+0x1e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801414e:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8014152:	2000      	movs	r0, #0
}
 8014154:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 8014156:	f7ff ffac 	bl	80140b2 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801415a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801415e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014162:	8a19      	ldrh	r1, [r3, #16]
 8014164:	8a5a      	ldrh	r2, [r3, #18]
 8014166:	4291      	cmp	r1, r2
 8014168:	d044      	beq.n	80141f4 <TRACE_Send+0xbc>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801416a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801416e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014172:	789b      	ldrb	r3, [r3, #2]
 8014174:	2b01      	cmp	r3, #1
 8014176:	d024      	beq.n	80141c2 <TRACE_Send+0x8a>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8014178:	b963      	cbnz	r3, 8014194 <TRACE_Send+0x5c>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801417a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801417e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014182:	8a1b      	ldrh	r3, [r3, #16]
 8014184:	429a      	cmp	r2, r3
 8014186:	d92d      	bls.n	80141e4 <TRACE_Send+0xac>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8014188:	f641 41c8 	movw	r1, #7368	; 0x1cc8
 801418c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8014190:	1ad2      	subs	r2, r2, r3
 8014192:	828a      	strh	r2, [r1, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8014194:	f641 03c8 	movw	r3, #6344	; 0x18c8
 8014198:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801419c:	f641 46c8 	movw	r6, #7368	; 0x1cc8
 80141a0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80141a4:	8a32      	ldrh	r2, [r6, #16]
 80141a6:	189d      	adds	r5, r3, r2
 80141a8:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 80141ac:	f7ee f838 	bl	8002220 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80141b0:	f244 7350 	movw	r3, #18256	; 0x4750
 80141b4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80141b8:	68db      	ldr	r3, [r3, #12]
 80141ba:	8ab1      	ldrh	r1, [r6, #20]
 80141bc:	4628      	mov	r0, r5
 80141be:	4798      	blx	r3
 80141c0:	e7c8      	b.n	8014154 <TRACE_Send+0x1c>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80141c2:	f641 40c8 	movw	r0, #7368	; 0x1cc8
 80141c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80141ca:	8803      	ldrh	r3, [r0, #0]
 80141cc:	1a5b      	subs	r3, r3, r1
 80141ce:	b29b      	uxth	r3, r3
 80141d0:	8283      	strh	r3, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80141d2:	2102      	movs	r1, #2
 80141d4:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80141d6:	2100      	movs	r1, #0
 80141d8:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d1da      	bne.n	8014194 <TRACE_Send+0x5c>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80141de:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80141e0:	8201      	strh	r1, [r0, #16]
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80141e2:	e7ca      	b.n	801417a <TRACE_Send+0x42>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80141e4:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 80141e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80141ec:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80141f0:	8293      	strh	r3, [r2, #20]
 80141f2:	e7cf      	b.n	8014194 <TRACE_Send+0x5c>
      TRACE_UnLock();
 80141f4:	f7ff ff6a 	bl	80140cc <TRACE_UnLock>
 80141f8:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80141fc:	2000      	movs	r0, #0
}
 80141fe:	e7a9      	b.n	8014154 <TRACE_Send+0x1c>

08014200 <UTIL_ADV_TRACE_COND_FSend>:
{
 8014200:	b408      	push	{r3}
 8014202:	b530      	push	{r4, r5, lr}
 8014204:	b086      	sub	sp, #24
 8014206:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 8014208:	2300      	movs	r3, #0
 801420a:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801420e:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014216:	7a1b      	ldrb	r3, [r3, #8]
 8014218:	4283      	cmp	r3, r0
 801421a:	d35a      	bcc.n	80142d2 <UTIL_ADV_TRACE_COND_FSend+0xd2>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801421c:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014224:	68db      	ldr	r3, [r3, #12]
 8014226:	4399      	bics	r1, r3
 8014228:	d156      	bne.n	80142d8 <UTIL_ADV_TRACE_COND_FSend+0xd8>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801422a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801422e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014232:	685b      	ldr	r3, [r3, #4]
 8014234:	b123      	cbz	r3, 8014240 <UTIL_ADV_TRACE_COND_FSend+0x40>
 8014236:	b11a      	cbz	r2, 8014240 <UTIL_ADV_TRACE_COND_FSend+0x40>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8014238:	f10d 0102 	add.w	r1, sp, #2
 801423c:	a801      	add	r0, sp, #4
 801423e:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 8014240:	ab0a      	add	r3, sp, #40	; 0x28
 8014242:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8014244:	4622      	mov	r2, r4
 8014246:	f44f 7100 	mov.w	r1, #512	; 0x200
 801424a:	f641 40e0 	movw	r0, #7392	; 0x1ce0
 801424e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8014252:	f7ff fa78 	bl	8013746 <tiny_vsnprintf_like>
 8014256:	4605      	mov	r5, r0
  TRACE_Lock();
 8014258:	f7ff ff2b 	bl	80140b2 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801425c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8014260:	18e8      	adds	r0, r5, r3
 8014262:	4669      	mov	r1, sp
 8014264:	b280      	uxth	r0, r0
 8014266:	f7ff fed2 	bl	801400e <TRACE_AllocateBufer>
 801426a:	f1b0 3fff 	cmp.w	r0, #4294967295
 801426e:	d02b      	beq.n	80142c8 <UTIL_ADV_TRACE_COND_FSend+0xc8>
    for (idx = 0u; idx < timestamp_size; idx++)
 8014270:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8014274:	b190      	cbz	r0, 801429c <UTIL_ADV_TRACE_COND_FSend+0x9c>
 8014276:	f8bd 3000 	ldrh.w	r3, [sp]
 801427a:	aa01      	add	r2, sp, #4
 801427c:	4418      	add	r0, r3
 801427e:	b280      	uxth	r0, r0
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8014280:	f641 0cc8 	movw	ip, #6344	; 0x18c8
 8014284:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8014288:	f812 1b01 	ldrb.w	r1, [r2], #1
 801428c:	f80c 1003 	strb.w	r1, [ip, r3]
      writepos = writepos + 1u;
 8014290:	3301      	adds	r3, #1
 8014292:	b29b      	uxth	r3, r3
    for (idx = 0u; idx < timestamp_size; idx++)
 8014294:	4283      	cmp	r3, r0
 8014296:	d1f7      	bne.n	8014288 <UTIL_ADV_TRACE_COND_FSend+0x88>
 8014298:	f8ad 3000 	strh.w	r3, [sp]
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801429c:	f641 00c8 	movw	r0, #6344	; 0x18c8
 80142a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80142a4:	f8bd 5000 	ldrh.w	r5, [sp]
 80142a8:	9b05      	ldr	r3, [sp, #20]
 80142aa:	4622      	mov	r2, r4
 80142ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80142b0:	4428      	add	r0, r5
 80142b2:	f7ff fa48 	bl	8013746 <tiny_vsnprintf_like>
    TRACE_UnLock();
 80142b6:	f7ff ff09 	bl	80140cc <TRACE_UnLock>
    return TRACE_Send();
 80142ba:	f7ff ff3d 	bl	8014138 <TRACE_Send>
}
 80142be:	b006      	add	sp, #24
 80142c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80142c4:	b001      	add	sp, #4
 80142c6:	4770      	bx	lr
  TRACE_UnLock();
 80142c8:	f7ff ff00 	bl	80140cc <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 80142cc:	f06f 0002 	mvn.w	r0, #2
 80142d0:	e7f5      	b.n	80142be <UTIL_ADV_TRACE_COND_FSend+0xbe>
    return UTIL_ADV_TRACE_GIVEUP;
 80142d2:	f06f 0004 	mvn.w	r0, #4
 80142d6:	e7f2      	b.n	80142be <UTIL_ADV_TRACE_COND_FSend+0xbe>
    return UTIL_ADV_TRACE_REGIONMASKED;
 80142d8:	f06f 0005 	mvn.w	r0, #5
 80142dc:	e7ef      	b.n	80142be <UTIL_ADV_TRACE_COND_FSend+0xbe>

080142de <TRACE_TxCpltCallback>:
{
 80142de:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80142e0:	f3ef 8310 	mrs	r3, PRIMASK
 80142e4:	469c      	mov	ip, r3
  __ASM volatile ("cpsid i" : : : "memory");
 80142e6:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80142e8:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 80142ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80142f0:	789b      	ldrb	r3, [r3, #2]
 80142f2:	2b02      	cmp	r3, #2
 80142f4:	d01e      	beq.n	8014334 <TRACE_TxCpltCallback+0x56>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80142f6:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 80142fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80142fe:	8a13      	ldrh	r3, [r2, #16]
 8014300:	8a92      	ldrh	r2, [r2, #20]
 8014302:	4413      	add	r3, r2
 8014304:	f3c3 0309 	ubfx	r3, r3, #0, #10
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8014308:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 801430c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8014310:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8014312:	8a51      	ldrh	r1, [r2, #18]
 8014314:	4299      	cmp	r1, r3
 8014316:	d006      	beq.n	8014326 <TRACE_TxCpltCallback+0x48>
 8014318:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 801431c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8014320:	8ad2      	ldrh	r2, [r2, #22]
 8014322:	2a01      	cmp	r2, #1
 8014324:	d00d      	beq.n	8014342 <TRACE_TxCpltCallback+0x64>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014326:	f38c 8810 	msr	PRIMASK, ip
    UTIL_ADV_TRACE_PostSendHook();
 801432a:	f7ed ff7f 	bl	800222c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801432e:	f7ff fecd 	bl	80140cc <TRACE_UnLock>
}
 8014332:	bd08      	pop	{r3, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8014334:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 8014338:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801433c:	2300      	movs	r3, #0
 801433e:	7093      	strb	r3, [r2, #2]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8014340:	e7e2      	b.n	8014308 <TRACE_TxCpltCallback+0x2a>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8014342:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 8014346:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801434a:	7892      	ldrb	r2, [r2, #2]
 801434c:	2a01      	cmp	r2, #1
 801434e:	d024      	beq.n	801439a <TRACE_TxCpltCallback+0xbc>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8014350:	b97a      	cbnz	r2, 8014372 <TRACE_TxCpltCallback+0x94>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8014352:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 8014356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801435a:	8a1b      	ldrh	r3, [r3, #16]
 801435c:	4299      	cmp	r1, r3
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801435e:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 8014362:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8014366:	bf87      	ittee	hi
 8014368:	1ac9      	subhi	r1, r1, r3
 801436a:	8291      	strhhi	r1, [r2, #20]
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801436c:	f5c3 6380 	rsbls	r3, r3, #1024	; 0x400
 8014370:	8293      	strhls	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8014372:	f641 00c8 	movw	r0, #6344	; 0x18c8
 8014376:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801437a:	f641 43c8 	movw	r3, #7368	; 0x1cc8
 801437e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8014382:	8a1a      	ldrh	r2, [r3, #16]
 8014384:	4410      	add	r0, r2
 8014386:	f38c 8810 	msr	PRIMASK, ip
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801438a:	f244 7250 	movw	r2, #18256	; 0x4750
 801438e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8014392:	68d2      	ldr	r2, [r2, #12]
 8014394:	8a99      	ldrh	r1, [r3, #20]
 8014396:	4790      	blx	r2
 8014398:	e7cb      	b.n	8014332 <TRACE_TxCpltCallback+0x54>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801439a:	f641 40c8 	movw	r0, #7368	; 0x1cc8
 801439e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80143a2:	8802      	ldrh	r2, [r0, #0]
 80143a4:	1ad3      	subs	r3, r2, r3
 80143a6:	b29b      	uxth	r3, r3
 80143a8:	8283      	strh	r3, [r0, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80143aa:	2202      	movs	r2, #2
 80143ac:	7082      	strb	r2, [r0, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 80143ae:	2200      	movs	r2, #0
 80143b0:	8002      	strh	r2, [r0, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d1dd      	bne.n	8014372 <TRACE_TxCpltCallback+0x94>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80143b6:	7082      	strb	r2, [r0, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 80143b8:	8202      	strh	r2, [r0, #16]
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80143ba:	e7ca      	b.n	8014352 <TRACE_TxCpltCallback+0x74>

080143bc <memset>:
 80143bc:	4402      	add	r2, r0
 80143be:	4603      	mov	r3, r0
 80143c0:	4293      	cmp	r3, r2
 80143c2:	d100      	bne.n	80143c6 <memset+0xa>
 80143c4:	4770      	bx	lr
 80143c6:	f803 1b01 	strb.w	r1, [r3], #1
 80143ca:	e7f9      	b.n	80143c0 <memset+0x4>

080143cc <__libc_init_array>:
 80143cc:	b570      	push	{r4, r5, r6, lr}
 80143ce:	4d0d      	ldr	r5, [pc, #52]	; (8014404 <__libc_init_array+0x38>)
 80143d0:	4c0d      	ldr	r4, [pc, #52]	; (8014408 <__libc_init_array+0x3c>)
 80143d2:	1b64      	subs	r4, r4, r5
 80143d4:	10a4      	asrs	r4, r4, #2
 80143d6:	2600      	movs	r6, #0
 80143d8:	42a6      	cmp	r6, r4
 80143da:	d109      	bne.n	80143f0 <__libc_init_array+0x24>
 80143dc:	4d0b      	ldr	r5, [pc, #44]	; (801440c <__libc_init_array+0x40>)
 80143de:	4c0c      	ldr	r4, [pc, #48]	; (8014410 <__libc_init_array+0x44>)
 80143e0:	f000 f8fe 	bl	80145e0 <_init>
 80143e4:	1b64      	subs	r4, r4, r5
 80143e6:	10a4      	asrs	r4, r4, #2
 80143e8:	2600      	movs	r6, #0
 80143ea:	42a6      	cmp	r6, r4
 80143ec:	d105      	bne.n	80143fa <__libc_init_array+0x2e>
 80143ee:	bd70      	pop	{r4, r5, r6, pc}
 80143f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80143f4:	4798      	blx	r3
 80143f6:	3601      	adds	r6, #1
 80143f8:	e7ee      	b.n	80143d8 <__libc_init_array+0xc>
 80143fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80143fe:	4798      	blx	r3
 8014400:	3601      	adds	r6, #1
 8014402:	e7f2      	b.n	80143ea <__libc_init_array+0x1e>
 8014404:	08015524 	.word	0x08015524
 8014408:	08015524 	.word	0x08015524
 801440c:	08015524 	.word	0x08015524
 8014410:	0801552c 	.word	0x0801552c

08014414 <__retarget_lock_acquire_recursive>:
 8014414:	4770      	bx	lr

08014416 <__retarget_lock_release_recursive>:
 8014416:	4770      	bx	lr

08014418 <register_fini>:
 8014418:	4b02      	ldr	r3, [pc, #8]	; (8014424 <register_fini+0xc>)
 801441a:	b113      	cbz	r3, 8014422 <register_fini+0xa>
 801441c:	4802      	ldr	r0, [pc, #8]	; (8014428 <register_fini+0x10>)
 801441e:	f000 b805 	b.w	801442c <atexit>
 8014422:	4770      	bx	lr
 8014424:	00000000 	.word	0x00000000
 8014428:	08014439 	.word	0x08014439

0801442c <atexit>:
 801442c:	2300      	movs	r3, #0
 801442e:	4601      	mov	r1, r0
 8014430:	461a      	mov	r2, r3
 8014432:	4618      	mov	r0, r3
 8014434:	f000 b814 	b.w	8014460 <__register_exitproc>

08014438 <__libc_fini_array>:
 8014438:	b538      	push	{r3, r4, r5, lr}
 801443a:	4d07      	ldr	r5, [pc, #28]	; (8014458 <__libc_fini_array+0x20>)
 801443c:	4c07      	ldr	r4, [pc, #28]	; (801445c <__libc_fini_array+0x24>)
 801443e:	1b64      	subs	r4, r4, r5
 8014440:	10a4      	asrs	r4, r4, #2
 8014442:	b91c      	cbnz	r4, 801444c <__libc_fini_array+0x14>
 8014444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014448:	f000 b8d0 	b.w	80145ec <_fini>
 801444c:	3c01      	subs	r4, #1
 801444e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8014452:	4798      	blx	r3
 8014454:	e7f5      	b.n	8014442 <__libc_fini_array+0xa>
 8014456:	bf00      	nop
 8014458:	0801552c 	.word	0x0801552c
 801445c:	08015530 	.word	0x08015530

08014460 <__register_exitproc>:
 8014460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014464:	f8df a06c 	ldr.w	sl, [pc, #108]	; 80144d4 <__register_exitproc+0x74>
 8014468:	4606      	mov	r6, r0
 801446a:	f8da 0000 	ldr.w	r0, [sl]
 801446e:	4698      	mov	r8, r3
 8014470:	460f      	mov	r7, r1
 8014472:	4691      	mov	r9, r2
 8014474:	f7ff ffce 	bl	8014414 <__retarget_lock_acquire_recursive>
 8014478:	4b17      	ldr	r3, [pc, #92]	; (80144d8 <__register_exitproc+0x78>)
 801447a:	681c      	ldr	r4, [r3, #0]
 801447c:	b90c      	cbnz	r4, 8014482 <__register_exitproc+0x22>
 801447e:	4c17      	ldr	r4, [pc, #92]	; (80144dc <__register_exitproc+0x7c>)
 8014480:	601c      	str	r4, [r3, #0]
 8014482:	6865      	ldr	r5, [r4, #4]
 8014484:	f8da 0000 	ldr.w	r0, [sl]
 8014488:	2d1f      	cmp	r5, #31
 801448a:	dd05      	ble.n	8014498 <__register_exitproc+0x38>
 801448c:	f7ff ffc3 	bl	8014416 <__retarget_lock_release_recursive>
 8014490:	f04f 30ff 	mov.w	r0, #4294967295
 8014494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014498:	b19e      	cbz	r6, 80144c2 <__register_exitproc+0x62>
 801449a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 801449e:	2201      	movs	r2, #1
 80144a0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 80144a4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 80144a8:	40aa      	lsls	r2, r5
 80144aa:	4313      	orrs	r3, r2
 80144ac:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 80144b0:	2e02      	cmp	r6, #2
 80144b2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 80144b6:	bf02      	ittt	eq
 80144b8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 80144bc:	4313      	orreq	r3, r2
 80144be:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 80144c2:	1c6b      	adds	r3, r5, #1
 80144c4:	3502      	adds	r5, #2
 80144c6:	6063      	str	r3, [r4, #4]
 80144c8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 80144cc:	f7ff ffa3 	bl	8014416 <__retarget_lock_release_recursive>
 80144d0:	2000      	movs	r0, #0
 80144d2:	e7df      	b.n	8014494 <__register_exitproc+0x34>
 80144d4:	20000120 	.word	0x20000120
 80144d8:	20001ee4 	.word	0x20001ee4
 80144dc:	20001ee8 	.word	0x20001ee8

080144e0 <floor>:
 80144e0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80144e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80144e8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80144ec:	2e13      	cmp	r6, #19
 80144ee:	460b      	mov	r3, r1
 80144f0:	4607      	mov	r7, r0
 80144f2:	460c      	mov	r4, r1
 80144f4:	4605      	mov	r5, r0
 80144f6:	dc32      	bgt.n	801455e <floor+0x7e>
 80144f8:	2e00      	cmp	r6, #0
 80144fa:	da14      	bge.n	8014526 <floor+0x46>
 80144fc:	a334      	add	r3, pc, #208	; (adr r3, 80145d0 <floor+0xf0>)
 80144fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014502:	f7eb fe47 	bl	8000194 <__adddf3>
 8014506:	2200      	movs	r2, #0
 8014508:	2300      	movs	r3, #0
 801450a:	f7ec fa89 	bl	8000a20 <__aeabi_dcmpgt>
 801450e:	b138      	cbz	r0, 8014520 <floor+0x40>
 8014510:	2c00      	cmp	r4, #0
 8014512:	da56      	bge.n	80145c2 <floor+0xe2>
 8014514:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8014518:	4325      	orrs	r5, r4
 801451a:	d055      	beq.n	80145c8 <floor+0xe8>
 801451c:	4c2e      	ldr	r4, [pc, #184]	; (80145d8 <floor+0xf8>)
 801451e:	2500      	movs	r5, #0
 8014520:	4623      	mov	r3, r4
 8014522:	462f      	mov	r7, r5
 8014524:	e025      	b.n	8014572 <floor+0x92>
 8014526:	4a2d      	ldr	r2, [pc, #180]	; (80145dc <floor+0xfc>)
 8014528:	fa42 f806 	asr.w	r8, r2, r6
 801452c:	ea01 0208 	and.w	r2, r1, r8
 8014530:	4302      	orrs	r2, r0
 8014532:	d01e      	beq.n	8014572 <floor+0x92>
 8014534:	a326      	add	r3, pc, #152	; (adr r3, 80145d0 <floor+0xf0>)
 8014536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801453a:	f7eb fe2b 	bl	8000194 <__adddf3>
 801453e:	2200      	movs	r2, #0
 8014540:	2300      	movs	r3, #0
 8014542:	f7ec fa6d 	bl	8000a20 <__aeabi_dcmpgt>
 8014546:	2800      	cmp	r0, #0
 8014548:	d0ea      	beq.n	8014520 <floor+0x40>
 801454a:	2c00      	cmp	r4, #0
 801454c:	bfbe      	ittt	lt
 801454e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8014552:	4133      	asrlt	r3, r6
 8014554:	18e4      	addlt	r4, r4, r3
 8014556:	ea24 0408 	bic.w	r4, r4, r8
 801455a:	2500      	movs	r5, #0
 801455c:	e7e0      	b.n	8014520 <floor+0x40>
 801455e:	2e33      	cmp	r6, #51	; 0x33
 8014560:	dd0b      	ble.n	801457a <floor+0x9a>
 8014562:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014566:	d104      	bne.n	8014572 <floor+0x92>
 8014568:	4602      	mov	r2, r0
 801456a:	f7eb fe13 	bl	8000194 <__adddf3>
 801456e:	4607      	mov	r7, r0
 8014570:	460b      	mov	r3, r1
 8014572:	4638      	mov	r0, r7
 8014574:	4619      	mov	r1, r3
 8014576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801457a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801457e:	f04f 38ff 	mov.w	r8, #4294967295
 8014582:	fa28 f802 	lsr.w	r8, r8, r2
 8014586:	ea10 0f08 	tst.w	r0, r8
 801458a:	d0f2      	beq.n	8014572 <floor+0x92>
 801458c:	a310      	add	r3, pc, #64	; (adr r3, 80145d0 <floor+0xf0>)
 801458e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014592:	f7eb fdff 	bl	8000194 <__adddf3>
 8014596:	2200      	movs	r2, #0
 8014598:	2300      	movs	r3, #0
 801459a:	f7ec fa41 	bl	8000a20 <__aeabi_dcmpgt>
 801459e:	2800      	cmp	r0, #0
 80145a0:	d0be      	beq.n	8014520 <floor+0x40>
 80145a2:	2c00      	cmp	r4, #0
 80145a4:	da0a      	bge.n	80145bc <floor+0xdc>
 80145a6:	2e14      	cmp	r6, #20
 80145a8:	d101      	bne.n	80145ae <floor+0xce>
 80145aa:	3401      	adds	r4, #1
 80145ac:	e006      	b.n	80145bc <floor+0xdc>
 80145ae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80145b2:	2301      	movs	r3, #1
 80145b4:	40b3      	lsls	r3, r6
 80145b6:	441d      	add	r5, r3
 80145b8:	42af      	cmp	r7, r5
 80145ba:	d8f6      	bhi.n	80145aa <floor+0xca>
 80145bc:	ea25 0508 	bic.w	r5, r5, r8
 80145c0:	e7ae      	b.n	8014520 <floor+0x40>
 80145c2:	2500      	movs	r5, #0
 80145c4:	462c      	mov	r4, r5
 80145c6:	e7ab      	b.n	8014520 <floor+0x40>
 80145c8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80145cc:	e7a8      	b.n	8014520 <floor+0x40>
 80145ce:	bf00      	nop
 80145d0:	8800759c 	.word	0x8800759c
 80145d4:	7e37e43c 	.word	0x7e37e43c
 80145d8:	bff00000 	.word	0xbff00000
 80145dc:	000fffff 	.word	0x000fffff

080145e0 <_init>:
 80145e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145e2:	bf00      	nop
 80145e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80145e6:	bc08      	pop	{r3}
 80145e8:	469e      	mov	lr, r3
 80145ea:	4770      	bx	lr

080145ec <_fini>:
 80145ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145ee:	bf00      	nop
 80145f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80145f2:	bc08      	pop	{r3}
 80145f4:	469e      	mov	lr, r3
 80145f6:	4770      	bx	lr
