
Lcdtest_VDDVRMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f7c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08007034  08007034  00017034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800718c  0800718c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800718c  0800718c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800718c  0800718c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800718c  0800718c  0001718c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007190  08007190  00017190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007194  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  20000070  08007204  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08007204  00020554  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c853  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021d9  00000000  00000000  0002c92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  0002eb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a9c  00000000  00000000  0002f8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000164f0  00000000  00000000  00030364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f91c  00000000  00000000  00046854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e987  00000000  00000000  00056170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003998  00000000  00000000  000e4af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000e8490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800701c 	.word	0x0800701c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	0800701c 	.word	0x0800701c

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <__aeabi_cdrcmple>:
 800022c:	4684      	mov	ip, r0
 800022e:	0010      	movs	r0, r2
 8000230:	4662      	mov	r2, ip
 8000232:	468c      	mov	ip, r1
 8000234:	0019      	movs	r1, r3
 8000236:	4663      	mov	r3, ip
 8000238:	e000      	b.n	800023c <__aeabi_cdcmpeq>
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_cdcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f001 fa49 	bl	80016d4 <__ledf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cdcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_dcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 f999 	bl	8001584 <__eqdf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_dcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f001 fa3b 	bl	80016d4 <__ledf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_dcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_dcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f001 fa31 	bl	80016d4 <__ledf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_dcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_dcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f001 f9c1 	bl	8001608 <__gedf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_dcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_dcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f001 f9b7 	bl	8001608 <__gedf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_dcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_d2uiz>:
 80002a8:	b570      	push	{r4, r5, r6, lr}
 80002aa:	2200      	movs	r2, #0
 80002ac:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <__aeabi_d2uiz+0x38>)
 80002ae:	0004      	movs	r4, r0
 80002b0:	000d      	movs	r5, r1
 80002b2:	f7ff ffef 	bl	8000294 <__aeabi_dcmpge>
 80002b6:	2800      	cmp	r0, #0
 80002b8:	d104      	bne.n	80002c4 <__aeabi_d2uiz+0x1c>
 80002ba:	0020      	movs	r0, r4
 80002bc:	0029      	movs	r1, r5
 80002be:	f002 f8cf 	bl	8002460 <__aeabi_d2iz>
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <__aeabi_d2uiz+0x38>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	0020      	movs	r0, r4
 80002ca:	0029      	movs	r1, r5
 80002cc:	f001 fd28 	bl	8001d20 <__aeabi_dsub>
 80002d0:	f002 f8c6 	bl	8002460 <__aeabi_d2iz>
 80002d4:	2380      	movs	r3, #128	; 0x80
 80002d6:	061b      	lsls	r3, r3, #24
 80002d8:	469c      	mov	ip, r3
 80002da:	4460      	add	r0, ip
 80002dc:	e7f1      	b.n	80002c2 <__aeabi_d2uiz+0x1a>
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	41e00000 	.word	0x41e00000

080002e4 <__aeabi_fdiv>:
 80002e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e6:	464f      	mov	r7, r9
 80002e8:	4646      	mov	r6, r8
 80002ea:	46d6      	mov	lr, sl
 80002ec:	0245      	lsls	r5, r0, #9
 80002ee:	b5c0      	push	{r6, r7, lr}
 80002f0:	0047      	lsls	r7, r0, #1
 80002f2:	1c0c      	adds	r4, r1, #0
 80002f4:	0a6d      	lsrs	r5, r5, #9
 80002f6:	0e3f      	lsrs	r7, r7, #24
 80002f8:	0fc6      	lsrs	r6, r0, #31
 80002fa:	2f00      	cmp	r7, #0
 80002fc:	d100      	bne.n	8000300 <__aeabi_fdiv+0x1c>
 80002fe:	e06f      	b.n	80003e0 <__aeabi_fdiv+0xfc>
 8000300:	2fff      	cmp	r7, #255	; 0xff
 8000302:	d100      	bne.n	8000306 <__aeabi_fdiv+0x22>
 8000304:	e074      	b.n	80003f0 <__aeabi_fdiv+0x10c>
 8000306:	2300      	movs	r3, #0
 8000308:	2280      	movs	r2, #128	; 0x80
 800030a:	4699      	mov	r9, r3
 800030c:	469a      	mov	sl, r3
 800030e:	00ed      	lsls	r5, r5, #3
 8000310:	04d2      	lsls	r2, r2, #19
 8000312:	4315      	orrs	r5, r2
 8000314:	3f7f      	subs	r7, #127	; 0x7f
 8000316:	0263      	lsls	r3, r4, #9
 8000318:	0a5b      	lsrs	r3, r3, #9
 800031a:	4698      	mov	r8, r3
 800031c:	0063      	lsls	r3, r4, #1
 800031e:	0e1b      	lsrs	r3, r3, #24
 8000320:	0fe4      	lsrs	r4, r4, #31
 8000322:	2b00      	cmp	r3, #0
 8000324:	d04d      	beq.n	80003c2 <__aeabi_fdiv+0xde>
 8000326:	2bff      	cmp	r3, #255	; 0xff
 8000328:	d045      	beq.n	80003b6 <__aeabi_fdiv+0xd2>
 800032a:	4642      	mov	r2, r8
 800032c:	2180      	movs	r1, #128	; 0x80
 800032e:	00d2      	lsls	r2, r2, #3
 8000330:	04c9      	lsls	r1, r1, #19
 8000332:	4311      	orrs	r1, r2
 8000334:	4688      	mov	r8, r1
 8000336:	2200      	movs	r2, #0
 8000338:	3b7f      	subs	r3, #127	; 0x7f
 800033a:	0031      	movs	r1, r6
 800033c:	1aff      	subs	r7, r7, r3
 800033e:	464b      	mov	r3, r9
 8000340:	4061      	eors	r1, r4
 8000342:	b2c9      	uxtb	r1, r1
 8000344:	2b0f      	cmp	r3, #15
 8000346:	d900      	bls.n	800034a <__aeabi_fdiv+0x66>
 8000348:	e0b8      	b.n	80004bc <__aeabi_fdiv+0x1d8>
 800034a:	4870      	ldr	r0, [pc, #448]	; (800050c <__aeabi_fdiv+0x228>)
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	58c3      	ldr	r3, [r0, r3]
 8000350:	469f      	mov	pc, r3
 8000352:	2300      	movs	r3, #0
 8000354:	4698      	mov	r8, r3
 8000356:	0026      	movs	r6, r4
 8000358:	4645      	mov	r5, r8
 800035a:	4692      	mov	sl, r2
 800035c:	4653      	mov	r3, sl
 800035e:	2b02      	cmp	r3, #2
 8000360:	d100      	bne.n	8000364 <__aeabi_fdiv+0x80>
 8000362:	e08d      	b.n	8000480 <__aeabi_fdiv+0x19c>
 8000364:	2b03      	cmp	r3, #3
 8000366:	d100      	bne.n	800036a <__aeabi_fdiv+0x86>
 8000368:	e0a1      	b.n	80004ae <__aeabi_fdiv+0x1ca>
 800036a:	2b01      	cmp	r3, #1
 800036c:	d018      	beq.n	80003a0 <__aeabi_fdiv+0xbc>
 800036e:	003b      	movs	r3, r7
 8000370:	337f      	adds	r3, #127	; 0x7f
 8000372:	2b00      	cmp	r3, #0
 8000374:	dd6d      	ble.n	8000452 <__aeabi_fdiv+0x16e>
 8000376:	076a      	lsls	r2, r5, #29
 8000378:	d004      	beq.n	8000384 <__aeabi_fdiv+0xa0>
 800037a:	220f      	movs	r2, #15
 800037c:	402a      	ands	r2, r5
 800037e:	2a04      	cmp	r2, #4
 8000380:	d000      	beq.n	8000384 <__aeabi_fdiv+0xa0>
 8000382:	3504      	adds	r5, #4
 8000384:	012a      	lsls	r2, r5, #4
 8000386:	d503      	bpl.n	8000390 <__aeabi_fdiv+0xac>
 8000388:	4b61      	ldr	r3, [pc, #388]	; (8000510 <__aeabi_fdiv+0x22c>)
 800038a:	401d      	ands	r5, r3
 800038c:	003b      	movs	r3, r7
 800038e:	3380      	adds	r3, #128	; 0x80
 8000390:	2bfe      	cmp	r3, #254	; 0xfe
 8000392:	dd00      	ble.n	8000396 <__aeabi_fdiv+0xb2>
 8000394:	e074      	b.n	8000480 <__aeabi_fdiv+0x19c>
 8000396:	01aa      	lsls	r2, r5, #6
 8000398:	0a52      	lsrs	r2, r2, #9
 800039a:	b2d8      	uxtb	r0, r3
 800039c:	e002      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 800039e:	000e      	movs	r6, r1
 80003a0:	2000      	movs	r0, #0
 80003a2:	2200      	movs	r2, #0
 80003a4:	05c0      	lsls	r0, r0, #23
 80003a6:	07f6      	lsls	r6, r6, #31
 80003a8:	4310      	orrs	r0, r2
 80003aa:	4330      	orrs	r0, r6
 80003ac:	bce0      	pop	{r5, r6, r7}
 80003ae:	46ba      	mov	sl, r7
 80003b0:	46b1      	mov	r9, r6
 80003b2:	46a8      	mov	r8, r5
 80003b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b6:	4643      	mov	r3, r8
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d13f      	bne.n	800043c <__aeabi_fdiv+0x158>
 80003bc:	2202      	movs	r2, #2
 80003be:	3fff      	subs	r7, #255	; 0xff
 80003c0:	e003      	b.n	80003ca <__aeabi_fdiv+0xe6>
 80003c2:	4643      	mov	r3, r8
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d12d      	bne.n	8000424 <__aeabi_fdiv+0x140>
 80003c8:	2201      	movs	r2, #1
 80003ca:	0031      	movs	r1, r6
 80003cc:	464b      	mov	r3, r9
 80003ce:	4061      	eors	r1, r4
 80003d0:	b2c9      	uxtb	r1, r1
 80003d2:	4313      	orrs	r3, r2
 80003d4:	2b0f      	cmp	r3, #15
 80003d6:	d838      	bhi.n	800044a <__aeabi_fdiv+0x166>
 80003d8:	484e      	ldr	r0, [pc, #312]	; (8000514 <__aeabi_fdiv+0x230>)
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	58c3      	ldr	r3, [r0, r3]
 80003de:	469f      	mov	pc, r3
 80003e0:	2d00      	cmp	r5, #0
 80003e2:	d113      	bne.n	800040c <__aeabi_fdiv+0x128>
 80003e4:	2304      	movs	r3, #4
 80003e6:	4699      	mov	r9, r3
 80003e8:	3b03      	subs	r3, #3
 80003ea:	2700      	movs	r7, #0
 80003ec:	469a      	mov	sl, r3
 80003ee:	e792      	b.n	8000316 <__aeabi_fdiv+0x32>
 80003f0:	2d00      	cmp	r5, #0
 80003f2:	d105      	bne.n	8000400 <__aeabi_fdiv+0x11c>
 80003f4:	2308      	movs	r3, #8
 80003f6:	4699      	mov	r9, r3
 80003f8:	3b06      	subs	r3, #6
 80003fa:	27ff      	movs	r7, #255	; 0xff
 80003fc:	469a      	mov	sl, r3
 80003fe:	e78a      	b.n	8000316 <__aeabi_fdiv+0x32>
 8000400:	230c      	movs	r3, #12
 8000402:	4699      	mov	r9, r3
 8000404:	3b09      	subs	r3, #9
 8000406:	27ff      	movs	r7, #255	; 0xff
 8000408:	469a      	mov	sl, r3
 800040a:	e784      	b.n	8000316 <__aeabi_fdiv+0x32>
 800040c:	0028      	movs	r0, r5
 800040e:	f002 f8a5 	bl	800255c <__clzsi2>
 8000412:	2776      	movs	r7, #118	; 0x76
 8000414:	1f43      	subs	r3, r0, #5
 8000416:	409d      	lsls	r5, r3
 8000418:	2300      	movs	r3, #0
 800041a:	427f      	negs	r7, r7
 800041c:	4699      	mov	r9, r3
 800041e:	469a      	mov	sl, r3
 8000420:	1a3f      	subs	r7, r7, r0
 8000422:	e778      	b.n	8000316 <__aeabi_fdiv+0x32>
 8000424:	4640      	mov	r0, r8
 8000426:	f002 f899 	bl	800255c <__clzsi2>
 800042a:	4642      	mov	r2, r8
 800042c:	1f43      	subs	r3, r0, #5
 800042e:	409a      	lsls	r2, r3
 8000430:	2376      	movs	r3, #118	; 0x76
 8000432:	425b      	negs	r3, r3
 8000434:	4690      	mov	r8, r2
 8000436:	1a1b      	subs	r3, r3, r0
 8000438:	2200      	movs	r2, #0
 800043a:	e77e      	b.n	800033a <__aeabi_fdiv+0x56>
 800043c:	2303      	movs	r3, #3
 800043e:	464a      	mov	r2, r9
 8000440:	431a      	orrs	r2, r3
 8000442:	4691      	mov	r9, r2
 8000444:	33fc      	adds	r3, #252	; 0xfc
 8000446:	2203      	movs	r2, #3
 8000448:	e777      	b.n	800033a <__aeabi_fdiv+0x56>
 800044a:	000e      	movs	r6, r1
 800044c:	20ff      	movs	r0, #255	; 0xff
 800044e:	2200      	movs	r2, #0
 8000450:	e7a8      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 8000452:	2201      	movs	r2, #1
 8000454:	1ad3      	subs	r3, r2, r3
 8000456:	2b1b      	cmp	r3, #27
 8000458:	dca2      	bgt.n	80003a0 <__aeabi_fdiv+0xbc>
 800045a:	379e      	adds	r7, #158	; 0x9e
 800045c:	002a      	movs	r2, r5
 800045e:	40bd      	lsls	r5, r7
 8000460:	40da      	lsrs	r2, r3
 8000462:	1e6b      	subs	r3, r5, #1
 8000464:	419d      	sbcs	r5, r3
 8000466:	4315      	orrs	r5, r2
 8000468:	076a      	lsls	r2, r5, #29
 800046a:	d004      	beq.n	8000476 <__aeabi_fdiv+0x192>
 800046c:	220f      	movs	r2, #15
 800046e:	402a      	ands	r2, r5
 8000470:	2a04      	cmp	r2, #4
 8000472:	d000      	beq.n	8000476 <__aeabi_fdiv+0x192>
 8000474:	3504      	adds	r5, #4
 8000476:	016a      	lsls	r2, r5, #5
 8000478:	d544      	bpl.n	8000504 <__aeabi_fdiv+0x220>
 800047a:	2001      	movs	r0, #1
 800047c:	2200      	movs	r2, #0
 800047e:	e791      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 8000480:	20ff      	movs	r0, #255	; 0xff
 8000482:	2200      	movs	r2, #0
 8000484:	e78e      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 8000486:	2280      	movs	r2, #128	; 0x80
 8000488:	2600      	movs	r6, #0
 800048a:	20ff      	movs	r0, #255	; 0xff
 800048c:	03d2      	lsls	r2, r2, #15
 800048e:	e789      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 8000490:	2300      	movs	r3, #0
 8000492:	4698      	mov	r8, r3
 8000494:	2280      	movs	r2, #128	; 0x80
 8000496:	03d2      	lsls	r2, r2, #15
 8000498:	4215      	tst	r5, r2
 800049a:	d008      	beq.n	80004ae <__aeabi_fdiv+0x1ca>
 800049c:	4643      	mov	r3, r8
 800049e:	4213      	tst	r3, r2
 80004a0:	d105      	bne.n	80004ae <__aeabi_fdiv+0x1ca>
 80004a2:	431a      	orrs	r2, r3
 80004a4:	0252      	lsls	r2, r2, #9
 80004a6:	0026      	movs	r6, r4
 80004a8:	20ff      	movs	r0, #255	; 0xff
 80004aa:	0a52      	lsrs	r2, r2, #9
 80004ac:	e77a      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 80004ae:	2280      	movs	r2, #128	; 0x80
 80004b0:	03d2      	lsls	r2, r2, #15
 80004b2:	432a      	orrs	r2, r5
 80004b4:	0252      	lsls	r2, r2, #9
 80004b6:	20ff      	movs	r0, #255	; 0xff
 80004b8:	0a52      	lsrs	r2, r2, #9
 80004ba:	e773      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 80004bc:	4642      	mov	r2, r8
 80004be:	016b      	lsls	r3, r5, #5
 80004c0:	0155      	lsls	r5, r2, #5
 80004c2:	42ab      	cmp	r3, r5
 80004c4:	d21a      	bcs.n	80004fc <__aeabi_fdiv+0x218>
 80004c6:	201b      	movs	r0, #27
 80004c8:	2200      	movs	r2, #0
 80004ca:	3f01      	subs	r7, #1
 80004cc:	2601      	movs	r6, #1
 80004ce:	001c      	movs	r4, r3
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	2c00      	cmp	r4, #0
 80004d6:	db01      	blt.n	80004dc <__aeabi_fdiv+0x1f8>
 80004d8:	429d      	cmp	r5, r3
 80004da:	d801      	bhi.n	80004e0 <__aeabi_fdiv+0x1fc>
 80004dc:	1b5b      	subs	r3, r3, r5
 80004de:	4332      	orrs	r2, r6
 80004e0:	3801      	subs	r0, #1
 80004e2:	2800      	cmp	r0, #0
 80004e4:	d1f3      	bne.n	80004ce <__aeabi_fdiv+0x1ea>
 80004e6:	1e58      	subs	r0, r3, #1
 80004e8:	4183      	sbcs	r3, r0
 80004ea:	4313      	orrs	r3, r2
 80004ec:	001d      	movs	r5, r3
 80004ee:	003b      	movs	r3, r7
 80004f0:	337f      	adds	r3, #127	; 0x7f
 80004f2:	000e      	movs	r6, r1
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	dd00      	ble.n	80004fa <__aeabi_fdiv+0x216>
 80004f8:	e73d      	b.n	8000376 <__aeabi_fdiv+0x92>
 80004fa:	e7aa      	b.n	8000452 <__aeabi_fdiv+0x16e>
 80004fc:	201a      	movs	r0, #26
 80004fe:	2201      	movs	r2, #1
 8000500:	1b5b      	subs	r3, r3, r5
 8000502:	e7e3      	b.n	80004cc <__aeabi_fdiv+0x1e8>
 8000504:	01aa      	lsls	r2, r5, #6
 8000506:	2000      	movs	r0, #0
 8000508:	0a52      	lsrs	r2, r2, #9
 800050a:	e74b      	b.n	80003a4 <__aeabi_fdiv+0xc0>
 800050c:	08007058 	.word	0x08007058
 8000510:	f7ffffff 	.word	0xf7ffffff
 8000514:	08007098 	.word	0x08007098

08000518 <__aeabi_fmul>:
 8000518:	0243      	lsls	r3, r0, #9
 800051a:	0a5b      	lsrs	r3, r3, #9
 800051c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051e:	464f      	mov	r7, r9
 8000520:	4646      	mov	r6, r8
 8000522:	4699      	mov	r9, r3
 8000524:	46d6      	mov	lr, sl
 8000526:	0fc3      	lsrs	r3, r0, #31
 8000528:	0045      	lsls	r5, r0, #1
 800052a:	4698      	mov	r8, r3
 800052c:	b5c0      	push	{r6, r7, lr}
 800052e:	464b      	mov	r3, r9
 8000530:	1c0f      	adds	r7, r1, #0
 8000532:	0e2d      	lsrs	r5, r5, #24
 8000534:	d100      	bne.n	8000538 <__aeabi_fmul+0x20>
 8000536:	e0cb      	b.n	80006d0 <__aeabi_fmul+0x1b8>
 8000538:	2dff      	cmp	r5, #255	; 0xff
 800053a:	d100      	bne.n	800053e <__aeabi_fmul+0x26>
 800053c:	e0cf      	b.n	80006de <__aeabi_fmul+0x1c6>
 800053e:	2280      	movs	r2, #128	; 0x80
 8000540:	00db      	lsls	r3, r3, #3
 8000542:	04d2      	lsls	r2, r2, #19
 8000544:	431a      	orrs	r2, r3
 8000546:	2300      	movs	r3, #0
 8000548:	4691      	mov	r9, r2
 800054a:	2600      	movs	r6, #0
 800054c:	469a      	mov	sl, r3
 800054e:	3d7f      	subs	r5, #127	; 0x7f
 8000550:	027c      	lsls	r4, r7, #9
 8000552:	007b      	lsls	r3, r7, #1
 8000554:	0a64      	lsrs	r4, r4, #9
 8000556:	0e1b      	lsrs	r3, r3, #24
 8000558:	0fff      	lsrs	r7, r7, #31
 800055a:	2b00      	cmp	r3, #0
 800055c:	d100      	bne.n	8000560 <__aeabi_fmul+0x48>
 800055e:	e0a9      	b.n	80006b4 <__aeabi_fmul+0x19c>
 8000560:	2bff      	cmp	r3, #255	; 0xff
 8000562:	d011      	beq.n	8000588 <__aeabi_fmul+0x70>
 8000564:	2280      	movs	r2, #128	; 0x80
 8000566:	00e4      	lsls	r4, r4, #3
 8000568:	04d2      	lsls	r2, r2, #19
 800056a:	4314      	orrs	r4, r2
 800056c:	4642      	mov	r2, r8
 800056e:	3b7f      	subs	r3, #127	; 0x7f
 8000570:	195b      	adds	r3, r3, r5
 8000572:	407a      	eors	r2, r7
 8000574:	2000      	movs	r0, #0
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	1c5d      	adds	r5, r3, #1
 800057a:	2e0a      	cmp	r6, #10
 800057c:	dd13      	ble.n	80005a6 <__aeabi_fmul+0x8e>
 800057e:	003a      	movs	r2, r7
 8000580:	2e0b      	cmp	r6, #11
 8000582:	d047      	beq.n	8000614 <__aeabi_fmul+0xfc>
 8000584:	4647      	mov	r7, r8
 8000586:	e03f      	b.n	8000608 <__aeabi_fmul+0xf0>
 8000588:	002b      	movs	r3, r5
 800058a:	33ff      	adds	r3, #255	; 0xff
 800058c:	2c00      	cmp	r4, #0
 800058e:	d11e      	bne.n	80005ce <__aeabi_fmul+0xb6>
 8000590:	2202      	movs	r2, #2
 8000592:	4316      	orrs	r6, r2
 8000594:	4642      	mov	r2, r8
 8000596:	3501      	adds	r5, #1
 8000598:	407a      	eors	r2, r7
 800059a:	b2d2      	uxtb	r2, r2
 800059c:	35ff      	adds	r5, #255	; 0xff
 800059e:	2e0a      	cmp	r6, #10
 80005a0:	dd00      	ble.n	80005a4 <__aeabi_fmul+0x8c>
 80005a2:	e0e4      	b.n	800076e <__aeabi_fmul+0x256>
 80005a4:	2002      	movs	r0, #2
 80005a6:	2e02      	cmp	r6, #2
 80005a8:	dc1c      	bgt.n	80005e4 <__aeabi_fmul+0xcc>
 80005aa:	3e01      	subs	r6, #1
 80005ac:	2e01      	cmp	r6, #1
 80005ae:	d842      	bhi.n	8000636 <__aeabi_fmul+0x11e>
 80005b0:	2802      	cmp	r0, #2
 80005b2:	d03d      	beq.n	8000630 <__aeabi_fmul+0x118>
 80005b4:	2801      	cmp	r0, #1
 80005b6:	d166      	bne.n	8000686 <__aeabi_fmul+0x16e>
 80005b8:	2000      	movs	r0, #0
 80005ba:	2100      	movs	r1, #0
 80005bc:	05c0      	lsls	r0, r0, #23
 80005be:	4308      	orrs	r0, r1
 80005c0:	07d2      	lsls	r2, r2, #31
 80005c2:	4310      	orrs	r0, r2
 80005c4:	bce0      	pop	{r5, r6, r7}
 80005c6:	46ba      	mov	sl, r7
 80005c8:	46b1      	mov	r9, r6
 80005ca:	46a8      	mov	r8, r5
 80005cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ce:	2203      	movs	r2, #3
 80005d0:	4316      	orrs	r6, r2
 80005d2:	4642      	mov	r2, r8
 80005d4:	3501      	adds	r5, #1
 80005d6:	407a      	eors	r2, r7
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	35ff      	adds	r5, #255	; 0xff
 80005dc:	2e0a      	cmp	r6, #10
 80005de:	dd00      	ble.n	80005e2 <__aeabi_fmul+0xca>
 80005e0:	e0e4      	b.n	80007ac <__aeabi_fmul+0x294>
 80005e2:	2003      	movs	r0, #3
 80005e4:	2101      	movs	r1, #1
 80005e6:	40b1      	lsls	r1, r6
 80005e8:	26a6      	movs	r6, #166	; 0xa6
 80005ea:	00f6      	lsls	r6, r6, #3
 80005ec:	4231      	tst	r1, r6
 80005ee:	d10a      	bne.n	8000606 <__aeabi_fmul+0xee>
 80005f0:	2690      	movs	r6, #144	; 0x90
 80005f2:	00b6      	lsls	r6, r6, #2
 80005f4:	4231      	tst	r1, r6
 80005f6:	d116      	bne.n	8000626 <__aeabi_fmul+0x10e>
 80005f8:	3eb9      	subs	r6, #185	; 0xb9
 80005fa:	3eff      	subs	r6, #255	; 0xff
 80005fc:	420e      	tst	r6, r1
 80005fe:	d01a      	beq.n	8000636 <__aeabi_fmul+0x11e>
 8000600:	46a1      	mov	r9, r4
 8000602:	4682      	mov	sl, r0
 8000604:	e000      	b.n	8000608 <__aeabi_fmul+0xf0>
 8000606:	0017      	movs	r7, r2
 8000608:	4653      	mov	r3, sl
 800060a:	003a      	movs	r2, r7
 800060c:	2b02      	cmp	r3, #2
 800060e:	d00f      	beq.n	8000630 <__aeabi_fmul+0x118>
 8000610:	464c      	mov	r4, r9
 8000612:	4650      	mov	r0, sl
 8000614:	2803      	cmp	r0, #3
 8000616:	d1cd      	bne.n	80005b4 <__aeabi_fmul+0x9c>
 8000618:	2180      	movs	r1, #128	; 0x80
 800061a:	03c9      	lsls	r1, r1, #15
 800061c:	4321      	orrs	r1, r4
 800061e:	0249      	lsls	r1, r1, #9
 8000620:	20ff      	movs	r0, #255	; 0xff
 8000622:	0a49      	lsrs	r1, r1, #9
 8000624:	e7ca      	b.n	80005bc <__aeabi_fmul+0xa4>
 8000626:	2180      	movs	r1, #128	; 0x80
 8000628:	2200      	movs	r2, #0
 800062a:	20ff      	movs	r0, #255	; 0xff
 800062c:	03c9      	lsls	r1, r1, #15
 800062e:	e7c5      	b.n	80005bc <__aeabi_fmul+0xa4>
 8000630:	20ff      	movs	r0, #255	; 0xff
 8000632:	2100      	movs	r1, #0
 8000634:	e7c2      	b.n	80005bc <__aeabi_fmul+0xa4>
 8000636:	0c20      	lsrs	r0, r4, #16
 8000638:	4649      	mov	r1, r9
 800063a:	0424      	lsls	r4, r4, #16
 800063c:	0c24      	lsrs	r4, r4, #16
 800063e:	0027      	movs	r7, r4
 8000640:	0c0e      	lsrs	r6, r1, #16
 8000642:	0409      	lsls	r1, r1, #16
 8000644:	0c09      	lsrs	r1, r1, #16
 8000646:	4374      	muls	r4, r6
 8000648:	434f      	muls	r7, r1
 800064a:	4346      	muls	r6, r0
 800064c:	4348      	muls	r0, r1
 800064e:	0c39      	lsrs	r1, r7, #16
 8000650:	1900      	adds	r0, r0, r4
 8000652:	1809      	adds	r1, r1, r0
 8000654:	428c      	cmp	r4, r1
 8000656:	d903      	bls.n	8000660 <__aeabi_fmul+0x148>
 8000658:	2080      	movs	r0, #128	; 0x80
 800065a:	0240      	lsls	r0, r0, #9
 800065c:	4684      	mov	ip, r0
 800065e:	4466      	add	r6, ip
 8000660:	043f      	lsls	r7, r7, #16
 8000662:	0408      	lsls	r0, r1, #16
 8000664:	0c3f      	lsrs	r7, r7, #16
 8000666:	19c0      	adds	r0, r0, r7
 8000668:	0184      	lsls	r4, r0, #6
 800066a:	1e67      	subs	r7, r4, #1
 800066c:	41bc      	sbcs	r4, r7
 800066e:	0c09      	lsrs	r1, r1, #16
 8000670:	0e80      	lsrs	r0, r0, #26
 8000672:	1989      	adds	r1, r1, r6
 8000674:	4304      	orrs	r4, r0
 8000676:	0189      	lsls	r1, r1, #6
 8000678:	430c      	orrs	r4, r1
 800067a:	0109      	lsls	r1, r1, #4
 800067c:	d571      	bpl.n	8000762 <__aeabi_fmul+0x24a>
 800067e:	2301      	movs	r3, #1
 8000680:	0861      	lsrs	r1, r4, #1
 8000682:	401c      	ands	r4, r3
 8000684:	430c      	orrs	r4, r1
 8000686:	002b      	movs	r3, r5
 8000688:	337f      	adds	r3, #127	; 0x7f
 800068a:	2b00      	cmp	r3, #0
 800068c:	dd51      	ble.n	8000732 <__aeabi_fmul+0x21a>
 800068e:	0761      	lsls	r1, r4, #29
 8000690:	d004      	beq.n	800069c <__aeabi_fmul+0x184>
 8000692:	210f      	movs	r1, #15
 8000694:	4021      	ands	r1, r4
 8000696:	2904      	cmp	r1, #4
 8000698:	d000      	beq.n	800069c <__aeabi_fmul+0x184>
 800069a:	3404      	adds	r4, #4
 800069c:	0121      	lsls	r1, r4, #4
 800069e:	d503      	bpl.n	80006a8 <__aeabi_fmul+0x190>
 80006a0:	4b43      	ldr	r3, [pc, #268]	; (80007b0 <__aeabi_fmul+0x298>)
 80006a2:	401c      	ands	r4, r3
 80006a4:	002b      	movs	r3, r5
 80006a6:	3380      	adds	r3, #128	; 0x80
 80006a8:	2bfe      	cmp	r3, #254	; 0xfe
 80006aa:	dcc1      	bgt.n	8000630 <__aeabi_fmul+0x118>
 80006ac:	01a1      	lsls	r1, r4, #6
 80006ae:	0a49      	lsrs	r1, r1, #9
 80006b0:	b2d8      	uxtb	r0, r3
 80006b2:	e783      	b.n	80005bc <__aeabi_fmul+0xa4>
 80006b4:	2c00      	cmp	r4, #0
 80006b6:	d12c      	bne.n	8000712 <__aeabi_fmul+0x1fa>
 80006b8:	2301      	movs	r3, #1
 80006ba:	4642      	mov	r2, r8
 80006bc:	431e      	orrs	r6, r3
 80006be:	002b      	movs	r3, r5
 80006c0:	407a      	eors	r2, r7
 80006c2:	2001      	movs	r0, #1
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	1c5d      	adds	r5, r3, #1
 80006c8:	2e0a      	cmp	r6, #10
 80006ca:	dd00      	ble.n	80006ce <__aeabi_fmul+0x1b6>
 80006cc:	e757      	b.n	800057e <__aeabi_fmul+0x66>
 80006ce:	e76a      	b.n	80005a6 <__aeabi_fmul+0x8e>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d110      	bne.n	80006f6 <__aeabi_fmul+0x1de>
 80006d4:	2301      	movs	r3, #1
 80006d6:	2604      	movs	r6, #4
 80006d8:	2500      	movs	r5, #0
 80006da:	469a      	mov	sl, r3
 80006dc:	e738      	b.n	8000550 <__aeabi_fmul+0x38>
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d104      	bne.n	80006ec <__aeabi_fmul+0x1d4>
 80006e2:	2302      	movs	r3, #2
 80006e4:	2608      	movs	r6, #8
 80006e6:	25ff      	movs	r5, #255	; 0xff
 80006e8:	469a      	mov	sl, r3
 80006ea:	e731      	b.n	8000550 <__aeabi_fmul+0x38>
 80006ec:	2303      	movs	r3, #3
 80006ee:	260c      	movs	r6, #12
 80006f0:	25ff      	movs	r5, #255	; 0xff
 80006f2:	469a      	mov	sl, r3
 80006f4:	e72c      	b.n	8000550 <__aeabi_fmul+0x38>
 80006f6:	4648      	mov	r0, r9
 80006f8:	f001 ff30 	bl	800255c <__clzsi2>
 80006fc:	464a      	mov	r2, r9
 80006fe:	1f43      	subs	r3, r0, #5
 8000700:	2576      	movs	r5, #118	; 0x76
 8000702:	409a      	lsls	r2, r3
 8000704:	2300      	movs	r3, #0
 8000706:	426d      	negs	r5, r5
 8000708:	4691      	mov	r9, r2
 800070a:	2600      	movs	r6, #0
 800070c:	469a      	mov	sl, r3
 800070e:	1a2d      	subs	r5, r5, r0
 8000710:	e71e      	b.n	8000550 <__aeabi_fmul+0x38>
 8000712:	0020      	movs	r0, r4
 8000714:	f001 ff22 	bl	800255c <__clzsi2>
 8000718:	4642      	mov	r2, r8
 800071a:	1f43      	subs	r3, r0, #5
 800071c:	409c      	lsls	r4, r3
 800071e:	1a2b      	subs	r3, r5, r0
 8000720:	3b76      	subs	r3, #118	; 0x76
 8000722:	407a      	eors	r2, r7
 8000724:	2000      	movs	r0, #0
 8000726:	b2d2      	uxtb	r2, r2
 8000728:	1c5d      	adds	r5, r3, #1
 800072a:	2e0a      	cmp	r6, #10
 800072c:	dd00      	ble.n	8000730 <__aeabi_fmul+0x218>
 800072e:	e726      	b.n	800057e <__aeabi_fmul+0x66>
 8000730:	e739      	b.n	80005a6 <__aeabi_fmul+0x8e>
 8000732:	2101      	movs	r1, #1
 8000734:	1acb      	subs	r3, r1, r3
 8000736:	2b1b      	cmp	r3, #27
 8000738:	dd00      	ble.n	800073c <__aeabi_fmul+0x224>
 800073a:	e73d      	b.n	80005b8 <__aeabi_fmul+0xa0>
 800073c:	359e      	adds	r5, #158	; 0x9e
 800073e:	0021      	movs	r1, r4
 8000740:	40ac      	lsls	r4, r5
 8000742:	40d9      	lsrs	r1, r3
 8000744:	1e63      	subs	r3, r4, #1
 8000746:	419c      	sbcs	r4, r3
 8000748:	4321      	orrs	r1, r4
 800074a:	074b      	lsls	r3, r1, #29
 800074c:	d004      	beq.n	8000758 <__aeabi_fmul+0x240>
 800074e:	230f      	movs	r3, #15
 8000750:	400b      	ands	r3, r1
 8000752:	2b04      	cmp	r3, #4
 8000754:	d000      	beq.n	8000758 <__aeabi_fmul+0x240>
 8000756:	3104      	adds	r1, #4
 8000758:	014b      	lsls	r3, r1, #5
 800075a:	d504      	bpl.n	8000766 <__aeabi_fmul+0x24e>
 800075c:	2001      	movs	r0, #1
 800075e:	2100      	movs	r1, #0
 8000760:	e72c      	b.n	80005bc <__aeabi_fmul+0xa4>
 8000762:	001d      	movs	r5, r3
 8000764:	e78f      	b.n	8000686 <__aeabi_fmul+0x16e>
 8000766:	0189      	lsls	r1, r1, #6
 8000768:	2000      	movs	r0, #0
 800076a:	0a49      	lsrs	r1, r1, #9
 800076c:	e726      	b.n	80005bc <__aeabi_fmul+0xa4>
 800076e:	2302      	movs	r3, #2
 8000770:	2e0f      	cmp	r6, #15
 8000772:	d10c      	bne.n	800078e <__aeabi_fmul+0x276>
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	464b      	mov	r3, r9
 8000778:	03c9      	lsls	r1, r1, #15
 800077a:	420b      	tst	r3, r1
 800077c:	d00d      	beq.n	800079a <__aeabi_fmul+0x282>
 800077e:	420c      	tst	r4, r1
 8000780:	d10b      	bne.n	800079a <__aeabi_fmul+0x282>
 8000782:	4321      	orrs	r1, r4
 8000784:	0249      	lsls	r1, r1, #9
 8000786:	003a      	movs	r2, r7
 8000788:	20ff      	movs	r0, #255	; 0xff
 800078a:	0a49      	lsrs	r1, r1, #9
 800078c:	e716      	b.n	80005bc <__aeabi_fmul+0xa4>
 800078e:	2e0b      	cmp	r6, #11
 8000790:	d000      	beq.n	8000794 <__aeabi_fmul+0x27c>
 8000792:	e6f7      	b.n	8000584 <__aeabi_fmul+0x6c>
 8000794:	46a1      	mov	r9, r4
 8000796:	469a      	mov	sl, r3
 8000798:	e736      	b.n	8000608 <__aeabi_fmul+0xf0>
 800079a:	2180      	movs	r1, #128	; 0x80
 800079c:	464b      	mov	r3, r9
 800079e:	03c9      	lsls	r1, r1, #15
 80007a0:	4319      	orrs	r1, r3
 80007a2:	0249      	lsls	r1, r1, #9
 80007a4:	4642      	mov	r2, r8
 80007a6:	20ff      	movs	r0, #255	; 0xff
 80007a8:	0a49      	lsrs	r1, r1, #9
 80007aa:	e707      	b.n	80005bc <__aeabi_fmul+0xa4>
 80007ac:	2303      	movs	r3, #3
 80007ae:	e7df      	b.n	8000770 <__aeabi_fmul+0x258>
 80007b0:	f7ffffff 	.word	0xf7ffffff

080007b4 <__aeabi_i2f>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	2800      	cmp	r0, #0
 80007b8:	d013      	beq.n	80007e2 <__aeabi_i2f+0x2e>
 80007ba:	17c3      	asrs	r3, r0, #31
 80007bc:	18c5      	adds	r5, r0, r3
 80007be:	405d      	eors	r5, r3
 80007c0:	0fc4      	lsrs	r4, r0, #31
 80007c2:	0028      	movs	r0, r5
 80007c4:	f001 feca 	bl	800255c <__clzsi2>
 80007c8:	239e      	movs	r3, #158	; 0x9e
 80007ca:	0001      	movs	r1, r0
 80007cc:	1a1b      	subs	r3, r3, r0
 80007ce:	2b96      	cmp	r3, #150	; 0x96
 80007d0:	dc0f      	bgt.n	80007f2 <__aeabi_i2f+0x3e>
 80007d2:	2808      	cmp	r0, #8
 80007d4:	d031      	beq.n	800083a <__aeabi_i2f+0x86>
 80007d6:	3908      	subs	r1, #8
 80007d8:	408d      	lsls	r5, r1
 80007da:	026d      	lsls	r5, r5, #9
 80007dc:	0a6d      	lsrs	r5, r5, #9
 80007de:	b2d8      	uxtb	r0, r3
 80007e0:	e002      	b.n	80007e8 <__aeabi_i2f+0x34>
 80007e2:	2400      	movs	r4, #0
 80007e4:	2000      	movs	r0, #0
 80007e6:	2500      	movs	r5, #0
 80007e8:	05c0      	lsls	r0, r0, #23
 80007ea:	4328      	orrs	r0, r5
 80007ec:	07e4      	lsls	r4, r4, #31
 80007ee:	4320      	orrs	r0, r4
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	2b99      	cmp	r3, #153	; 0x99
 80007f4:	dd0c      	ble.n	8000810 <__aeabi_i2f+0x5c>
 80007f6:	2205      	movs	r2, #5
 80007f8:	1a12      	subs	r2, r2, r0
 80007fa:	0028      	movs	r0, r5
 80007fc:	40d0      	lsrs	r0, r2
 80007fe:	0002      	movs	r2, r0
 8000800:	0008      	movs	r0, r1
 8000802:	301b      	adds	r0, #27
 8000804:	4085      	lsls	r5, r0
 8000806:	0028      	movs	r0, r5
 8000808:	1e45      	subs	r5, r0, #1
 800080a:	41a8      	sbcs	r0, r5
 800080c:	4302      	orrs	r2, r0
 800080e:	0015      	movs	r5, r2
 8000810:	2905      	cmp	r1, #5
 8000812:	dc16      	bgt.n	8000842 <__aeabi_i2f+0x8e>
 8000814:	002a      	movs	r2, r5
 8000816:	480f      	ldr	r0, [pc, #60]	; (8000854 <__aeabi_i2f+0xa0>)
 8000818:	4002      	ands	r2, r0
 800081a:	076e      	lsls	r6, r5, #29
 800081c:	d009      	beq.n	8000832 <__aeabi_i2f+0x7e>
 800081e:	260f      	movs	r6, #15
 8000820:	4035      	ands	r5, r6
 8000822:	2d04      	cmp	r5, #4
 8000824:	d005      	beq.n	8000832 <__aeabi_i2f+0x7e>
 8000826:	3204      	adds	r2, #4
 8000828:	0155      	lsls	r5, r2, #5
 800082a:	d502      	bpl.n	8000832 <__aeabi_i2f+0x7e>
 800082c:	239f      	movs	r3, #159	; 0x9f
 800082e:	4002      	ands	r2, r0
 8000830:	1a5b      	subs	r3, r3, r1
 8000832:	0192      	lsls	r2, r2, #6
 8000834:	0a55      	lsrs	r5, r2, #9
 8000836:	b2d8      	uxtb	r0, r3
 8000838:	e7d6      	b.n	80007e8 <__aeabi_i2f+0x34>
 800083a:	026d      	lsls	r5, r5, #9
 800083c:	2096      	movs	r0, #150	; 0x96
 800083e:	0a6d      	lsrs	r5, r5, #9
 8000840:	e7d2      	b.n	80007e8 <__aeabi_i2f+0x34>
 8000842:	1f4a      	subs	r2, r1, #5
 8000844:	4095      	lsls	r5, r2
 8000846:	002a      	movs	r2, r5
 8000848:	4802      	ldr	r0, [pc, #8]	; (8000854 <__aeabi_i2f+0xa0>)
 800084a:	4002      	ands	r2, r0
 800084c:	076e      	lsls	r6, r5, #29
 800084e:	d0f0      	beq.n	8000832 <__aeabi_i2f+0x7e>
 8000850:	e7e5      	b.n	800081e <__aeabi_i2f+0x6a>
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	fbffffff 	.word	0xfbffffff

08000858 <__aeabi_ui2f>:
 8000858:	b570      	push	{r4, r5, r6, lr}
 800085a:	1e04      	subs	r4, r0, #0
 800085c:	d00e      	beq.n	800087c <__aeabi_ui2f+0x24>
 800085e:	f001 fe7d 	bl	800255c <__clzsi2>
 8000862:	239e      	movs	r3, #158	; 0x9e
 8000864:	0001      	movs	r1, r0
 8000866:	1a1b      	subs	r3, r3, r0
 8000868:	2b96      	cmp	r3, #150	; 0x96
 800086a:	dc0c      	bgt.n	8000886 <__aeabi_ui2f+0x2e>
 800086c:	2808      	cmp	r0, #8
 800086e:	d02c      	beq.n	80008ca <__aeabi_ui2f+0x72>
 8000870:	3908      	subs	r1, #8
 8000872:	408c      	lsls	r4, r1
 8000874:	0264      	lsls	r4, r4, #9
 8000876:	0a64      	lsrs	r4, r4, #9
 8000878:	b2d8      	uxtb	r0, r3
 800087a:	e001      	b.n	8000880 <__aeabi_ui2f+0x28>
 800087c:	2000      	movs	r0, #0
 800087e:	2400      	movs	r4, #0
 8000880:	05c0      	lsls	r0, r0, #23
 8000882:	4320      	orrs	r0, r4
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	2b99      	cmp	r3, #153	; 0x99
 8000888:	dd0a      	ble.n	80008a0 <__aeabi_ui2f+0x48>
 800088a:	0002      	movs	r2, r0
 800088c:	0020      	movs	r0, r4
 800088e:	321b      	adds	r2, #27
 8000890:	4090      	lsls	r0, r2
 8000892:	0002      	movs	r2, r0
 8000894:	1e50      	subs	r0, r2, #1
 8000896:	4182      	sbcs	r2, r0
 8000898:	2005      	movs	r0, #5
 800089a:	1a40      	subs	r0, r0, r1
 800089c:	40c4      	lsrs	r4, r0
 800089e:	4314      	orrs	r4, r2
 80008a0:	2905      	cmp	r1, #5
 80008a2:	dc16      	bgt.n	80008d2 <__aeabi_ui2f+0x7a>
 80008a4:	0022      	movs	r2, r4
 80008a6:	480f      	ldr	r0, [pc, #60]	; (80008e4 <__aeabi_ui2f+0x8c>)
 80008a8:	4002      	ands	r2, r0
 80008aa:	0765      	lsls	r5, r4, #29
 80008ac:	d009      	beq.n	80008c2 <__aeabi_ui2f+0x6a>
 80008ae:	250f      	movs	r5, #15
 80008b0:	402c      	ands	r4, r5
 80008b2:	2c04      	cmp	r4, #4
 80008b4:	d005      	beq.n	80008c2 <__aeabi_ui2f+0x6a>
 80008b6:	3204      	adds	r2, #4
 80008b8:	0154      	lsls	r4, r2, #5
 80008ba:	d502      	bpl.n	80008c2 <__aeabi_ui2f+0x6a>
 80008bc:	239f      	movs	r3, #159	; 0x9f
 80008be:	4002      	ands	r2, r0
 80008c0:	1a5b      	subs	r3, r3, r1
 80008c2:	0192      	lsls	r2, r2, #6
 80008c4:	0a54      	lsrs	r4, r2, #9
 80008c6:	b2d8      	uxtb	r0, r3
 80008c8:	e7da      	b.n	8000880 <__aeabi_ui2f+0x28>
 80008ca:	0264      	lsls	r4, r4, #9
 80008cc:	2096      	movs	r0, #150	; 0x96
 80008ce:	0a64      	lsrs	r4, r4, #9
 80008d0:	e7d6      	b.n	8000880 <__aeabi_ui2f+0x28>
 80008d2:	1f4a      	subs	r2, r1, #5
 80008d4:	4094      	lsls	r4, r2
 80008d6:	0022      	movs	r2, r4
 80008d8:	4802      	ldr	r0, [pc, #8]	; (80008e4 <__aeabi_ui2f+0x8c>)
 80008da:	4002      	ands	r2, r0
 80008dc:	0765      	lsls	r5, r4, #29
 80008de:	d0f0      	beq.n	80008c2 <__aeabi_ui2f+0x6a>
 80008e0:	e7e5      	b.n	80008ae <__aeabi_ui2f+0x56>
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	fbffffff 	.word	0xfbffffff

080008e8 <__aeabi_dadd>:
 80008e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ea:	464f      	mov	r7, r9
 80008ec:	4646      	mov	r6, r8
 80008ee:	46d6      	mov	lr, sl
 80008f0:	0004      	movs	r4, r0
 80008f2:	b5c0      	push	{r6, r7, lr}
 80008f4:	001f      	movs	r7, r3
 80008f6:	030b      	lsls	r3, r1, #12
 80008f8:	0010      	movs	r0, r2
 80008fa:	004e      	lsls	r6, r1, #1
 80008fc:	0a5b      	lsrs	r3, r3, #9
 80008fe:	0fcd      	lsrs	r5, r1, #31
 8000900:	0f61      	lsrs	r1, r4, #29
 8000902:	007a      	lsls	r2, r7, #1
 8000904:	4319      	orrs	r1, r3
 8000906:	00e3      	lsls	r3, r4, #3
 8000908:	033c      	lsls	r4, r7, #12
 800090a:	0fff      	lsrs	r7, r7, #31
 800090c:	46bc      	mov	ip, r7
 800090e:	0a64      	lsrs	r4, r4, #9
 8000910:	0f47      	lsrs	r7, r0, #29
 8000912:	4327      	orrs	r7, r4
 8000914:	0d76      	lsrs	r6, r6, #21
 8000916:	0d52      	lsrs	r2, r2, #21
 8000918:	00c0      	lsls	r0, r0, #3
 800091a:	46b9      	mov	r9, r7
 800091c:	4680      	mov	r8, r0
 800091e:	1ab7      	subs	r7, r6, r2
 8000920:	4565      	cmp	r5, ip
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x3e>
 8000924:	e09b      	b.n	8000a5e <__aeabi_dadd+0x176>
 8000926:	2f00      	cmp	r7, #0
 8000928:	dc00      	bgt.n	800092c <__aeabi_dadd+0x44>
 800092a:	e084      	b.n	8000a36 <__aeabi_dadd+0x14e>
 800092c:	2a00      	cmp	r2, #0
 800092e:	d100      	bne.n	8000932 <__aeabi_dadd+0x4a>
 8000930:	e0be      	b.n	8000ab0 <__aeabi_dadd+0x1c8>
 8000932:	4ac8      	ldr	r2, [pc, #800]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000934:	4296      	cmp	r6, r2
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x52>
 8000938:	e124      	b.n	8000b84 <__aeabi_dadd+0x29c>
 800093a:	2280      	movs	r2, #128	; 0x80
 800093c:	464c      	mov	r4, r9
 800093e:	0412      	lsls	r2, r2, #16
 8000940:	4314      	orrs	r4, r2
 8000942:	46a1      	mov	r9, r4
 8000944:	2f38      	cmp	r7, #56	; 0x38
 8000946:	dd00      	ble.n	800094a <__aeabi_dadd+0x62>
 8000948:	e167      	b.n	8000c1a <__aeabi_dadd+0x332>
 800094a:	2f1f      	cmp	r7, #31
 800094c:	dd00      	ble.n	8000950 <__aeabi_dadd+0x68>
 800094e:	e1d6      	b.n	8000cfe <__aeabi_dadd+0x416>
 8000950:	2220      	movs	r2, #32
 8000952:	464c      	mov	r4, r9
 8000954:	1bd2      	subs	r2, r2, r7
 8000956:	4094      	lsls	r4, r2
 8000958:	46a2      	mov	sl, r4
 800095a:	4644      	mov	r4, r8
 800095c:	40fc      	lsrs	r4, r7
 800095e:	0020      	movs	r0, r4
 8000960:	4654      	mov	r4, sl
 8000962:	4304      	orrs	r4, r0
 8000964:	4640      	mov	r0, r8
 8000966:	4090      	lsls	r0, r2
 8000968:	1e42      	subs	r2, r0, #1
 800096a:	4190      	sbcs	r0, r2
 800096c:	464a      	mov	r2, r9
 800096e:	40fa      	lsrs	r2, r7
 8000970:	4304      	orrs	r4, r0
 8000972:	1a89      	subs	r1, r1, r2
 8000974:	1b1c      	subs	r4, r3, r4
 8000976:	42a3      	cmp	r3, r4
 8000978:	4192      	sbcs	r2, r2
 800097a:	4252      	negs	r2, r2
 800097c:	1a8b      	subs	r3, r1, r2
 800097e:	469a      	mov	sl, r3
 8000980:	4653      	mov	r3, sl
 8000982:	021b      	lsls	r3, r3, #8
 8000984:	d400      	bmi.n	8000988 <__aeabi_dadd+0xa0>
 8000986:	e0d4      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000988:	4653      	mov	r3, sl
 800098a:	025a      	lsls	r2, r3, #9
 800098c:	0a53      	lsrs	r3, r2, #9
 800098e:	469a      	mov	sl, r3
 8000990:	4653      	mov	r3, sl
 8000992:	2b00      	cmp	r3, #0
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0xb0>
 8000996:	e104      	b.n	8000ba2 <__aeabi_dadd+0x2ba>
 8000998:	4650      	mov	r0, sl
 800099a:	f001 fddf 	bl	800255c <__clzsi2>
 800099e:	0003      	movs	r3, r0
 80009a0:	3b08      	subs	r3, #8
 80009a2:	2220      	movs	r2, #32
 80009a4:	0020      	movs	r0, r4
 80009a6:	1ad2      	subs	r2, r2, r3
 80009a8:	4651      	mov	r1, sl
 80009aa:	40d0      	lsrs	r0, r2
 80009ac:	4099      	lsls	r1, r3
 80009ae:	0002      	movs	r2, r0
 80009b0:	409c      	lsls	r4, r3
 80009b2:	430a      	orrs	r2, r1
 80009b4:	42b3      	cmp	r3, r6
 80009b6:	da00      	bge.n	80009ba <__aeabi_dadd+0xd2>
 80009b8:	e102      	b.n	8000bc0 <__aeabi_dadd+0x2d8>
 80009ba:	1b9b      	subs	r3, r3, r6
 80009bc:	1c59      	adds	r1, r3, #1
 80009be:	291f      	cmp	r1, #31
 80009c0:	dd00      	ble.n	80009c4 <__aeabi_dadd+0xdc>
 80009c2:	e0a7      	b.n	8000b14 <__aeabi_dadd+0x22c>
 80009c4:	2320      	movs	r3, #32
 80009c6:	0010      	movs	r0, r2
 80009c8:	0026      	movs	r6, r4
 80009ca:	1a5b      	subs	r3, r3, r1
 80009cc:	409c      	lsls	r4, r3
 80009ce:	4098      	lsls	r0, r3
 80009d0:	40ce      	lsrs	r6, r1
 80009d2:	40ca      	lsrs	r2, r1
 80009d4:	1e63      	subs	r3, r4, #1
 80009d6:	419c      	sbcs	r4, r3
 80009d8:	4330      	orrs	r0, r6
 80009da:	4692      	mov	sl, r2
 80009dc:	2600      	movs	r6, #0
 80009de:	4304      	orrs	r4, r0
 80009e0:	0763      	lsls	r3, r4, #29
 80009e2:	d009      	beq.n	80009f8 <__aeabi_dadd+0x110>
 80009e4:	230f      	movs	r3, #15
 80009e6:	4023      	ands	r3, r4
 80009e8:	2b04      	cmp	r3, #4
 80009ea:	d005      	beq.n	80009f8 <__aeabi_dadd+0x110>
 80009ec:	1d23      	adds	r3, r4, #4
 80009ee:	42a3      	cmp	r3, r4
 80009f0:	41a4      	sbcs	r4, r4
 80009f2:	4264      	negs	r4, r4
 80009f4:	44a2      	add	sl, r4
 80009f6:	001c      	movs	r4, r3
 80009f8:	4653      	mov	r3, sl
 80009fa:	021b      	lsls	r3, r3, #8
 80009fc:	d400      	bmi.n	8000a00 <__aeabi_dadd+0x118>
 80009fe:	e09b      	b.n	8000b38 <__aeabi_dadd+0x250>
 8000a00:	4b94      	ldr	r3, [pc, #592]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000a02:	3601      	adds	r6, #1
 8000a04:	429e      	cmp	r6, r3
 8000a06:	d100      	bne.n	8000a0a <__aeabi_dadd+0x122>
 8000a08:	e0b8      	b.n	8000b7c <__aeabi_dadd+0x294>
 8000a0a:	4653      	mov	r3, sl
 8000a0c:	4992      	ldr	r1, [pc, #584]	; (8000c58 <__aeabi_dadd+0x370>)
 8000a0e:	08e4      	lsrs	r4, r4, #3
 8000a10:	400b      	ands	r3, r1
 8000a12:	0019      	movs	r1, r3
 8000a14:	075b      	lsls	r3, r3, #29
 8000a16:	4323      	orrs	r3, r4
 8000a18:	0572      	lsls	r2, r6, #21
 8000a1a:	024c      	lsls	r4, r1, #9
 8000a1c:	0b24      	lsrs	r4, r4, #12
 8000a1e:	0d52      	lsrs	r2, r2, #21
 8000a20:	0512      	lsls	r2, r2, #20
 8000a22:	07ed      	lsls	r5, r5, #31
 8000a24:	4322      	orrs	r2, r4
 8000a26:	432a      	orrs	r2, r5
 8000a28:	0018      	movs	r0, r3
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	bce0      	pop	{r5, r6, r7}
 8000a2e:	46ba      	mov	sl, r7
 8000a30:	46b1      	mov	r9, r6
 8000a32:	46a8      	mov	r8, r5
 8000a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a36:	2f00      	cmp	r7, #0
 8000a38:	d048      	beq.n	8000acc <__aeabi_dadd+0x1e4>
 8000a3a:	1b97      	subs	r7, r2, r6
 8000a3c:	2e00      	cmp	r6, #0
 8000a3e:	d000      	beq.n	8000a42 <__aeabi_dadd+0x15a>
 8000a40:	e10e      	b.n	8000c60 <__aeabi_dadd+0x378>
 8000a42:	000c      	movs	r4, r1
 8000a44:	431c      	orrs	r4, r3
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x162>
 8000a48:	e1b7      	b.n	8000dba <__aeabi_dadd+0x4d2>
 8000a4a:	1e7c      	subs	r4, r7, #1
 8000a4c:	2f01      	cmp	r7, #1
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dadd+0x16a>
 8000a50:	e226      	b.n	8000ea0 <__aeabi_dadd+0x5b8>
 8000a52:	4d80      	ldr	r5, [pc, #512]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000a54:	42af      	cmp	r7, r5
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x172>
 8000a58:	e1d5      	b.n	8000e06 <__aeabi_dadd+0x51e>
 8000a5a:	0027      	movs	r7, r4
 8000a5c:	e107      	b.n	8000c6e <__aeabi_dadd+0x386>
 8000a5e:	2f00      	cmp	r7, #0
 8000a60:	dc00      	bgt.n	8000a64 <__aeabi_dadd+0x17c>
 8000a62:	e0b2      	b.n	8000bca <__aeabi_dadd+0x2e2>
 8000a64:	2a00      	cmp	r2, #0
 8000a66:	d047      	beq.n	8000af8 <__aeabi_dadd+0x210>
 8000a68:	4a7a      	ldr	r2, [pc, #488]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000a6a:	4296      	cmp	r6, r2
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_dadd+0x188>
 8000a6e:	e089      	b.n	8000b84 <__aeabi_dadd+0x29c>
 8000a70:	2280      	movs	r2, #128	; 0x80
 8000a72:	464c      	mov	r4, r9
 8000a74:	0412      	lsls	r2, r2, #16
 8000a76:	4314      	orrs	r4, r2
 8000a78:	46a1      	mov	r9, r4
 8000a7a:	2f38      	cmp	r7, #56	; 0x38
 8000a7c:	dc6b      	bgt.n	8000b56 <__aeabi_dadd+0x26e>
 8000a7e:	2f1f      	cmp	r7, #31
 8000a80:	dc00      	bgt.n	8000a84 <__aeabi_dadd+0x19c>
 8000a82:	e16e      	b.n	8000d62 <__aeabi_dadd+0x47a>
 8000a84:	003a      	movs	r2, r7
 8000a86:	4648      	mov	r0, r9
 8000a88:	3a20      	subs	r2, #32
 8000a8a:	40d0      	lsrs	r0, r2
 8000a8c:	4684      	mov	ip, r0
 8000a8e:	2f20      	cmp	r7, #32
 8000a90:	d007      	beq.n	8000aa2 <__aeabi_dadd+0x1ba>
 8000a92:	2240      	movs	r2, #64	; 0x40
 8000a94:	4648      	mov	r0, r9
 8000a96:	1bd2      	subs	r2, r2, r7
 8000a98:	4090      	lsls	r0, r2
 8000a9a:	0002      	movs	r2, r0
 8000a9c:	4640      	mov	r0, r8
 8000a9e:	4310      	orrs	r0, r2
 8000aa0:	4680      	mov	r8, r0
 8000aa2:	4640      	mov	r0, r8
 8000aa4:	1e42      	subs	r2, r0, #1
 8000aa6:	4190      	sbcs	r0, r2
 8000aa8:	4662      	mov	r2, ip
 8000aaa:	0004      	movs	r4, r0
 8000aac:	4314      	orrs	r4, r2
 8000aae:	e057      	b.n	8000b60 <__aeabi_dadd+0x278>
 8000ab0:	464a      	mov	r2, r9
 8000ab2:	4302      	orrs	r2, r0
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_dadd+0x1d0>
 8000ab6:	e103      	b.n	8000cc0 <__aeabi_dadd+0x3d8>
 8000ab8:	1e7a      	subs	r2, r7, #1
 8000aba:	2f01      	cmp	r7, #1
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_dadd+0x1d8>
 8000abe:	e193      	b.n	8000de8 <__aeabi_dadd+0x500>
 8000ac0:	4c64      	ldr	r4, [pc, #400]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000ac2:	42a7      	cmp	r7, r4
 8000ac4:	d100      	bne.n	8000ac8 <__aeabi_dadd+0x1e0>
 8000ac6:	e18a      	b.n	8000dde <__aeabi_dadd+0x4f6>
 8000ac8:	0017      	movs	r7, r2
 8000aca:	e73b      	b.n	8000944 <__aeabi_dadd+0x5c>
 8000acc:	4c63      	ldr	r4, [pc, #396]	; (8000c5c <__aeabi_dadd+0x374>)
 8000ace:	1c72      	adds	r2, r6, #1
 8000ad0:	4222      	tst	r2, r4
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_dadd+0x1ee>
 8000ad4:	e0e0      	b.n	8000c98 <__aeabi_dadd+0x3b0>
 8000ad6:	000a      	movs	r2, r1
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d000      	beq.n	8000ae0 <__aeabi_dadd+0x1f8>
 8000ade:	e174      	b.n	8000dca <__aeabi_dadd+0x4e2>
 8000ae0:	2a00      	cmp	r2, #0
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dadd+0x1fe>
 8000ae4:	e1d0      	b.n	8000e88 <__aeabi_dadd+0x5a0>
 8000ae6:	464a      	mov	r2, r9
 8000ae8:	4302      	orrs	r2, r0
 8000aea:	d000      	beq.n	8000aee <__aeabi_dadd+0x206>
 8000aec:	e1e3      	b.n	8000eb6 <__aeabi_dadd+0x5ce>
 8000aee:	074a      	lsls	r2, r1, #29
 8000af0:	08db      	lsrs	r3, r3, #3
 8000af2:	4313      	orrs	r3, r2
 8000af4:	08c9      	lsrs	r1, r1, #3
 8000af6:	e029      	b.n	8000b4c <__aeabi_dadd+0x264>
 8000af8:	464a      	mov	r2, r9
 8000afa:	4302      	orrs	r2, r0
 8000afc:	d100      	bne.n	8000b00 <__aeabi_dadd+0x218>
 8000afe:	e17d      	b.n	8000dfc <__aeabi_dadd+0x514>
 8000b00:	1e7a      	subs	r2, r7, #1
 8000b02:	2f01      	cmp	r7, #1
 8000b04:	d100      	bne.n	8000b08 <__aeabi_dadd+0x220>
 8000b06:	e0e0      	b.n	8000cca <__aeabi_dadd+0x3e2>
 8000b08:	4c52      	ldr	r4, [pc, #328]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000b0a:	42a7      	cmp	r7, r4
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x228>
 8000b0e:	e166      	b.n	8000dde <__aeabi_dadd+0x4f6>
 8000b10:	0017      	movs	r7, r2
 8000b12:	e7b2      	b.n	8000a7a <__aeabi_dadd+0x192>
 8000b14:	0010      	movs	r0, r2
 8000b16:	3b1f      	subs	r3, #31
 8000b18:	40d8      	lsrs	r0, r3
 8000b1a:	2920      	cmp	r1, #32
 8000b1c:	d003      	beq.n	8000b26 <__aeabi_dadd+0x23e>
 8000b1e:	2340      	movs	r3, #64	; 0x40
 8000b20:	1a5b      	subs	r3, r3, r1
 8000b22:	409a      	lsls	r2, r3
 8000b24:	4314      	orrs	r4, r2
 8000b26:	1e63      	subs	r3, r4, #1
 8000b28:	419c      	sbcs	r4, r3
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	2600      	movs	r6, #0
 8000b2e:	469a      	mov	sl, r3
 8000b30:	4304      	orrs	r4, r0
 8000b32:	0763      	lsls	r3, r4, #29
 8000b34:	d000      	beq.n	8000b38 <__aeabi_dadd+0x250>
 8000b36:	e755      	b.n	80009e4 <__aeabi_dadd+0xfc>
 8000b38:	4652      	mov	r2, sl
 8000b3a:	08e3      	lsrs	r3, r4, #3
 8000b3c:	0752      	lsls	r2, r2, #29
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	4652      	mov	r2, sl
 8000b42:	0037      	movs	r7, r6
 8000b44:	08d1      	lsrs	r1, r2, #3
 8000b46:	4a43      	ldr	r2, [pc, #268]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000b48:	4297      	cmp	r7, r2
 8000b4a:	d01f      	beq.n	8000b8c <__aeabi_dadd+0x2a4>
 8000b4c:	0309      	lsls	r1, r1, #12
 8000b4e:	057a      	lsls	r2, r7, #21
 8000b50:	0b0c      	lsrs	r4, r1, #12
 8000b52:	0d52      	lsrs	r2, r2, #21
 8000b54:	e764      	b.n	8000a20 <__aeabi_dadd+0x138>
 8000b56:	4642      	mov	r2, r8
 8000b58:	464c      	mov	r4, r9
 8000b5a:	4314      	orrs	r4, r2
 8000b5c:	1e62      	subs	r2, r4, #1
 8000b5e:	4194      	sbcs	r4, r2
 8000b60:	18e4      	adds	r4, r4, r3
 8000b62:	429c      	cmp	r4, r3
 8000b64:	4192      	sbcs	r2, r2
 8000b66:	4252      	negs	r2, r2
 8000b68:	4692      	mov	sl, r2
 8000b6a:	448a      	add	sl, r1
 8000b6c:	4653      	mov	r3, sl
 8000b6e:	021b      	lsls	r3, r3, #8
 8000b70:	d5df      	bpl.n	8000b32 <__aeabi_dadd+0x24a>
 8000b72:	4b38      	ldr	r3, [pc, #224]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000b74:	3601      	adds	r6, #1
 8000b76:	429e      	cmp	r6, r3
 8000b78:	d000      	beq.n	8000b7c <__aeabi_dadd+0x294>
 8000b7a:	e0b3      	b.n	8000ce4 <__aeabi_dadd+0x3fc>
 8000b7c:	0032      	movs	r2, r6
 8000b7e:	2400      	movs	r4, #0
 8000b80:	2300      	movs	r3, #0
 8000b82:	e74d      	b.n	8000a20 <__aeabi_dadd+0x138>
 8000b84:	074a      	lsls	r2, r1, #29
 8000b86:	08db      	lsrs	r3, r3, #3
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	08c9      	lsrs	r1, r1, #3
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	d100      	bne.n	8000b94 <__aeabi_dadd+0x2ac>
 8000b92:	e200      	b.n	8000f96 <__aeabi_dadd+0x6ae>
 8000b94:	2480      	movs	r4, #128	; 0x80
 8000b96:	0324      	lsls	r4, r4, #12
 8000b98:	430c      	orrs	r4, r1
 8000b9a:	0324      	lsls	r4, r4, #12
 8000b9c:	4a2d      	ldr	r2, [pc, #180]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000b9e:	0b24      	lsrs	r4, r4, #12
 8000ba0:	e73e      	b.n	8000a20 <__aeabi_dadd+0x138>
 8000ba2:	0020      	movs	r0, r4
 8000ba4:	f001 fcda 	bl	800255c <__clzsi2>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	3318      	adds	r3, #24
 8000bac:	2b1f      	cmp	r3, #31
 8000bae:	dc00      	bgt.n	8000bb2 <__aeabi_dadd+0x2ca>
 8000bb0:	e6f7      	b.n	80009a2 <__aeabi_dadd+0xba>
 8000bb2:	0022      	movs	r2, r4
 8000bb4:	3808      	subs	r0, #8
 8000bb6:	4082      	lsls	r2, r0
 8000bb8:	2400      	movs	r4, #0
 8000bba:	42b3      	cmp	r3, r6
 8000bbc:	db00      	blt.n	8000bc0 <__aeabi_dadd+0x2d8>
 8000bbe:	e6fc      	b.n	80009ba <__aeabi_dadd+0xd2>
 8000bc0:	1af6      	subs	r6, r6, r3
 8000bc2:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <__aeabi_dadd+0x370>)
 8000bc4:	401a      	ands	r2, r3
 8000bc6:	4692      	mov	sl, r2
 8000bc8:	e70a      	b.n	80009e0 <__aeabi_dadd+0xf8>
 8000bca:	2f00      	cmp	r7, #0
 8000bcc:	d02b      	beq.n	8000c26 <__aeabi_dadd+0x33e>
 8000bce:	1b97      	subs	r7, r2, r6
 8000bd0:	2e00      	cmp	r6, #0
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_dadd+0x2ee>
 8000bd4:	e0b8      	b.n	8000d48 <__aeabi_dadd+0x460>
 8000bd6:	4c1f      	ldr	r4, [pc, #124]	; (8000c54 <__aeabi_dadd+0x36c>)
 8000bd8:	42a2      	cmp	r2, r4
 8000bda:	d100      	bne.n	8000bde <__aeabi_dadd+0x2f6>
 8000bdc:	e11c      	b.n	8000e18 <__aeabi_dadd+0x530>
 8000bde:	2480      	movs	r4, #128	; 0x80
 8000be0:	0424      	lsls	r4, r4, #16
 8000be2:	4321      	orrs	r1, r4
 8000be4:	2f38      	cmp	r7, #56	; 0x38
 8000be6:	dd00      	ble.n	8000bea <__aeabi_dadd+0x302>
 8000be8:	e11e      	b.n	8000e28 <__aeabi_dadd+0x540>
 8000bea:	2f1f      	cmp	r7, #31
 8000bec:	dd00      	ble.n	8000bf0 <__aeabi_dadd+0x308>
 8000bee:	e19e      	b.n	8000f2e <__aeabi_dadd+0x646>
 8000bf0:	2620      	movs	r6, #32
 8000bf2:	000c      	movs	r4, r1
 8000bf4:	1bf6      	subs	r6, r6, r7
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	40b3      	lsls	r3, r6
 8000bfa:	40b4      	lsls	r4, r6
 8000bfc:	40f8      	lsrs	r0, r7
 8000bfe:	1e5e      	subs	r6, r3, #1
 8000c00:	41b3      	sbcs	r3, r6
 8000c02:	40f9      	lsrs	r1, r7
 8000c04:	4304      	orrs	r4, r0
 8000c06:	431c      	orrs	r4, r3
 8000c08:	4489      	add	r9, r1
 8000c0a:	4444      	add	r4, r8
 8000c0c:	4544      	cmp	r4, r8
 8000c0e:	419b      	sbcs	r3, r3
 8000c10:	425b      	negs	r3, r3
 8000c12:	444b      	add	r3, r9
 8000c14:	469a      	mov	sl, r3
 8000c16:	0016      	movs	r6, r2
 8000c18:	e7a8      	b.n	8000b6c <__aeabi_dadd+0x284>
 8000c1a:	4642      	mov	r2, r8
 8000c1c:	464c      	mov	r4, r9
 8000c1e:	4314      	orrs	r4, r2
 8000c20:	1e62      	subs	r2, r4, #1
 8000c22:	4194      	sbcs	r4, r2
 8000c24:	e6a6      	b.n	8000974 <__aeabi_dadd+0x8c>
 8000c26:	4c0d      	ldr	r4, [pc, #52]	; (8000c5c <__aeabi_dadd+0x374>)
 8000c28:	1c72      	adds	r2, r6, #1
 8000c2a:	4222      	tst	r2, r4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_dadd+0x348>
 8000c2e:	e0a8      	b.n	8000d82 <__aeabi_dadd+0x49a>
 8000c30:	000a      	movs	r2, r1
 8000c32:	431a      	orrs	r2, r3
 8000c34:	2e00      	cmp	r6, #0
 8000c36:	d000      	beq.n	8000c3a <__aeabi_dadd+0x352>
 8000c38:	e10a      	b.n	8000e50 <__aeabi_dadd+0x568>
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dadd+0x358>
 8000c3e:	e15e      	b.n	8000efe <__aeabi_dadd+0x616>
 8000c40:	464a      	mov	r2, r9
 8000c42:	4302      	orrs	r2, r0
 8000c44:	d000      	beq.n	8000c48 <__aeabi_dadd+0x360>
 8000c46:	e161      	b.n	8000f0c <__aeabi_dadd+0x624>
 8000c48:	074a      	lsls	r2, r1, #29
 8000c4a:	08db      	lsrs	r3, r3, #3
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	08c9      	lsrs	r1, r1, #3
 8000c50:	e77c      	b.n	8000b4c <__aeabi_dadd+0x264>
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	000007ff 	.word	0x000007ff
 8000c58:	ff7fffff 	.word	0xff7fffff
 8000c5c:	000007fe 	.word	0x000007fe
 8000c60:	4ccf      	ldr	r4, [pc, #828]	; (8000fa0 <__aeabi_dadd+0x6b8>)
 8000c62:	42a2      	cmp	r2, r4
 8000c64:	d100      	bne.n	8000c68 <__aeabi_dadd+0x380>
 8000c66:	e0ce      	b.n	8000e06 <__aeabi_dadd+0x51e>
 8000c68:	2480      	movs	r4, #128	; 0x80
 8000c6a:	0424      	lsls	r4, r4, #16
 8000c6c:	4321      	orrs	r1, r4
 8000c6e:	2f38      	cmp	r7, #56	; 0x38
 8000c70:	dc5b      	bgt.n	8000d2a <__aeabi_dadd+0x442>
 8000c72:	2f1f      	cmp	r7, #31
 8000c74:	dd00      	ble.n	8000c78 <__aeabi_dadd+0x390>
 8000c76:	e0dc      	b.n	8000e32 <__aeabi_dadd+0x54a>
 8000c78:	2520      	movs	r5, #32
 8000c7a:	000c      	movs	r4, r1
 8000c7c:	1bed      	subs	r5, r5, r7
 8000c7e:	001e      	movs	r6, r3
 8000c80:	40ab      	lsls	r3, r5
 8000c82:	40ac      	lsls	r4, r5
 8000c84:	40fe      	lsrs	r6, r7
 8000c86:	1e5d      	subs	r5, r3, #1
 8000c88:	41ab      	sbcs	r3, r5
 8000c8a:	4334      	orrs	r4, r6
 8000c8c:	40f9      	lsrs	r1, r7
 8000c8e:	431c      	orrs	r4, r3
 8000c90:	464b      	mov	r3, r9
 8000c92:	1a5b      	subs	r3, r3, r1
 8000c94:	4699      	mov	r9, r3
 8000c96:	e04c      	b.n	8000d32 <__aeabi_dadd+0x44a>
 8000c98:	464a      	mov	r2, r9
 8000c9a:	1a1c      	subs	r4, r3, r0
 8000c9c:	1a88      	subs	r0, r1, r2
 8000c9e:	42a3      	cmp	r3, r4
 8000ca0:	4192      	sbcs	r2, r2
 8000ca2:	4252      	negs	r2, r2
 8000ca4:	4692      	mov	sl, r2
 8000ca6:	0002      	movs	r2, r0
 8000ca8:	4650      	mov	r0, sl
 8000caa:	1a12      	subs	r2, r2, r0
 8000cac:	4692      	mov	sl, r2
 8000cae:	0212      	lsls	r2, r2, #8
 8000cb0:	d478      	bmi.n	8000da4 <__aeabi_dadd+0x4bc>
 8000cb2:	4653      	mov	r3, sl
 8000cb4:	4323      	orrs	r3, r4
 8000cb6:	d000      	beq.n	8000cba <__aeabi_dadd+0x3d2>
 8000cb8:	e66a      	b.n	8000990 <__aeabi_dadd+0xa8>
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2500      	movs	r5, #0
 8000cbe:	e745      	b.n	8000b4c <__aeabi_dadd+0x264>
 8000cc0:	074a      	lsls	r2, r1, #29
 8000cc2:	08db      	lsrs	r3, r3, #3
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	08c9      	lsrs	r1, r1, #3
 8000cc8:	e73d      	b.n	8000b46 <__aeabi_dadd+0x25e>
 8000cca:	181c      	adds	r4, r3, r0
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	419b      	sbcs	r3, r3
 8000cd0:	4449      	add	r1, r9
 8000cd2:	468a      	mov	sl, r1
 8000cd4:	425b      	negs	r3, r3
 8000cd6:	449a      	add	sl, r3
 8000cd8:	4653      	mov	r3, sl
 8000cda:	2601      	movs	r6, #1
 8000cdc:	021b      	lsls	r3, r3, #8
 8000cde:	d400      	bmi.n	8000ce2 <__aeabi_dadd+0x3fa>
 8000ce0:	e727      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000ce2:	2602      	movs	r6, #2
 8000ce4:	4652      	mov	r2, sl
 8000ce6:	4baf      	ldr	r3, [pc, #700]	; (8000fa4 <__aeabi_dadd+0x6bc>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	401a      	ands	r2, r3
 8000cec:	0013      	movs	r3, r2
 8000cee:	4021      	ands	r1, r4
 8000cf0:	0862      	lsrs	r2, r4, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	07dc      	lsls	r4, r3, #31
 8000cf6:	085b      	lsrs	r3, r3, #1
 8000cf8:	469a      	mov	sl, r3
 8000cfa:	4314      	orrs	r4, r2
 8000cfc:	e670      	b.n	80009e0 <__aeabi_dadd+0xf8>
 8000cfe:	003a      	movs	r2, r7
 8000d00:	464c      	mov	r4, r9
 8000d02:	3a20      	subs	r2, #32
 8000d04:	40d4      	lsrs	r4, r2
 8000d06:	46a4      	mov	ip, r4
 8000d08:	2f20      	cmp	r7, #32
 8000d0a:	d007      	beq.n	8000d1c <__aeabi_dadd+0x434>
 8000d0c:	2240      	movs	r2, #64	; 0x40
 8000d0e:	4648      	mov	r0, r9
 8000d10:	1bd2      	subs	r2, r2, r7
 8000d12:	4090      	lsls	r0, r2
 8000d14:	0002      	movs	r2, r0
 8000d16:	4640      	mov	r0, r8
 8000d18:	4310      	orrs	r0, r2
 8000d1a:	4680      	mov	r8, r0
 8000d1c:	4640      	mov	r0, r8
 8000d1e:	1e42      	subs	r2, r0, #1
 8000d20:	4190      	sbcs	r0, r2
 8000d22:	4662      	mov	r2, ip
 8000d24:	0004      	movs	r4, r0
 8000d26:	4314      	orrs	r4, r2
 8000d28:	e624      	b.n	8000974 <__aeabi_dadd+0x8c>
 8000d2a:	4319      	orrs	r1, r3
 8000d2c:	000c      	movs	r4, r1
 8000d2e:	1e63      	subs	r3, r4, #1
 8000d30:	419c      	sbcs	r4, r3
 8000d32:	4643      	mov	r3, r8
 8000d34:	1b1c      	subs	r4, r3, r4
 8000d36:	45a0      	cmp	r8, r4
 8000d38:	419b      	sbcs	r3, r3
 8000d3a:	4649      	mov	r1, r9
 8000d3c:	425b      	negs	r3, r3
 8000d3e:	1acb      	subs	r3, r1, r3
 8000d40:	469a      	mov	sl, r3
 8000d42:	4665      	mov	r5, ip
 8000d44:	0016      	movs	r6, r2
 8000d46:	e61b      	b.n	8000980 <__aeabi_dadd+0x98>
 8000d48:	000c      	movs	r4, r1
 8000d4a:	431c      	orrs	r4, r3
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_dadd+0x468>
 8000d4e:	e0c7      	b.n	8000ee0 <__aeabi_dadd+0x5f8>
 8000d50:	1e7c      	subs	r4, r7, #1
 8000d52:	2f01      	cmp	r7, #1
 8000d54:	d100      	bne.n	8000d58 <__aeabi_dadd+0x470>
 8000d56:	e0f9      	b.n	8000f4c <__aeabi_dadd+0x664>
 8000d58:	4e91      	ldr	r6, [pc, #580]	; (8000fa0 <__aeabi_dadd+0x6b8>)
 8000d5a:	42b7      	cmp	r7, r6
 8000d5c:	d05c      	beq.n	8000e18 <__aeabi_dadd+0x530>
 8000d5e:	0027      	movs	r7, r4
 8000d60:	e740      	b.n	8000be4 <__aeabi_dadd+0x2fc>
 8000d62:	2220      	movs	r2, #32
 8000d64:	464c      	mov	r4, r9
 8000d66:	4640      	mov	r0, r8
 8000d68:	1bd2      	subs	r2, r2, r7
 8000d6a:	4094      	lsls	r4, r2
 8000d6c:	40f8      	lsrs	r0, r7
 8000d6e:	4304      	orrs	r4, r0
 8000d70:	4640      	mov	r0, r8
 8000d72:	4090      	lsls	r0, r2
 8000d74:	1e42      	subs	r2, r0, #1
 8000d76:	4190      	sbcs	r0, r2
 8000d78:	464a      	mov	r2, r9
 8000d7a:	40fa      	lsrs	r2, r7
 8000d7c:	4304      	orrs	r4, r0
 8000d7e:	1889      	adds	r1, r1, r2
 8000d80:	e6ee      	b.n	8000b60 <__aeabi_dadd+0x278>
 8000d82:	4c87      	ldr	r4, [pc, #540]	; (8000fa0 <__aeabi_dadd+0x6b8>)
 8000d84:	42a2      	cmp	r2, r4
 8000d86:	d100      	bne.n	8000d8a <__aeabi_dadd+0x4a2>
 8000d88:	e6f9      	b.n	8000b7e <__aeabi_dadd+0x296>
 8000d8a:	1818      	adds	r0, r3, r0
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	419b      	sbcs	r3, r3
 8000d90:	4449      	add	r1, r9
 8000d92:	425b      	negs	r3, r3
 8000d94:	18cb      	adds	r3, r1, r3
 8000d96:	07dc      	lsls	r4, r3, #31
 8000d98:	0840      	lsrs	r0, r0, #1
 8000d9a:	085b      	lsrs	r3, r3, #1
 8000d9c:	469a      	mov	sl, r3
 8000d9e:	0016      	movs	r6, r2
 8000da0:	4304      	orrs	r4, r0
 8000da2:	e6c6      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000da4:	4642      	mov	r2, r8
 8000da6:	1ad4      	subs	r4, r2, r3
 8000da8:	45a0      	cmp	r8, r4
 8000daa:	4180      	sbcs	r0, r0
 8000dac:	464b      	mov	r3, r9
 8000dae:	4240      	negs	r0, r0
 8000db0:	1a59      	subs	r1, r3, r1
 8000db2:	1a0b      	subs	r3, r1, r0
 8000db4:	469a      	mov	sl, r3
 8000db6:	4665      	mov	r5, ip
 8000db8:	e5ea      	b.n	8000990 <__aeabi_dadd+0xa8>
 8000dba:	464b      	mov	r3, r9
 8000dbc:	464a      	mov	r2, r9
 8000dbe:	08c0      	lsrs	r0, r0, #3
 8000dc0:	075b      	lsls	r3, r3, #29
 8000dc2:	4665      	mov	r5, ip
 8000dc4:	4303      	orrs	r3, r0
 8000dc6:	08d1      	lsrs	r1, r2, #3
 8000dc8:	e6bd      	b.n	8000b46 <__aeabi_dadd+0x25e>
 8000dca:	2a00      	cmp	r2, #0
 8000dcc:	d000      	beq.n	8000dd0 <__aeabi_dadd+0x4e8>
 8000dce:	e08e      	b.n	8000eee <__aeabi_dadd+0x606>
 8000dd0:	464b      	mov	r3, r9
 8000dd2:	4303      	orrs	r3, r0
 8000dd4:	d117      	bne.n	8000e06 <__aeabi_dadd+0x51e>
 8000dd6:	2180      	movs	r1, #128	; 0x80
 8000dd8:	2500      	movs	r5, #0
 8000dda:	0309      	lsls	r1, r1, #12
 8000ddc:	e6da      	b.n	8000b94 <__aeabi_dadd+0x2ac>
 8000dde:	074a      	lsls	r2, r1, #29
 8000de0:	08db      	lsrs	r3, r3, #3
 8000de2:	4313      	orrs	r3, r2
 8000de4:	08c9      	lsrs	r1, r1, #3
 8000de6:	e6d1      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000de8:	1a1c      	subs	r4, r3, r0
 8000dea:	464a      	mov	r2, r9
 8000dec:	42a3      	cmp	r3, r4
 8000dee:	419b      	sbcs	r3, r3
 8000df0:	1a89      	subs	r1, r1, r2
 8000df2:	425b      	negs	r3, r3
 8000df4:	1acb      	subs	r3, r1, r3
 8000df6:	469a      	mov	sl, r3
 8000df8:	2601      	movs	r6, #1
 8000dfa:	e5c1      	b.n	8000980 <__aeabi_dadd+0x98>
 8000dfc:	074a      	lsls	r2, r1, #29
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	4313      	orrs	r3, r2
 8000e02:	08c9      	lsrs	r1, r1, #3
 8000e04:	e69f      	b.n	8000b46 <__aeabi_dadd+0x25e>
 8000e06:	4643      	mov	r3, r8
 8000e08:	08d8      	lsrs	r0, r3, #3
 8000e0a:	464b      	mov	r3, r9
 8000e0c:	464a      	mov	r2, r9
 8000e0e:	075b      	lsls	r3, r3, #29
 8000e10:	4665      	mov	r5, ip
 8000e12:	4303      	orrs	r3, r0
 8000e14:	08d1      	lsrs	r1, r2, #3
 8000e16:	e6b9      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000e18:	4643      	mov	r3, r8
 8000e1a:	08d8      	lsrs	r0, r3, #3
 8000e1c:	464b      	mov	r3, r9
 8000e1e:	464a      	mov	r2, r9
 8000e20:	075b      	lsls	r3, r3, #29
 8000e22:	4303      	orrs	r3, r0
 8000e24:	08d1      	lsrs	r1, r2, #3
 8000e26:	e6b1      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000e28:	4319      	orrs	r1, r3
 8000e2a:	000c      	movs	r4, r1
 8000e2c:	1e63      	subs	r3, r4, #1
 8000e2e:	419c      	sbcs	r4, r3
 8000e30:	e6eb      	b.n	8000c0a <__aeabi_dadd+0x322>
 8000e32:	003c      	movs	r4, r7
 8000e34:	000d      	movs	r5, r1
 8000e36:	3c20      	subs	r4, #32
 8000e38:	40e5      	lsrs	r5, r4
 8000e3a:	2f20      	cmp	r7, #32
 8000e3c:	d003      	beq.n	8000e46 <__aeabi_dadd+0x55e>
 8000e3e:	2440      	movs	r4, #64	; 0x40
 8000e40:	1be4      	subs	r4, r4, r7
 8000e42:	40a1      	lsls	r1, r4
 8000e44:	430b      	orrs	r3, r1
 8000e46:	001c      	movs	r4, r3
 8000e48:	1e63      	subs	r3, r4, #1
 8000e4a:	419c      	sbcs	r4, r3
 8000e4c:	432c      	orrs	r4, r5
 8000e4e:	e770      	b.n	8000d32 <__aeabi_dadd+0x44a>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	d0e1      	beq.n	8000e18 <__aeabi_dadd+0x530>
 8000e54:	464a      	mov	r2, r9
 8000e56:	4302      	orrs	r2, r0
 8000e58:	d0c1      	beq.n	8000dde <__aeabi_dadd+0x4f6>
 8000e5a:	074a      	lsls	r2, r1, #29
 8000e5c:	08db      	lsrs	r3, r3, #3
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	08c9      	lsrs	r1, r1, #3
 8000e64:	0312      	lsls	r2, r2, #12
 8000e66:	4211      	tst	r1, r2
 8000e68:	d008      	beq.n	8000e7c <__aeabi_dadd+0x594>
 8000e6a:	4648      	mov	r0, r9
 8000e6c:	08c4      	lsrs	r4, r0, #3
 8000e6e:	4214      	tst	r4, r2
 8000e70:	d104      	bne.n	8000e7c <__aeabi_dadd+0x594>
 8000e72:	4643      	mov	r3, r8
 8000e74:	0021      	movs	r1, r4
 8000e76:	08db      	lsrs	r3, r3, #3
 8000e78:	0742      	lsls	r2, r0, #29
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	0f5a      	lsrs	r2, r3, #29
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	0752      	lsls	r2, r2, #29
 8000e82:	08db      	lsrs	r3, r3, #3
 8000e84:	4313      	orrs	r3, r2
 8000e86:	e681      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000e88:	464b      	mov	r3, r9
 8000e8a:	4303      	orrs	r3, r0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_dadd+0x5a8>
 8000e8e:	e714      	b.n	8000cba <__aeabi_dadd+0x3d2>
 8000e90:	464b      	mov	r3, r9
 8000e92:	464a      	mov	r2, r9
 8000e94:	08c0      	lsrs	r0, r0, #3
 8000e96:	075b      	lsls	r3, r3, #29
 8000e98:	4665      	mov	r5, ip
 8000e9a:	4303      	orrs	r3, r0
 8000e9c:	08d1      	lsrs	r1, r2, #3
 8000e9e:	e655      	b.n	8000b4c <__aeabi_dadd+0x264>
 8000ea0:	1ac4      	subs	r4, r0, r3
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	4180      	sbcs	r0, r0
 8000ea6:	464b      	mov	r3, r9
 8000ea8:	4240      	negs	r0, r0
 8000eaa:	1a59      	subs	r1, r3, r1
 8000eac:	1a0b      	subs	r3, r1, r0
 8000eae:	469a      	mov	sl, r3
 8000eb0:	4665      	mov	r5, ip
 8000eb2:	2601      	movs	r6, #1
 8000eb4:	e564      	b.n	8000980 <__aeabi_dadd+0x98>
 8000eb6:	1a1c      	subs	r4, r3, r0
 8000eb8:	464a      	mov	r2, r9
 8000eba:	42a3      	cmp	r3, r4
 8000ebc:	4180      	sbcs	r0, r0
 8000ebe:	1a8a      	subs	r2, r1, r2
 8000ec0:	4240      	negs	r0, r0
 8000ec2:	1a12      	subs	r2, r2, r0
 8000ec4:	4692      	mov	sl, r2
 8000ec6:	0212      	lsls	r2, r2, #8
 8000ec8:	d549      	bpl.n	8000f5e <__aeabi_dadd+0x676>
 8000eca:	4642      	mov	r2, r8
 8000ecc:	1ad4      	subs	r4, r2, r3
 8000ece:	45a0      	cmp	r8, r4
 8000ed0:	4180      	sbcs	r0, r0
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	4240      	negs	r0, r0
 8000ed6:	1a59      	subs	r1, r3, r1
 8000ed8:	1a0b      	subs	r3, r1, r0
 8000eda:	469a      	mov	sl, r3
 8000edc:	4665      	mov	r5, ip
 8000ede:	e57f      	b.n	80009e0 <__aeabi_dadd+0xf8>
 8000ee0:	464b      	mov	r3, r9
 8000ee2:	464a      	mov	r2, r9
 8000ee4:	08c0      	lsrs	r0, r0, #3
 8000ee6:	075b      	lsls	r3, r3, #29
 8000ee8:	4303      	orrs	r3, r0
 8000eea:	08d1      	lsrs	r1, r2, #3
 8000eec:	e62b      	b.n	8000b46 <__aeabi_dadd+0x25e>
 8000eee:	464a      	mov	r2, r9
 8000ef0:	08db      	lsrs	r3, r3, #3
 8000ef2:	4302      	orrs	r2, r0
 8000ef4:	d138      	bne.n	8000f68 <__aeabi_dadd+0x680>
 8000ef6:	074a      	lsls	r2, r1, #29
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	08c9      	lsrs	r1, r1, #3
 8000efc:	e646      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000efe:	464b      	mov	r3, r9
 8000f00:	464a      	mov	r2, r9
 8000f02:	08c0      	lsrs	r0, r0, #3
 8000f04:	075b      	lsls	r3, r3, #29
 8000f06:	4303      	orrs	r3, r0
 8000f08:	08d1      	lsrs	r1, r2, #3
 8000f0a:	e61f      	b.n	8000b4c <__aeabi_dadd+0x264>
 8000f0c:	181c      	adds	r4, r3, r0
 8000f0e:	429c      	cmp	r4, r3
 8000f10:	419b      	sbcs	r3, r3
 8000f12:	4449      	add	r1, r9
 8000f14:	468a      	mov	sl, r1
 8000f16:	425b      	negs	r3, r3
 8000f18:	449a      	add	sl, r3
 8000f1a:	4653      	mov	r3, sl
 8000f1c:	021b      	lsls	r3, r3, #8
 8000f1e:	d400      	bmi.n	8000f22 <__aeabi_dadd+0x63a>
 8000f20:	e607      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000f22:	4652      	mov	r2, sl
 8000f24:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <__aeabi_dadd+0x6bc>)
 8000f26:	2601      	movs	r6, #1
 8000f28:	401a      	ands	r2, r3
 8000f2a:	4692      	mov	sl, r2
 8000f2c:	e601      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000f2e:	003c      	movs	r4, r7
 8000f30:	000e      	movs	r6, r1
 8000f32:	3c20      	subs	r4, #32
 8000f34:	40e6      	lsrs	r6, r4
 8000f36:	2f20      	cmp	r7, #32
 8000f38:	d003      	beq.n	8000f42 <__aeabi_dadd+0x65a>
 8000f3a:	2440      	movs	r4, #64	; 0x40
 8000f3c:	1be4      	subs	r4, r4, r7
 8000f3e:	40a1      	lsls	r1, r4
 8000f40:	430b      	orrs	r3, r1
 8000f42:	001c      	movs	r4, r3
 8000f44:	1e63      	subs	r3, r4, #1
 8000f46:	419c      	sbcs	r4, r3
 8000f48:	4334      	orrs	r4, r6
 8000f4a:	e65e      	b.n	8000c0a <__aeabi_dadd+0x322>
 8000f4c:	4443      	add	r3, r8
 8000f4e:	4283      	cmp	r3, r0
 8000f50:	4180      	sbcs	r0, r0
 8000f52:	4449      	add	r1, r9
 8000f54:	468a      	mov	sl, r1
 8000f56:	4240      	negs	r0, r0
 8000f58:	001c      	movs	r4, r3
 8000f5a:	4482      	add	sl, r0
 8000f5c:	e6bc      	b.n	8000cd8 <__aeabi_dadd+0x3f0>
 8000f5e:	4653      	mov	r3, sl
 8000f60:	4323      	orrs	r3, r4
 8000f62:	d100      	bne.n	8000f66 <__aeabi_dadd+0x67e>
 8000f64:	e6a9      	b.n	8000cba <__aeabi_dadd+0x3d2>
 8000f66:	e5e4      	b.n	8000b32 <__aeabi_dadd+0x24a>
 8000f68:	074a      	lsls	r2, r1, #29
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	2280      	movs	r2, #128	; 0x80
 8000f6e:	08c9      	lsrs	r1, r1, #3
 8000f70:	0312      	lsls	r2, r2, #12
 8000f72:	4211      	tst	r1, r2
 8000f74:	d009      	beq.n	8000f8a <__aeabi_dadd+0x6a2>
 8000f76:	4648      	mov	r0, r9
 8000f78:	08c4      	lsrs	r4, r0, #3
 8000f7a:	4214      	tst	r4, r2
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_dadd+0x6a2>
 8000f7e:	4643      	mov	r3, r8
 8000f80:	4665      	mov	r5, ip
 8000f82:	0021      	movs	r1, r4
 8000f84:	08db      	lsrs	r3, r3, #3
 8000f86:	0742      	lsls	r2, r0, #29
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	0f5a      	lsrs	r2, r3, #29
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	08db      	lsrs	r3, r3, #3
 8000f90:	0752      	lsls	r2, r2, #29
 8000f92:	4313      	orrs	r3, r2
 8000f94:	e5fa      	b.n	8000b8c <__aeabi_dadd+0x2a4>
 8000f96:	2300      	movs	r3, #0
 8000f98:	4a01      	ldr	r2, [pc, #4]	; (8000fa0 <__aeabi_dadd+0x6b8>)
 8000f9a:	001c      	movs	r4, r3
 8000f9c:	e540      	b.n	8000a20 <__aeabi_dadd+0x138>
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	000007ff 	.word	0x000007ff
 8000fa4:	ff7fffff 	.word	0xff7fffff

08000fa8 <__aeabi_ddiv>:
 8000fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000faa:	4657      	mov	r7, sl
 8000fac:	464e      	mov	r6, r9
 8000fae:	4645      	mov	r5, r8
 8000fb0:	46de      	mov	lr, fp
 8000fb2:	b5e0      	push	{r5, r6, r7, lr}
 8000fb4:	030c      	lsls	r4, r1, #12
 8000fb6:	001f      	movs	r7, r3
 8000fb8:	004b      	lsls	r3, r1, #1
 8000fba:	4681      	mov	r9, r0
 8000fbc:	4692      	mov	sl, r2
 8000fbe:	0005      	movs	r5, r0
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	0b24      	lsrs	r4, r4, #12
 8000fc4:	0d5b      	lsrs	r3, r3, #21
 8000fc6:	0fce      	lsrs	r6, r1, #31
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d100      	bne.n	8000fce <__aeabi_ddiv+0x26>
 8000fcc:	e152      	b.n	8001274 <__aeabi_ddiv+0x2cc>
 8000fce:	4ad2      	ldr	r2, [pc, #840]	; (8001318 <__aeabi_ddiv+0x370>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_ddiv+0x2e>
 8000fd4:	e16e      	b.n	80012b4 <__aeabi_ddiv+0x30c>
 8000fd6:	0f42      	lsrs	r2, r0, #29
 8000fd8:	00e4      	lsls	r4, r4, #3
 8000fda:	4314      	orrs	r4, r2
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	0412      	lsls	r2, r2, #16
 8000fe0:	4322      	orrs	r2, r4
 8000fe2:	4690      	mov	r8, r2
 8000fe4:	4acd      	ldr	r2, [pc, #820]	; (800131c <__aeabi_ddiv+0x374>)
 8000fe6:	00c5      	lsls	r5, r0, #3
 8000fe8:	4693      	mov	fp, r2
 8000fea:	449b      	add	fp, r3
 8000fec:	2300      	movs	r3, #0
 8000fee:	4699      	mov	r9, r3
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	033c      	lsls	r4, r7, #12
 8000ff4:	007b      	lsls	r3, r7, #1
 8000ff6:	4650      	mov	r0, sl
 8000ff8:	0b24      	lsrs	r4, r4, #12
 8000ffa:	0d5b      	lsrs	r3, r3, #21
 8000ffc:	0fff      	lsrs	r7, r7, #31
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d100      	bne.n	8001004 <__aeabi_ddiv+0x5c>
 8001002:	e11a      	b.n	800123a <__aeabi_ddiv+0x292>
 8001004:	4ac4      	ldr	r2, [pc, #784]	; (8001318 <__aeabi_ddiv+0x370>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d100      	bne.n	800100c <__aeabi_ddiv+0x64>
 800100a:	e15e      	b.n	80012ca <__aeabi_ddiv+0x322>
 800100c:	0f42      	lsrs	r2, r0, #29
 800100e:	00e4      	lsls	r4, r4, #3
 8001010:	4322      	orrs	r2, r4
 8001012:	2480      	movs	r4, #128	; 0x80
 8001014:	0424      	lsls	r4, r4, #16
 8001016:	4314      	orrs	r4, r2
 8001018:	4ac0      	ldr	r2, [pc, #768]	; (800131c <__aeabi_ddiv+0x374>)
 800101a:	00c1      	lsls	r1, r0, #3
 800101c:	4694      	mov	ip, r2
 800101e:	465a      	mov	r2, fp
 8001020:	4463      	add	r3, ip
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	469b      	mov	fp, r3
 8001026:	2000      	movs	r0, #0
 8001028:	0033      	movs	r3, r6
 800102a:	407b      	eors	r3, r7
 800102c:	469a      	mov	sl, r3
 800102e:	464b      	mov	r3, r9
 8001030:	2b0f      	cmp	r3, #15
 8001032:	d827      	bhi.n	8001084 <__aeabi_ddiv+0xdc>
 8001034:	4aba      	ldr	r2, [pc, #744]	; (8001320 <__aeabi_ddiv+0x378>)
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	58d3      	ldr	r3, [r2, r3]
 800103a:	469f      	mov	pc, r3
 800103c:	46b2      	mov	sl, r6
 800103e:	9b00      	ldr	r3, [sp, #0]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d016      	beq.n	8001072 <__aeabi_ddiv+0xca>
 8001044:	2b03      	cmp	r3, #3
 8001046:	d100      	bne.n	800104a <__aeabi_ddiv+0xa2>
 8001048:	e287      	b.n	800155a <__aeabi_ddiv+0x5b2>
 800104a:	2b01      	cmp	r3, #1
 800104c:	d000      	beq.n	8001050 <__aeabi_ddiv+0xa8>
 800104e:	e0d5      	b.n	80011fc <__aeabi_ddiv+0x254>
 8001050:	2300      	movs	r3, #0
 8001052:	2200      	movs	r2, #0
 8001054:	2500      	movs	r5, #0
 8001056:	051b      	lsls	r3, r3, #20
 8001058:	4313      	orrs	r3, r2
 800105a:	4652      	mov	r2, sl
 800105c:	07d2      	lsls	r2, r2, #31
 800105e:	4313      	orrs	r3, r2
 8001060:	0028      	movs	r0, r5
 8001062:	0019      	movs	r1, r3
 8001064:	b005      	add	sp, #20
 8001066:	bcf0      	pop	{r4, r5, r6, r7}
 8001068:	46bb      	mov	fp, r7
 800106a:	46b2      	mov	sl, r6
 800106c:	46a9      	mov	r9, r5
 800106e:	46a0      	mov	r8, r4
 8001070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001072:	2200      	movs	r2, #0
 8001074:	2500      	movs	r5, #0
 8001076:	4ba8      	ldr	r3, [pc, #672]	; (8001318 <__aeabi_ddiv+0x370>)
 8001078:	e7ed      	b.n	8001056 <__aeabi_ddiv+0xae>
 800107a:	46ba      	mov	sl, r7
 800107c:	46a0      	mov	r8, r4
 800107e:	000d      	movs	r5, r1
 8001080:	9000      	str	r0, [sp, #0]
 8001082:	e7dc      	b.n	800103e <__aeabi_ddiv+0x96>
 8001084:	4544      	cmp	r4, r8
 8001086:	d200      	bcs.n	800108a <__aeabi_ddiv+0xe2>
 8001088:	e1c4      	b.n	8001414 <__aeabi_ddiv+0x46c>
 800108a:	d100      	bne.n	800108e <__aeabi_ddiv+0xe6>
 800108c:	e1bf      	b.n	800140e <__aeabi_ddiv+0x466>
 800108e:	2301      	movs	r3, #1
 8001090:	425b      	negs	r3, r3
 8001092:	469c      	mov	ip, r3
 8001094:	002e      	movs	r6, r5
 8001096:	4640      	mov	r0, r8
 8001098:	2500      	movs	r5, #0
 800109a:	44e3      	add	fp, ip
 800109c:	0223      	lsls	r3, r4, #8
 800109e:	0e0c      	lsrs	r4, r1, #24
 80010a0:	431c      	orrs	r4, r3
 80010a2:	0c1b      	lsrs	r3, r3, #16
 80010a4:	4699      	mov	r9, r3
 80010a6:	0423      	lsls	r3, r4, #16
 80010a8:	020a      	lsls	r2, r1, #8
 80010aa:	0c1f      	lsrs	r7, r3, #16
 80010ac:	4649      	mov	r1, r9
 80010ae:	9200      	str	r2, [sp, #0]
 80010b0:	9701      	str	r7, [sp, #4]
 80010b2:	f7ff f8b5 	bl	8000220 <__aeabi_uidivmod>
 80010b6:	0002      	movs	r2, r0
 80010b8:	437a      	muls	r2, r7
 80010ba:	040b      	lsls	r3, r1, #16
 80010bc:	0c31      	lsrs	r1, r6, #16
 80010be:	4680      	mov	r8, r0
 80010c0:	4319      	orrs	r1, r3
 80010c2:	428a      	cmp	r2, r1
 80010c4:	d907      	bls.n	80010d6 <__aeabi_ddiv+0x12e>
 80010c6:	2301      	movs	r3, #1
 80010c8:	425b      	negs	r3, r3
 80010ca:	469c      	mov	ip, r3
 80010cc:	1909      	adds	r1, r1, r4
 80010ce:	44e0      	add	r8, ip
 80010d0:	428c      	cmp	r4, r1
 80010d2:	d800      	bhi.n	80010d6 <__aeabi_ddiv+0x12e>
 80010d4:	e201      	b.n	80014da <__aeabi_ddiv+0x532>
 80010d6:	1a88      	subs	r0, r1, r2
 80010d8:	4649      	mov	r1, r9
 80010da:	f7ff f8a1 	bl	8000220 <__aeabi_uidivmod>
 80010de:	9a01      	ldr	r2, [sp, #4]
 80010e0:	0436      	lsls	r6, r6, #16
 80010e2:	4342      	muls	r2, r0
 80010e4:	0409      	lsls	r1, r1, #16
 80010e6:	0c36      	lsrs	r6, r6, #16
 80010e8:	0003      	movs	r3, r0
 80010ea:	430e      	orrs	r6, r1
 80010ec:	42b2      	cmp	r2, r6
 80010ee:	d904      	bls.n	80010fa <__aeabi_ddiv+0x152>
 80010f0:	1936      	adds	r6, r6, r4
 80010f2:	3b01      	subs	r3, #1
 80010f4:	42b4      	cmp	r4, r6
 80010f6:	d800      	bhi.n	80010fa <__aeabi_ddiv+0x152>
 80010f8:	e1e9      	b.n	80014ce <__aeabi_ddiv+0x526>
 80010fa:	1ab0      	subs	r0, r6, r2
 80010fc:	4642      	mov	r2, r8
 80010fe:	9e00      	ldr	r6, [sp, #0]
 8001100:	0412      	lsls	r2, r2, #16
 8001102:	431a      	orrs	r2, r3
 8001104:	0c33      	lsrs	r3, r6, #16
 8001106:	001f      	movs	r7, r3
 8001108:	0c11      	lsrs	r1, r2, #16
 800110a:	4690      	mov	r8, r2
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	0413      	lsls	r3, r2, #16
 8001110:	0432      	lsls	r2, r6, #16
 8001112:	0c16      	lsrs	r6, r2, #16
 8001114:	0032      	movs	r2, r6
 8001116:	0c1b      	lsrs	r3, r3, #16
 8001118:	435a      	muls	r2, r3
 800111a:	9603      	str	r6, [sp, #12]
 800111c:	437b      	muls	r3, r7
 800111e:	434e      	muls	r6, r1
 8001120:	4379      	muls	r1, r7
 8001122:	0c17      	lsrs	r7, r2, #16
 8001124:	46bc      	mov	ip, r7
 8001126:	199b      	adds	r3, r3, r6
 8001128:	4463      	add	r3, ip
 800112a:	429e      	cmp	r6, r3
 800112c:	d903      	bls.n	8001136 <__aeabi_ddiv+0x18e>
 800112e:	2680      	movs	r6, #128	; 0x80
 8001130:	0276      	lsls	r6, r6, #9
 8001132:	46b4      	mov	ip, r6
 8001134:	4461      	add	r1, ip
 8001136:	0c1e      	lsrs	r6, r3, #16
 8001138:	1871      	adds	r1, r6, r1
 800113a:	0416      	lsls	r6, r2, #16
 800113c:	041b      	lsls	r3, r3, #16
 800113e:	0c36      	lsrs	r6, r6, #16
 8001140:	199e      	adds	r6, r3, r6
 8001142:	4288      	cmp	r0, r1
 8001144:	d302      	bcc.n	800114c <__aeabi_ddiv+0x1a4>
 8001146:	d112      	bne.n	800116e <__aeabi_ddiv+0x1c6>
 8001148:	42b5      	cmp	r5, r6
 800114a:	d210      	bcs.n	800116e <__aeabi_ddiv+0x1c6>
 800114c:	4643      	mov	r3, r8
 800114e:	1e5a      	subs	r2, r3, #1
 8001150:	9b00      	ldr	r3, [sp, #0]
 8001152:	469c      	mov	ip, r3
 8001154:	4465      	add	r5, ip
 8001156:	001f      	movs	r7, r3
 8001158:	429d      	cmp	r5, r3
 800115a:	419b      	sbcs	r3, r3
 800115c:	425b      	negs	r3, r3
 800115e:	191b      	adds	r3, r3, r4
 8001160:	18c0      	adds	r0, r0, r3
 8001162:	4284      	cmp	r4, r0
 8001164:	d200      	bcs.n	8001168 <__aeabi_ddiv+0x1c0>
 8001166:	e19e      	b.n	80014a6 <__aeabi_ddiv+0x4fe>
 8001168:	d100      	bne.n	800116c <__aeabi_ddiv+0x1c4>
 800116a:	e199      	b.n	80014a0 <__aeabi_ddiv+0x4f8>
 800116c:	4690      	mov	r8, r2
 800116e:	1bae      	subs	r6, r5, r6
 8001170:	42b5      	cmp	r5, r6
 8001172:	41ad      	sbcs	r5, r5
 8001174:	1a40      	subs	r0, r0, r1
 8001176:	426d      	negs	r5, r5
 8001178:	1b40      	subs	r0, r0, r5
 800117a:	4284      	cmp	r4, r0
 800117c:	d100      	bne.n	8001180 <__aeabi_ddiv+0x1d8>
 800117e:	e1d2      	b.n	8001526 <__aeabi_ddiv+0x57e>
 8001180:	4649      	mov	r1, r9
 8001182:	f7ff f84d 	bl	8000220 <__aeabi_uidivmod>
 8001186:	9a01      	ldr	r2, [sp, #4]
 8001188:	040b      	lsls	r3, r1, #16
 800118a:	4342      	muls	r2, r0
 800118c:	0c31      	lsrs	r1, r6, #16
 800118e:	0005      	movs	r5, r0
 8001190:	4319      	orrs	r1, r3
 8001192:	428a      	cmp	r2, r1
 8001194:	d900      	bls.n	8001198 <__aeabi_ddiv+0x1f0>
 8001196:	e16c      	b.n	8001472 <__aeabi_ddiv+0x4ca>
 8001198:	1a88      	subs	r0, r1, r2
 800119a:	4649      	mov	r1, r9
 800119c:	f7ff f840 	bl	8000220 <__aeabi_uidivmod>
 80011a0:	9a01      	ldr	r2, [sp, #4]
 80011a2:	0436      	lsls	r6, r6, #16
 80011a4:	4342      	muls	r2, r0
 80011a6:	0409      	lsls	r1, r1, #16
 80011a8:	0c36      	lsrs	r6, r6, #16
 80011aa:	0003      	movs	r3, r0
 80011ac:	430e      	orrs	r6, r1
 80011ae:	42b2      	cmp	r2, r6
 80011b0:	d900      	bls.n	80011b4 <__aeabi_ddiv+0x20c>
 80011b2:	e153      	b.n	800145c <__aeabi_ddiv+0x4b4>
 80011b4:	9803      	ldr	r0, [sp, #12]
 80011b6:	1ab6      	subs	r6, r6, r2
 80011b8:	0002      	movs	r2, r0
 80011ba:	042d      	lsls	r5, r5, #16
 80011bc:	431d      	orrs	r5, r3
 80011be:	9f02      	ldr	r7, [sp, #8]
 80011c0:	042b      	lsls	r3, r5, #16
 80011c2:	0c1b      	lsrs	r3, r3, #16
 80011c4:	435a      	muls	r2, r3
 80011c6:	437b      	muls	r3, r7
 80011c8:	469c      	mov	ip, r3
 80011ca:	0c29      	lsrs	r1, r5, #16
 80011cc:	4348      	muls	r0, r1
 80011ce:	0c13      	lsrs	r3, r2, #16
 80011d0:	4484      	add	ip, r0
 80011d2:	4463      	add	r3, ip
 80011d4:	4379      	muls	r1, r7
 80011d6:	4298      	cmp	r0, r3
 80011d8:	d903      	bls.n	80011e2 <__aeabi_ddiv+0x23a>
 80011da:	2080      	movs	r0, #128	; 0x80
 80011dc:	0240      	lsls	r0, r0, #9
 80011de:	4684      	mov	ip, r0
 80011e0:	4461      	add	r1, ip
 80011e2:	0c18      	lsrs	r0, r3, #16
 80011e4:	0412      	lsls	r2, r2, #16
 80011e6:	041b      	lsls	r3, r3, #16
 80011e8:	0c12      	lsrs	r2, r2, #16
 80011ea:	1840      	adds	r0, r0, r1
 80011ec:	189b      	adds	r3, r3, r2
 80011ee:	4286      	cmp	r6, r0
 80011f0:	d200      	bcs.n	80011f4 <__aeabi_ddiv+0x24c>
 80011f2:	e100      	b.n	80013f6 <__aeabi_ddiv+0x44e>
 80011f4:	d100      	bne.n	80011f8 <__aeabi_ddiv+0x250>
 80011f6:	e0fb      	b.n	80013f0 <__aeabi_ddiv+0x448>
 80011f8:	2301      	movs	r3, #1
 80011fa:	431d      	orrs	r5, r3
 80011fc:	4b49      	ldr	r3, [pc, #292]	; (8001324 <__aeabi_ddiv+0x37c>)
 80011fe:	445b      	add	r3, fp
 8001200:	2b00      	cmp	r3, #0
 8001202:	dc00      	bgt.n	8001206 <__aeabi_ddiv+0x25e>
 8001204:	e0aa      	b.n	800135c <__aeabi_ddiv+0x3b4>
 8001206:	076a      	lsls	r2, r5, #29
 8001208:	d000      	beq.n	800120c <__aeabi_ddiv+0x264>
 800120a:	e13d      	b.n	8001488 <__aeabi_ddiv+0x4e0>
 800120c:	08e9      	lsrs	r1, r5, #3
 800120e:	4642      	mov	r2, r8
 8001210:	01d2      	lsls	r2, r2, #7
 8001212:	d506      	bpl.n	8001222 <__aeabi_ddiv+0x27a>
 8001214:	4642      	mov	r2, r8
 8001216:	4b44      	ldr	r3, [pc, #272]	; (8001328 <__aeabi_ddiv+0x380>)
 8001218:	401a      	ands	r2, r3
 800121a:	2380      	movs	r3, #128	; 0x80
 800121c:	4690      	mov	r8, r2
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	445b      	add	r3, fp
 8001222:	4a42      	ldr	r2, [pc, #264]	; (800132c <__aeabi_ddiv+0x384>)
 8001224:	4293      	cmp	r3, r2
 8001226:	dd00      	ble.n	800122a <__aeabi_ddiv+0x282>
 8001228:	e723      	b.n	8001072 <__aeabi_ddiv+0xca>
 800122a:	4642      	mov	r2, r8
 800122c:	055b      	lsls	r3, r3, #21
 800122e:	0755      	lsls	r5, r2, #29
 8001230:	0252      	lsls	r2, r2, #9
 8001232:	430d      	orrs	r5, r1
 8001234:	0b12      	lsrs	r2, r2, #12
 8001236:	0d5b      	lsrs	r3, r3, #21
 8001238:	e70d      	b.n	8001056 <__aeabi_ddiv+0xae>
 800123a:	4651      	mov	r1, sl
 800123c:	4321      	orrs	r1, r4
 800123e:	d100      	bne.n	8001242 <__aeabi_ddiv+0x29a>
 8001240:	e07c      	b.n	800133c <__aeabi_ddiv+0x394>
 8001242:	2c00      	cmp	r4, #0
 8001244:	d100      	bne.n	8001248 <__aeabi_ddiv+0x2a0>
 8001246:	e0fb      	b.n	8001440 <__aeabi_ddiv+0x498>
 8001248:	0020      	movs	r0, r4
 800124a:	f001 f987 	bl	800255c <__clzsi2>
 800124e:	0002      	movs	r2, r0
 8001250:	3a0b      	subs	r2, #11
 8001252:	231d      	movs	r3, #29
 8001254:	1a9b      	subs	r3, r3, r2
 8001256:	4652      	mov	r2, sl
 8001258:	0001      	movs	r1, r0
 800125a:	40da      	lsrs	r2, r3
 800125c:	4653      	mov	r3, sl
 800125e:	3908      	subs	r1, #8
 8001260:	408b      	lsls	r3, r1
 8001262:	408c      	lsls	r4, r1
 8001264:	0019      	movs	r1, r3
 8001266:	4314      	orrs	r4, r2
 8001268:	4b31      	ldr	r3, [pc, #196]	; (8001330 <__aeabi_ddiv+0x388>)
 800126a:	4458      	add	r0, fp
 800126c:	469b      	mov	fp, r3
 800126e:	4483      	add	fp, r0
 8001270:	2000      	movs	r0, #0
 8001272:	e6d9      	b.n	8001028 <__aeabi_ddiv+0x80>
 8001274:	0003      	movs	r3, r0
 8001276:	4323      	orrs	r3, r4
 8001278:	4698      	mov	r8, r3
 800127a:	d044      	beq.n	8001306 <__aeabi_ddiv+0x35e>
 800127c:	2c00      	cmp	r4, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_ddiv+0x2da>
 8001280:	e0cf      	b.n	8001422 <__aeabi_ddiv+0x47a>
 8001282:	0020      	movs	r0, r4
 8001284:	f001 f96a 	bl	800255c <__clzsi2>
 8001288:	0001      	movs	r1, r0
 800128a:	0002      	movs	r2, r0
 800128c:	390b      	subs	r1, #11
 800128e:	231d      	movs	r3, #29
 8001290:	1a5b      	subs	r3, r3, r1
 8001292:	4649      	mov	r1, r9
 8001294:	0010      	movs	r0, r2
 8001296:	40d9      	lsrs	r1, r3
 8001298:	3808      	subs	r0, #8
 800129a:	4084      	lsls	r4, r0
 800129c:	000b      	movs	r3, r1
 800129e:	464d      	mov	r5, r9
 80012a0:	4323      	orrs	r3, r4
 80012a2:	4698      	mov	r8, r3
 80012a4:	4085      	lsls	r5, r0
 80012a6:	4b23      	ldr	r3, [pc, #140]	; (8001334 <__aeabi_ddiv+0x38c>)
 80012a8:	1a9b      	subs	r3, r3, r2
 80012aa:	469b      	mov	fp, r3
 80012ac:	2300      	movs	r3, #0
 80012ae:	4699      	mov	r9, r3
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	e69e      	b.n	8000ff2 <__aeabi_ddiv+0x4a>
 80012b4:	0002      	movs	r2, r0
 80012b6:	4322      	orrs	r2, r4
 80012b8:	4690      	mov	r8, r2
 80012ba:	d11d      	bne.n	80012f8 <__aeabi_ddiv+0x350>
 80012bc:	2208      	movs	r2, #8
 80012be:	469b      	mov	fp, r3
 80012c0:	2302      	movs	r3, #2
 80012c2:	2500      	movs	r5, #0
 80012c4:	4691      	mov	r9, r2
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	e693      	b.n	8000ff2 <__aeabi_ddiv+0x4a>
 80012ca:	4651      	mov	r1, sl
 80012cc:	4321      	orrs	r1, r4
 80012ce:	d109      	bne.n	80012e4 <__aeabi_ddiv+0x33c>
 80012d0:	2302      	movs	r3, #2
 80012d2:	464a      	mov	r2, r9
 80012d4:	431a      	orrs	r2, r3
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <__aeabi_ddiv+0x390>)
 80012d8:	4691      	mov	r9, r2
 80012da:	469c      	mov	ip, r3
 80012dc:	2400      	movs	r4, #0
 80012de:	2002      	movs	r0, #2
 80012e0:	44e3      	add	fp, ip
 80012e2:	e6a1      	b.n	8001028 <__aeabi_ddiv+0x80>
 80012e4:	2303      	movs	r3, #3
 80012e6:	464a      	mov	r2, r9
 80012e8:	431a      	orrs	r2, r3
 80012ea:	4b13      	ldr	r3, [pc, #76]	; (8001338 <__aeabi_ddiv+0x390>)
 80012ec:	4691      	mov	r9, r2
 80012ee:	469c      	mov	ip, r3
 80012f0:	4651      	mov	r1, sl
 80012f2:	2003      	movs	r0, #3
 80012f4:	44e3      	add	fp, ip
 80012f6:	e697      	b.n	8001028 <__aeabi_ddiv+0x80>
 80012f8:	220c      	movs	r2, #12
 80012fa:	469b      	mov	fp, r3
 80012fc:	2303      	movs	r3, #3
 80012fe:	46a0      	mov	r8, r4
 8001300:	4691      	mov	r9, r2
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	e675      	b.n	8000ff2 <__aeabi_ddiv+0x4a>
 8001306:	2304      	movs	r3, #4
 8001308:	4699      	mov	r9, r3
 800130a:	2300      	movs	r3, #0
 800130c:	469b      	mov	fp, r3
 800130e:	3301      	adds	r3, #1
 8001310:	2500      	movs	r5, #0
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	e66d      	b.n	8000ff2 <__aeabi_ddiv+0x4a>
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	000007ff 	.word	0x000007ff
 800131c:	fffffc01 	.word	0xfffffc01
 8001320:	080070d8 	.word	0x080070d8
 8001324:	000003ff 	.word	0x000003ff
 8001328:	feffffff 	.word	0xfeffffff
 800132c:	000007fe 	.word	0x000007fe
 8001330:	000003f3 	.word	0x000003f3
 8001334:	fffffc0d 	.word	0xfffffc0d
 8001338:	fffff801 	.word	0xfffff801
 800133c:	464a      	mov	r2, r9
 800133e:	2301      	movs	r3, #1
 8001340:	431a      	orrs	r2, r3
 8001342:	4691      	mov	r9, r2
 8001344:	2400      	movs	r4, #0
 8001346:	2001      	movs	r0, #1
 8001348:	e66e      	b.n	8001028 <__aeabi_ddiv+0x80>
 800134a:	2300      	movs	r3, #0
 800134c:	2280      	movs	r2, #128	; 0x80
 800134e:	469a      	mov	sl, r3
 8001350:	2500      	movs	r5, #0
 8001352:	4b88      	ldr	r3, [pc, #544]	; (8001574 <__aeabi_ddiv+0x5cc>)
 8001354:	0312      	lsls	r2, r2, #12
 8001356:	e67e      	b.n	8001056 <__aeabi_ddiv+0xae>
 8001358:	2501      	movs	r5, #1
 800135a:	426d      	negs	r5, r5
 800135c:	2201      	movs	r2, #1
 800135e:	1ad2      	subs	r2, r2, r3
 8001360:	2a38      	cmp	r2, #56	; 0x38
 8001362:	dd00      	ble.n	8001366 <__aeabi_ddiv+0x3be>
 8001364:	e674      	b.n	8001050 <__aeabi_ddiv+0xa8>
 8001366:	2a1f      	cmp	r2, #31
 8001368:	dc00      	bgt.n	800136c <__aeabi_ddiv+0x3c4>
 800136a:	e0bd      	b.n	80014e8 <__aeabi_ddiv+0x540>
 800136c:	211f      	movs	r1, #31
 800136e:	4249      	negs	r1, r1
 8001370:	1acb      	subs	r3, r1, r3
 8001372:	4641      	mov	r1, r8
 8001374:	40d9      	lsrs	r1, r3
 8001376:	000b      	movs	r3, r1
 8001378:	2a20      	cmp	r2, #32
 800137a:	d004      	beq.n	8001386 <__aeabi_ddiv+0x3de>
 800137c:	4641      	mov	r1, r8
 800137e:	4a7e      	ldr	r2, [pc, #504]	; (8001578 <__aeabi_ddiv+0x5d0>)
 8001380:	445a      	add	r2, fp
 8001382:	4091      	lsls	r1, r2
 8001384:	430d      	orrs	r5, r1
 8001386:	0029      	movs	r1, r5
 8001388:	1e4a      	subs	r2, r1, #1
 800138a:	4191      	sbcs	r1, r2
 800138c:	4319      	orrs	r1, r3
 800138e:	2307      	movs	r3, #7
 8001390:	001d      	movs	r5, r3
 8001392:	2200      	movs	r2, #0
 8001394:	400d      	ands	r5, r1
 8001396:	420b      	tst	r3, r1
 8001398:	d100      	bne.n	800139c <__aeabi_ddiv+0x3f4>
 800139a:	e0d0      	b.n	800153e <__aeabi_ddiv+0x596>
 800139c:	220f      	movs	r2, #15
 800139e:	2300      	movs	r3, #0
 80013a0:	400a      	ands	r2, r1
 80013a2:	2a04      	cmp	r2, #4
 80013a4:	d100      	bne.n	80013a8 <__aeabi_ddiv+0x400>
 80013a6:	e0c7      	b.n	8001538 <__aeabi_ddiv+0x590>
 80013a8:	1d0a      	adds	r2, r1, #4
 80013aa:	428a      	cmp	r2, r1
 80013ac:	4189      	sbcs	r1, r1
 80013ae:	4249      	negs	r1, r1
 80013b0:	185b      	adds	r3, r3, r1
 80013b2:	0011      	movs	r1, r2
 80013b4:	021a      	lsls	r2, r3, #8
 80013b6:	d400      	bmi.n	80013ba <__aeabi_ddiv+0x412>
 80013b8:	e0be      	b.n	8001538 <__aeabi_ddiv+0x590>
 80013ba:	2301      	movs	r3, #1
 80013bc:	2200      	movs	r2, #0
 80013be:	2500      	movs	r5, #0
 80013c0:	e649      	b.n	8001056 <__aeabi_ddiv+0xae>
 80013c2:	2280      	movs	r2, #128	; 0x80
 80013c4:	4643      	mov	r3, r8
 80013c6:	0312      	lsls	r2, r2, #12
 80013c8:	4213      	tst	r3, r2
 80013ca:	d008      	beq.n	80013de <__aeabi_ddiv+0x436>
 80013cc:	4214      	tst	r4, r2
 80013ce:	d106      	bne.n	80013de <__aeabi_ddiv+0x436>
 80013d0:	4322      	orrs	r2, r4
 80013d2:	0312      	lsls	r2, r2, #12
 80013d4:	46ba      	mov	sl, r7
 80013d6:	000d      	movs	r5, r1
 80013d8:	4b66      	ldr	r3, [pc, #408]	; (8001574 <__aeabi_ddiv+0x5cc>)
 80013da:	0b12      	lsrs	r2, r2, #12
 80013dc:	e63b      	b.n	8001056 <__aeabi_ddiv+0xae>
 80013de:	2280      	movs	r2, #128	; 0x80
 80013e0:	4643      	mov	r3, r8
 80013e2:	0312      	lsls	r2, r2, #12
 80013e4:	431a      	orrs	r2, r3
 80013e6:	0312      	lsls	r2, r2, #12
 80013e8:	46b2      	mov	sl, r6
 80013ea:	4b62      	ldr	r3, [pc, #392]	; (8001574 <__aeabi_ddiv+0x5cc>)
 80013ec:	0b12      	lsrs	r2, r2, #12
 80013ee:	e632      	b.n	8001056 <__aeabi_ddiv+0xae>
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d100      	bne.n	80013f6 <__aeabi_ddiv+0x44e>
 80013f4:	e702      	b.n	80011fc <__aeabi_ddiv+0x254>
 80013f6:	19a6      	adds	r6, r4, r6
 80013f8:	1e6a      	subs	r2, r5, #1
 80013fa:	42a6      	cmp	r6, r4
 80013fc:	d200      	bcs.n	8001400 <__aeabi_ddiv+0x458>
 80013fe:	e089      	b.n	8001514 <__aeabi_ddiv+0x56c>
 8001400:	4286      	cmp	r6, r0
 8001402:	d200      	bcs.n	8001406 <__aeabi_ddiv+0x45e>
 8001404:	e09f      	b.n	8001546 <__aeabi_ddiv+0x59e>
 8001406:	d100      	bne.n	800140a <__aeabi_ddiv+0x462>
 8001408:	e0af      	b.n	800156a <__aeabi_ddiv+0x5c2>
 800140a:	0015      	movs	r5, r2
 800140c:	e6f4      	b.n	80011f8 <__aeabi_ddiv+0x250>
 800140e:	42a9      	cmp	r1, r5
 8001410:	d900      	bls.n	8001414 <__aeabi_ddiv+0x46c>
 8001412:	e63c      	b.n	800108e <__aeabi_ddiv+0xe6>
 8001414:	4643      	mov	r3, r8
 8001416:	07de      	lsls	r6, r3, #31
 8001418:	0858      	lsrs	r0, r3, #1
 800141a:	086b      	lsrs	r3, r5, #1
 800141c:	431e      	orrs	r6, r3
 800141e:	07ed      	lsls	r5, r5, #31
 8001420:	e63c      	b.n	800109c <__aeabi_ddiv+0xf4>
 8001422:	f001 f89b 	bl	800255c <__clzsi2>
 8001426:	0001      	movs	r1, r0
 8001428:	0002      	movs	r2, r0
 800142a:	3115      	adds	r1, #21
 800142c:	3220      	adds	r2, #32
 800142e:	291c      	cmp	r1, #28
 8001430:	dc00      	bgt.n	8001434 <__aeabi_ddiv+0x48c>
 8001432:	e72c      	b.n	800128e <__aeabi_ddiv+0x2e6>
 8001434:	464b      	mov	r3, r9
 8001436:	3808      	subs	r0, #8
 8001438:	4083      	lsls	r3, r0
 800143a:	2500      	movs	r5, #0
 800143c:	4698      	mov	r8, r3
 800143e:	e732      	b.n	80012a6 <__aeabi_ddiv+0x2fe>
 8001440:	f001 f88c 	bl	800255c <__clzsi2>
 8001444:	0003      	movs	r3, r0
 8001446:	001a      	movs	r2, r3
 8001448:	3215      	adds	r2, #21
 800144a:	3020      	adds	r0, #32
 800144c:	2a1c      	cmp	r2, #28
 800144e:	dc00      	bgt.n	8001452 <__aeabi_ddiv+0x4aa>
 8001450:	e6ff      	b.n	8001252 <__aeabi_ddiv+0x2aa>
 8001452:	4654      	mov	r4, sl
 8001454:	3b08      	subs	r3, #8
 8001456:	2100      	movs	r1, #0
 8001458:	409c      	lsls	r4, r3
 800145a:	e705      	b.n	8001268 <__aeabi_ddiv+0x2c0>
 800145c:	1936      	adds	r6, r6, r4
 800145e:	3b01      	subs	r3, #1
 8001460:	42b4      	cmp	r4, r6
 8001462:	d900      	bls.n	8001466 <__aeabi_ddiv+0x4be>
 8001464:	e6a6      	b.n	80011b4 <__aeabi_ddiv+0x20c>
 8001466:	42b2      	cmp	r2, r6
 8001468:	d800      	bhi.n	800146c <__aeabi_ddiv+0x4c4>
 800146a:	e6a3      	b.n	80011b4 <__aeabi_ddiv+0x20c>
 800146c:	1e83      	subs	r3, r0, #2
 800146e:	1936      	adds	r6, r6, r4
 8001470:	e6a0      	b.n	80011b4 <__aeabi_ddiv+0x20c>
 8001472:	1909      	adds	r1, r1, r4
 8001474:	3d01      	subs	r5, #1
 8001476:	428c      	cmp	r4, r1
 8001478:	d900      	bls.n	800147c <__aeabi_ddiv+0x4d4>
 800147a:	e68d      	b.n	8001198 <__aeabi_ddiv+0x1f0>
 800147c:	428a      	cmp	r2, r1
 800147e:	d800      	bhi.n	8001482 <__aeabi_ddiv+0x4da>
 8001480:	e68a      	b.n	8001198 <__aeabi_ddiv+0x1f0>
 8001482:	1e85      	subs	r5, r0, #2
 8001484:	1909      	adds	r1, r1, r4
 8001486:	e687      	b.n	8001198 <__aeabi_ddiv+0x1f0>
 8001488:	220f      	movs	r2, #15
 800148a:	402a      	ands	r2, r5
 800148c:	2a04      	cmp	r2, #4
 800148e:	d100      	bne.n	8001492 <__aeabi_ddiv+0x4ea>
 8001490:	e6bc      	b.n	800120c <__aeabi_ddiv+0x264>
 8001492:	1d29      	adds	r1, r5, #4
 8001494:	42a9      	cmp	r1, r5
 8001496:	41ad      	sbcs	r5, r5
 8001498:	426d      	negs	r5, r5
 800149a:	08c9      	lsrs	r1, r1, #3
 800149c:	44a8      	add	r8, r5
 800149e:	e6b6      	b.n	800120e <__aeabi_ddiv+0x266>
 80014a0:	42af      	cmp	r7, r5
 80014a2:	d900      	bls.n	80014a6 <__aeabi_ddiv+0x4fe>
 80014a4:	e662      	b.n	800116c <__aeabi_ddiv+0x1c4>
 80014a6:	4281      	cmp	r1, r0
 80014a8:	d804      	bhi.n	80014b4 <__aeabi_ddiv+0x50c>
 80014aa:	d000      	beq.n	80014ae <__aeabi_ddiv+0x506>
 80014ac:	e65e      	b.n	800116c <__aeabi_ddiv+0x1c4>
 80014ae:	42ae      	cmp	r6, r5
 80014b0:	d800      	bhi.n	80014b4 <__aeabi_ddiv+0x50c>
 80014b2:	e65b      	b.n	800116c <__aeabi_ddiv+0x1c4>
 80014b4:	2302      	movs	r3, #2
 80014b6:	425b      	negs	r3, r3
 80014b8:	469c      	mov	ip, r3
 80014ba:	9b00      	ldr	r3, [sp, #0]
 80014bc:	44e0      	add	r8, ip
 80014be:	469c      	mov	ip, r3
 80014c0:	4465      	add	r5, ip
 80014c2:	429d      	cmp	r5, r3
 80014c4:	419b      	sbcs	r3, r3
 80014c6:	425b      	negs	r3, r3
 80014c8:	191b      	adds	r3, r3, r4
 80014ca:	18c0      	adds	r0, r0, r3
 80014cc:	e64f      	b.n	800116e <__aeabi_ddiv+0x1c6>
 80014ce:	42b2      	cmp	r2, r6
 80014d0:	d800      	bhi.n	80014d4 <__aeabi_ddiv+0x52c>
 80014d2:	e612      	b.n	80010fa <__aeabi_ddiv+0x152>
 80014d4:	1e83      	subs	r3, r0, #2
 80014d6:	1936      	adds	r6, r6, r4
 80014d8:	e60f      	b.n	80010fa <__aeabi_ddiv+0x152>
 80014da:	428a      	cmp	r2, r1
 80014dc:	d800      	bhi.n	80014e0 <__aeabi_ddiv+0x538>
 80014de:	e5fa      	b.n	80010d6 <__aeabi_ddiv+0x12e>
 80014e0:	1e83      	subs	r3, r0, #2
 80014e2:	4698      	mov	r8, r3
 80014e4:	1909      	adds	r1, r1, r4
 80014e6:	e5f6      	b.n	80010d6 <__aeabi_ddiv+0x12e>
 80014e8:	4b24      	ldr	r3, [pc, #144]	; (800157c <__aeabi_ddiv+0x5d4>)
 80014ea:	0028      	movs	r0, r5
 80014ec:	445b      	add	r3, fp
 80014ee:	4641      	mov	r1, r8
 80014f0:	409d      	lsls	r5, r3
 80014f2:	4099      	lsls	r1, r3
 80014f4:	40d0      	lsrs	r0, r2
 80014f6:	1e6b      	subs	r3, r5, #1
 80014f8:	419d      	sbcs	r5, r3
 80014fa:	4643      	mov	r3, r8
 80014fc:	4301      	orrs	r1, r0
 80014fe:	4329      	orrs	r1, r5
 8001500:	40d3      	lsrs	r3, r2
 8001502:	074a      	lsls	r2, r1, #29
 8001504:	d100      	bne.n	8001508 <__aeabi_ddiv+0x560>
 8001506:	e755      	b.n	80013b4 <__aeabi_ddiv+0x40c>
 8001508:	220f      	movs	r2, #15
 800150a:	400a      	ands	r2, r1
 800150c:	2a04      	cmp	r2, #4
 800150e:	d000      	beq.n	8001512 <__aeabi_ddiv+0x56a>
 8001510:	e74a      	b.n	80013a8 <__aeabi_ddiv+0x400>
 8001512:	e74f      	b.n	80013b4 <__aeabi_ddiv+0x40c>
 8001514:	0015      	movs	r5, r2
 8001516:	4286      	cmp	r6, r0
 8001518:	d000      	beq.n	800151c <__aeabi_ddiv+0x574>
 800151a:	e66d      	b.n	80011f8 <__aeabi_ddiv+0x250>
 800151c:	9a00      	ldr	r2, [sp, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	d000      	beq.n	8001524 <__aeabi_ddiv+0x57c>
 8001522:	e669      	b.n	80011f8 <__aeabi_ddiv+0x250>
 8001524:	e66a      	b.n	80011fc <__aeabi_ddiv+0x254>
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <__aeabi_ddiv+0x5d8>)
 8001528:	445b      	add	r3, fp
 800152a:	2b00      	cmp	r3, #0
 800152c:	dc00      	bgt.n	8001530 <__aeabi_ddiv+0x588>
 800152e:	e713      	b.n	8001358 <__aeabi_ddiv+0x3b0>
 8001530:	2501      	movs	r5, #1
 8001532:	2100      	movs	r1, #0
 8001534:	44a8      	add	r8, r5
 8001536:	e66a      	b.n	800120e <__aeabi_ddiv+0x266>
 8001538:	075d      	lsls	r5, r3, #29
 800153a:	025b      	lsls	r3, r3, #9
 800153c:	0b1a      	lsrs	r2, r3, #12
 800153e:	08c9      	lsrs	r1, r1, #3
 8001540:	2300      	movs	r3, #0
 8001542:	430d      	orrs	r5, r1
 8001544:	e587      	b.n	8001056 <__aeabi_ddiv+0xae>
 8001546:	9900      	ldr	r1, [sp, #0]
 8001548:	3d02      	subs	r5, #2
 800154a:	004a      	lsls	r2, r1, #1
 800154c:	428a      	cmp	r2, r1
 800154e:	41bf      	sbcs	r7, r7
 8001550:	427f      	negs	r7, r7
 8001552:	193f      	adds	r7, r7, r4
 8001554:	19f6      	adds	r6, r6, r7
 8001556:	9200      	str	r2, [sp, #0]
 8001558:	e7dd      	b.n	8001516 <__aeabi_ddiv+0x56e>
 800155a:	2280      	movs	r2, #128	; 0x80
 800155c:	4643      	mov	r3, r8
 800155e:	0312      	lsls	r2, r2, #12
 8001560:	431a      	orrs	r2, r3
 8001562:	0312      	lsls	r2, r2, #12
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <__aeabi_ddiv+0x5cc>)
 8001566:	0b12      	lsrs	r2, r2, #12
 8001568:	e575      	b.n	8001056 <__aeabi_ddiv+0xae>
 800156a:	9900      	ldr	r1, [sp, #0]
 800156c:	4299      	cmp	r1, r3
 800156e:	d3ea      	bcc.n	8001546 <__aeabi_ddiv+0x59e>
 8001570:	0015      	movs	r5, r2
 8001572:	e7d3      	b.n	800151c <__aeabi_ddiv+0x574>
 8001574:	000007ff 	.word	0x000007ff
 8001578:	0000043e 	.word	0x0000043e
 800157c:	0000041e 	.word	0x0000041e
 8001580:	000003ff 	.word	0x000003ff

08001584 <__eqdf2>:
 8001584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001586:	464e      	mov	r6, r9
 8001588:	4645      	mov	r5, r8
 800158a:	46de      	mov	lr, fp
 800158c:	4657      	mov	r7, sl
 800158e:	4690      	mov	r8, r2
 8001590:	b5e0      	push	{r5, r6, r7, lr}
 8001592:	0017      	movs	r7, r2
 8001594:	031a      	lsls	r2, r3, #12
 8001596:	0b12      	lsrs	r2, r2, #12
 8001598:	0005      	movs	r5, r0
 800159a:	4684      	mov	ip, r0
 800159c:	4819      	ldr	r0, [pc, #100]	; (8001604 <__eqdf2+0x80>)
 800159e:	030e      	lsls	r6, r1, #12
 80015a0:	004c      	lsls	r4, r1, #1
 80015a2:	4691      	mov	r9, r2
 80015a4:	005a      	lsls	r2, r3, #1
 80015a6:	0fdb      	lsrs	r3, r3, #31
 80015a8:	469b      	mov	fp, r3
 80015aa:	0b36      	lsrs	r6, r6, #12
 80015ac:	0d64      	lsrs	r4, r4, #21
 80015ae:	0fc9      	lsrs	r1, r1, #31
 80015b0:	0d52      	lsrs	r2, r2, #21
 80015b2:	4284      	cmp	r4, r0
 80015b4:	d019      	beq.n	80015ea <__eqdf2+0x66>
 80015b6:	4282      	cmp	r2, r0
 80015b8:	d010      	beq.n	80015dc <__eqdf2+0x58>
 80015ba:	2001      	movs	r0, #1
 80015bc:	4294      	cmp	r4, r2
 80015be:	d10e      	bne.n	80015de <__eqdf2+0x5a>
 80015c0:	454e      	cmp	r6, r9
 80015c2:	d10c      	bne.n	80015de <__eqdf2+0x5a>
 80015c4:	2001      	movs	r0, #1
 80015c6:	45c4      	cmp	ip, r8
 80015c8:	d109      	bne.n	80015de <__eqdf2+0x5a>
 80015ca:	4559      	cmp	r1, fp
 80015cc:	d017      	beq.n	80015fe <__eqdf2+0x7a>
 80015ce:	2c00      	cmp	r4, #0
 80015d0:	d105      	bne.n	80015de <__eqdf2+0x5a>
 80015d2:	0030      	movs	r0, r6
 80015d4:	4328      	orrs	r0, r5
 80015d6:	1e43      	subs	r3, r0, #1
 80015d8:	4198      	sbcs	r0, r3
 80015da:	e000      	b.n	80015de <__eqdf2+0x5a>
 80015dc:	2001      	movs	r0, #1
 80015de:	bcf0      	pop	{r4, r5, r6, r7}
 80015e0:	46bb      	mov	fp, r7
 80015e2:	46b2      	mov	sl, r6
 80015e4:	46a9      	mov	r9, r5
 80015e6:	46a0      	mov	r8, r4
 80015e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015ea:	0033      	movs	r3, r6
 80015ec:	2001      	movs	r0, #1
 80015ee:	432b      	orrs	r3, r5
 80015f0:	d1f5      	bne.n	80015de <__eqdf2+0x5a>
 80015f2:	42a2      	cmp	r2, r4
 80015f4:	d1f3      	bne.n	80015de <__eqdf2+0x5a>
 80015f6:	464b      	mov	r3, r9
 80015f8:	433b      	orrs	r3, r7
 80015fa:	d1f0      	bne.n	80015de <__eqdf2+0x5a>
 80015fc:	e7e2      	b.n	80015c4 <__eqdf2+0x40>
 80015fe:	2000      	movs	r0, #0
 8001600:	e7ed      	b.n	80015de <__eqdf2+0x5a>
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	000007ff 	.word	0x000007ff

08001608 <__gedf2>:
 8001608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160a:	4647      	mov	r7, r8
 800160c:	46ce      	mov	lr, r9
 800160e:	0004      	movs	r4, r0
 8001610:	0018      	movs	r0, r3
 8001612:	0016      	movs	r6, r2
 8001614:	031b      	lsls	r3, r3, #12
 8001616:	0b1b      	lsrs	r3, r3, #12
 8001618:	4d2d      	ldr	r5, [pc, #180]	; (80016d0 <__gedf2+0xc8>)
 800161a:	004a      	lsls	r2, r1, #1
 800161c:	4699      	mov	r9, r3
 800161e:	b580      	push	{r7, lr}
 8001620:	0043      	lsls	r3, r0, #1
 8001622:	030f      	lsls	r7, r1, #12
 8001624:	46a4      	mov	ip, r4
 8001626:	46b0      	mov	r8, r6
 8001628:	0b3f      	lsrs	r7, r7, #12
 800162a:	0d52      	lsrs	r2, r2, #21
 800162c:	0fc9      	lsrs	r1, r1, #31
 800162e:	0d5b      	lsrs	r3, r3, #21
 8001630:	0fc0      	lsrs	r0, r0, #31
 8001632:	42aa      	cmp	r2, r5
 8001634:	d021      	beq.n	800167a <__gedf2+0x72>
 8001636:	42ab      	cmp	r3, r5
 8001638:	d013      	beq.n	8001662 <__gedf2+0x5a>
 800163a:	2a00      	cmp	r2, #0
 800163c:	d122      	bne.n	8001684 <__gedf2+0x7c>
 800163e:	433c      	orrs	r4, r7
 8001640:	2b00      	cmp	r3, #0
 8001642:	d102      	bne.n	800164a <__gedf2+0x42>
 8001644:	464d      	mov	r5, r9
 8001646:	432e      	orrs	r6, r5
 8001648:	d022      	beq.n	8001690 <__gedf2+0x88>
 800164a:	2c00      	cmp	r4, #0
 800164c:	d010      	beq.n	8001670 <__gedf2+0x68>
 800164e:	4281      	cmp	r1, r0
 8001650:	d022      	beq.n	8001698 <__gedf2+0x90>
 8001652:	2002      	movs	r0, #2
 8001654:	3901      	subs	r1, #1
 8001656:	4008      	ands	r0, r1
 8001658:	3801      	subs	r0, #1
 800165a:	bcc0      	pop	{r6, r7}
 800165c:	46b9      	mov	r9, r7
 800165e:	46b0      	mov	r8, r6
 8001660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001662:	464d      	mov	r5, r9
 8001664:	432e      	orrs	r6, r5
 8001666:	d129      	bne.n	80016bc <__gedf2+0xb4>
 8001668:	2a00      	cmp	r2, #0
 800166a:	d1f0      	bne.n	800164e <__gedf2+0x46>
 800166c:	433c      	orrs	r4, r7
 800166e:	d1ee      	bne.n	800164e <__gedf2+0x46>
 8001670:	2800      	cmp	r0, #0
 8001672:	d1f2      	bne.n	800165a <__gedf2+0x52>
 8001674:	2001      	movs	r0, #1
 8001676:	4240      	negs	r0, r0
 8001678:	e7ef      	b.n	800165a <__gedf2+0x52>
 800167a:	003d      	movs	r5, r7
 800167c:	4325      	orrs	r5, r4
 800167e:	d11d      	bne.n	80016bc <__gedf2+0xb4>
 8001680:	4293      	cmp	r3, r2
 8001682:	d0ee      	beq.n	8001662 <__gedf2+0x5a>
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1e2      	bne.n	800164e <__gedf2+0x46>
 8001688:	464c      	mov	r4, r9
 800168a:	4326      	orrs	r6, r4
 800168c:	d1df      	bne.n	800164e <__gedf2+0x46>
 800168e:	e7e0      	b.n	8001652 <__gedf2+0x4a>
 8001690:	2000      	movs	r0, #0
 8001692:	2c00      	cmp	r4, #0
 8001694:	d0e1      	beq.n	800165a <__gedf2+0x52>
 8001696:	e7dc      	b.n	8001652 <__gedf2+0x4a>
 8001698:	429a      	cmp	r2, r3
 800169a:	dc0a      	bgt.n	80016b2 <__gedf2+0xaa>
 800169c:	dbe8      	blt.n	8001670 <__gedf2+0x68>
 800169e:	454f      	cmp	r7, r9
 80016a0:	d8d7      	bhi.n	8001652 <__gedf2+0x4a>
 80016a2:	d00e      	beq.n	80016c2 <__gedf2+0xba>
 80016a4:	2000      	movs	r0, #0
 80016a6:	454f      	cmp	r7, r9
 80016a8:	d2d7      	bcs.n	800165a <__gedf2+0x52>
 80016aa:	2900      	cmp	r1, #0
 80016ac:	d0e2      	beq.n	8001674 <__gedf2+0x6c>
 80016ae:	0008      	movs	r0, r1
 80016b0:	e7d3      	b.n	800165a <__gedf2+0x52>
 80016b2:	4243      	negs	r3, r0
 80016b4:	4158      	adcs	r0, r3
 80016b6:	0040      	lsls	r0, r0, #1
 80016b8:	3801      	subs	r0, #1
 80016ba:	e7ce      	b.n	800165a <__gedf2+0x52>
 80016bc:	2002      	movs	r0, #2
 80016be:	4240      	negs	r0, r0
 80016c0:	e7cb      	b.n	800165a <__gedf2+0x52>
 80016c2:	45c4      	cmp	ip, r8
 80016c4:	d8c5      	bhi.n	8001652 <__gedf2+0x4a>
 80016c6:	2000      	movs	r0, #0
 80016c8:	45c4      	cmp	ip, r8
 80016ca:	d2c6      	bcs.n	800165a <__gedf2+0x52>
 80016cc:	e7ed      	b.n	80016aa <__gedf2+0xa2>
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	000007ff 	.word	0x000007ff

080016d4 <__ledf2>:
 80016d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d6:	4647      	mov	r7, r8
 80016d8:	46ce      	mov	lr, r9
 80016da:	0004      	movs	r4, r0
 80016dc:	0018      	movs	r0, r3
 80016de:	0016      	movs	r6, r2
 80016e0:	031b      	lsls	r3, r3, #12
 80016e2:	0b1b      	lsrs	r3, r3, #12
 80016e4:	4d2c      	ldr	r5, [pc, #176]	; (8001798 <__ledf2+0xc4>)
 80016e6:	004a      	lsls	r2, r1, #1
 80016e8:	4699      	mov	r9, r3
 80016ea:	b580      	push	{r7, lr}
 80016ec:	0043      	lsls	r3, r0, #1
 80016ee:	030f      	lsls	r7, r1, #12
 80016f0:	46a4      	mov	ip, r4
 80016f2:	46b0      	mov	r8, r6
 80016f4:	0b3f      	lsrs	r7, r7, #12
 80016f6:	0d52      	lsrs	r2, r2, #21
 80016f8:	0fc9      	lsrs	r1, r1, #31
 80016fa:	0d5b      	lsrs	r3, r3, #21
 80016fc:	0fc0      	lsrs	r0, r0, #31
 80016fe:	42aa      	cmp	r2, r5
 8001700:	d00d      	beq.n	800171e <__ledf2+0x4a>
 8001702:	42ab      	cmp	r3, r5
 8001704:	d010      	beq.n	8001728 <__ledf2+0x54>
 8001706:	2a00      	cmp	r2, #0
 8001708:	d127      	bne.n	800175a <__ledf2+0x86>
 800170a:	433c      	orrs	r4, r7
 800170c:	2b00      	cmp	r3, #0
 800170e:	d111      	bne.n	8001734 <__ledf2+0x60>
 8001710:	464d      	mov	r5, r9
 8001712:	432e      	orrs	r6, r5
 8001714:	d10e      	bne.n	8001734 <__ledf2+0x60>
 8001716:	2000      	movs	r0, #0
 8001718:	2c00      	cmp	r4, #0
 800171a:	d015      	beq.n	8001748 <__ledf2+0x74>
 800171c:	e00e      	b.n	800173c <__ledf2+0x68>
 800171e:	003d      	movs	r5, r7
 8001720:	4325      	orrs	r5, r4
 8001722:	d110      	bne.n	8001746 <__ledf2+0x72>
 8001724:	4293      	cmp	r3, r2
 8001726:	d118      	bne.n	800175a <__ledf2+0x86>
 8001728:	464d      	mov	r5, r9
 800172a:	432e      	orrs	r6, r5
 800172c:	d10b      	bne.n	8001746 <__ledf2+0x72>
 800172e:	2a00      	cmp	r2, #0
 8001730:	d102      	bne.n	8001738 <__ledf2+0x64>
 8001732:	433c      	orrs	r4, r7
 8001734:	2c00      	cmp	r4, #0
 8001736:	d00b      	beq.n	8001750 <__ledf2+0x7c>
 8001738:	4281      	cmp	r1, r0
 800173a:	d014      	beq.n	8001766 <__ledf2+0x92>
 800173c:	2002      	movs	r0, #2
 800173e:	3901      	subs	r1, #1
 8001740:	4008      	ands	r0, r1
 8001742:	3801      	subs	r0, #1
 8001744:	e000      	b.n	8001748 <__ledf2+0x74>
 8001746:	2002      	movs	r0, #2
 8001748:	bcc0      	pop	{r6, r7}
 800174a:	46b9      	mov	r9, r7
 800174c:	46b0      	mov	r8, r6
 800174e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001750:	2800      	cmp	r0, #0
 8001752:	d1f9      	bne.n	8001748 <__ledf2+0x74>
 8001754:	2001      	movs	r0, #1
 8001756:	4240      	negs	r0, r0
 8001758:	e7f6      	b.n	8001748 <__ledf2+0x74>
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1ec      	bne.n	8001738 <__ledf2+0x64>
 800175e:	464c      	mov	r4, r9
 8001760:	4326      	orrs	r6, r4
 8001762:	d1e9      	bne.n	8001738 <__ledf2+0x64>
 8001764:	e7ea      	b.n	800173c <__ledf2+0x68>
 8001766:	429a      	cmp	r2, r3
 8001768:	dd04      	ble.n	8001774 <__ledf2+0xa0>
 800176a:	4243      	negs	r3, r0
 800176c:	4158      	adcs	r0, r3
 800176e:	0040      	lsls	r0, r0, #1
 8001770:	3801      	subs	r0, #1
 8001772:	e7e9      	b.n	8001748 <__ledf2+0x74>
 8001774:	429a      	cmp	r2, r3
 8001776:	dbeb      	blt.n	8001750 <__ledf2+0x7c>
 8001778:	454f      	cmp	r7, r9
 800177a:	d8df      	bhi.n	800173c <__ledf2+0x68>
 800177c:	d006      	beq.n	800178c <__ledf2+0xb8>
 800177e:	2000      	movs	r0, #0
 8001780:	454f      	cmp	r7, r9
 8001782:	d2e1      	bcs.n	8001748 <__ledf2+0x74>
 8001784:	2900      	cmp	r1, #0
 8001786:	d0e5      	beq.n	8001754 <__ledf2+0x80>
 8001788:	0008      	movs	r0, r1
 800178a:	e7dd      	b.n	8001748 <__ledf2+0x74>
 800178c:	45c4      	cmp	ip, r8
 800178e:	d8d5      	bhi.n	800173c <__ledf2+0x68>
 8001790:	2000      	movs	r0, #0
 8001792:	45c4      	cmp	ip, r8
 8001794:	d2d8      	bcs.n	8001748 <__ledf2+0x74>
 8001796:	e7f5      	b.n	8001784 <__ledf2+0xb0>
 8001798:	000007ff 	.word	0x000007ff

0800179c <__aeabi_dmul>:
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	4645      	mov	r5, r8
 80017a0:	46de      	mov	lr, fp
 80017a2:	4657      	mov	r7, sl
 80017a4:	464e      	mov	r6, r9
 80017a6:	b5e0      	push	{r5, r6, r7, lr}
 80017a8:	001f      	movs	r7, r3
 80017aa:	030b      	lsls	r3, r1, #12
 80017ac:	0b1b      	lsrs	r3, r3, #12
 80017ae:	469b      	mov	fp, r3
 80017b0:	004d      	lsls	r5, r1, #1
 80017b2:	0fcb      	lsrs	r3, r1, #31
 80017b4:	0004      	movs	r4, r0
 80017b6:	4691      	mov	r9, r2
 80017b8:	4698      	mov	r8, r3
 80017ba:	b087      	sub	sp, #28
 80017bc:	0d6d      	lsrs	r5, r5, #21
 80017be:	d100      	bne.n	80017c2 <__aeabi_dmul+0x26>
 80017c0:	e1cd      	b.n	8001b5e <__aeabi_dmul+0x3c2>
 80017c2:	4bce      	ldr	r3, [pc, #824]	; (8001afc <__aeabi_dmul+0x360>)
 80017c4:	429d      	cmp	r5, r3
 80017c6:	d100      	bne.n	80017ca <__aeabi_dmul+0x2e>
 80017c8:	e1e9      	b.n	8001b9e <__aeabi_dmul+0x402>
 80017ca:	465a      	mov	r2, fp
 80017cc:	0f43      	lsrs	r3, r0, #29
 80017ce:	00d2      	lsls	r2, r2, #3
 80017d0:	4313      	orrs	r3, r2
 80017d2:	2280      	movs	r2, #128	; 0x80
 80017d4:	0412      	lsls	r2, r2, #16
 80017d6:	431a      	orrs	r2, r3
 80017d8:	00c3      	lsls	r3, r0, #3
 80017da:	469a      	mov	sl, r3
 80017dc:	4bc8      	ldr	r3, [pc, #800]	; (8001b00 <__aeabi_dmul+0x364>)
 80017de:	4693      	mov	fp, r2
 80017e0:	469c      	mov	ip, r3
 80017e2:	2300      	movs	r3, #0
 80017e4:	2600      	movs	r6, #0
 80017e6:	4465      	add	r5, ip
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	033c      	lsls	r4, r7, #12
 80017ec:	007b      	lsls	r3, r7, #1
 80017ee:	4648      	mov	r0, r9
 80017f0:	0b24      	lsrs	r4, r4, #12
 80017f2:	0d5b      	lsrs	r3, r3, #21
 80017f4:	0fff      	lsrs	r7, r7, #31
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d100      	bne.n	80017fc <__aeabi_dmul+0x60>
 80017fa:	e189      	b.n	8001b10 <__aeabi_dmul+0x374>
 80017fc:	4abf      	ldr	r2, [pc, #764]	; (8001afc <__aeabi_dmul+0x360>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d019      	beq.n	8001836 <__aeabi_dmul+0x9a>
 8001802:	0f42      	lsrs	r2, r0, #29
 8001804:	00e4      	lsls	r4, r4, #3
 8001806:	4322      	orrs	r2, r4
 8001808:	2480      	movs	r4, #128	; 0x80
 800180a:	0424      	lsls	r4, r4, #16
 800180c:	4314      	orrs	r4, r2
 800180e:	4abc      	ldr	r2, [pc, #752]	; (8001b00 <__aeabi_dmul+0x364>)
 8001810:	2100      	movs	r1, #0
 8001812:	4694      	mov	ip, r2
 8001814:	4642      	mov	r2, r8
 8001816:	4463      	add	r3, ip
 8001818:	195b      	adds	r3, r3, r5
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	9b01      	ldr	r3, [sp, #4]
 800181e:	407a      	eors	r2, r7
 8001820:	3301      	adds	r3, #1
 8001822:	00c0      	lsls	r0, r0, #3
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	9302      	str	r3, [sp, #8]
 8001828:	2e0a      	cmp	r6, #10
 800182a:	dd1c      	ble.n	8001866 <__aeabi_dmul+0xca>
 800182c:	003a      	movs	r2, r7
 800182e:	2e0b      	cmp	r6, #11
 8001830:	d05e      	beq.n	80018f0 <__aeabi_dmul+0x154>
 8001832:	4647      	mov	r7, r8
 8001834:	e056      	b.n	80018e4 <__aeabi_dmul+0x148>
 8001836:	4649      	mov	r1, r9
 8001838:	4bb0      	ldr	r3, [pc, #704]	; (8001afc <__aeabi_dmul+0x360>)
 800183a:	4321      	orrs	r1, r4
 800183c:	18eb      	adds	r3, r5, r3
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	2900      	cmp	r1, #0
 8001842:	d12a      	bne.n	800189a <__aeabi_dmul+0xfe>
 8001844:	2080      	movs	r0, #128	; 0x80
 8001846:	2202      	movs	r2, #2
 8001848:	0100      	lsls	r0, r0, #4
 800184a:	002b      	movs	r3, r5
 800184c:	4684      	mov	ip, r0
 800184e:	4316      	orrs	r6, r2
 8001850:	4642      	mov	r2, r8
 8001852:	4463      	add	r3, ip
 8001854:	407a      	eors	r2, r7
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	9302      	str	r3, [sp, #8]
 800185a:	2e0a      	cmp	r6, #10
 800185c:	dd00      	ble.n	8001860 <__aeabi_dmul+0xc4>
 800185e:	e231      	b.n	8001cc4 <__aeabi_dmul+0x528>
 8001860:	2000      	movs	r0, #0
 8001862:	2400      	movs	r4, #0
 8001864:	2102      	movs	r1, #2
 8001866:	2e02      	cmp	r6, #2
 8001868:	dc26      	bgt.n	80018b8 <__aeabi_dmul+0x11c>
 800186a:	3e01      	subs	r6, #1
 800186c:	2e01      	cmp	r6, #1
 800186e:	d852      	bhi.n	8001916 <__aeabi_dmul+0x17a>
 8001870:	2902      	cmp	r1, #2
 8001872:	d04c      	beq.n	800190e <__aeabi_dmul+0x172>
 8001874:	2901      	cmp	r1, #1
 8001876:	d000      	beq.n	800187a <__aeabi_dmul+0xde>
 8001878:	e118      	b.n	8001aac <__aeabi_dmul+0x310>
 800187a:	2300      	movs	r3, #0
 800187c:	2400      	movs	r4, #0
 800187e:	2500      	movs	r5, #0
 8001880:	051b      	lsls	r3, r3, #20
 8001882:	4323      	orrs	r3, r4
 8001884:	07d2      	lsls	r2, r2, #31
 8001886:	4313      	orrs	r3, r2
 8001888:	0028      	movs	r0, r5
 800188a:	0019      	movs	r1, r3
 800188c:	b007      	add	sp, #28
 800188e:	bcf0      	pop	{r4, r5, r6, r7}
 8001890:	46bb      	mov	fp, r7
 8001892:	46b2      	mov	sl, r6
 8001894:	46a9      	mov	r9, r5
 8001896:	46a0      	mov	r8, r4
 8001898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189a:	2180      	movs	r1, #128	; 0x80
 800189c:	2203      	movs	r2, #3
 800189e:	0109      	lsls	r1, r1, #4
 80018a0:	002b      	movs	r3, r5
 80018a2:	468c      	mov	ip, r1
 80018a4:	4316      	orrs	r6, r2
 80018a6:	4642      	mov	r2, r8
 80018a8:	4463      	add	r3, ip
 80018aa:	407a      	eors	r2, r7
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	9302      	str	r3, [sp, #8]
 80018b0:	2e0a      	cmp	r6, #10
 80018b2:	dd00      	ble.n	80018b6 <__aeabi_dmul+0x11a>
 80018b4:	e228      	b.n	8001d08 <__aeabi_dmul+0x56c>
 80018b6:	2103      	movs	r1, #3
 80018b8:	2501      	movs	r5, #1
 80018ba:	40b5      	lsls	r5, r6
 80018bc:	46ac      	mov	ip, r5
 80018be:	26a6      	movs	r6, #166	; 0xa6
 80018c0:	4663      	mov	r3, ip
 80018c2:	00f6      	lsls	r6, r6, #3
 80018c4:	4035      	ands	r5, r6
 80018c6:	4233      	tst	r3, r6
 80018c8:	d10b      	bne.n	80018e2 <__aeabi_dmul+0x146>
 80018ca:	2690      	movs	r6, #144	; 0x90
 80018cc:	00b6      	lsls	r6, r6, #2
 80018ce:	4233      	tst	r3, r6
 80018d0:	d118      	bne.n	8001904 <__aeabi_dmul+0x168>
 80018d2:	3eb9      	subs	r6, #185	; 0xb9
 80018d4:	3eff      	subs	r6, #255	; 0xff
 80018d6:	421e      	tst	r6, r3
 80018d8:	d01d      	beq.n	8001916 <__aeabi_dmul+0x17a>
 80018da:	46a3      	mov	fp, r4
 80018dc:	4682      	mov	sl, r0
 80018de:	9100      	str	r1, [sp, #0]
 80018e0:	e000      	b.n	80018e4 <__aeabi_dmul+0x148>
 80018e2:	0017      	movs	r7, r2
 80018e4:	9900      	ldr	r1, [sp, #0]
 80018e6:	003a      	movs	r2, r7
 80018e8:	2902      	cmp	r1, #2
 80018ea:	d010      	beq.n	800190e <__aeabi_dmul+0x172>
 80018ec:	465c      	mov	r4, fp
 80018ee:	4650      	mov	r0, sl
 80018f0:	2903      	cmp	r1, #3
 80018f2:	d1bf      	bne.n	8001874 <__aeabi_dmul+0xd8>
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	031b      	lsls	r3, r3, #12
 80018f8:	431c      	orrs	r4, r3
 80018fa:	0324      	lsls	r4, r4, #12
 80018fc:	0005      	movs	r5, r0
 80018fe:	4b7f      	ldr	r3, [pc, #508]	; (8001afc <__aeabi_dmul+0x360>)
 8001900:	0b24      	lsrs	r4, r4, #12
 8001902:	e7bd      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001904:	2480      	movs	r4, #128	; 0x80
 8001906:	2200      	movs	r2, #0
 8001908:	4b7c      	ldr	r3, [pc, #496]	; (8001afc <__aeabi_dmul+0x360>)
 800190a:	0324      	lsls	r4, r4, #12
 800190c:	e7b8      	b.n	8001880 <__aeabi_dmul+0xe4>
 800190e:	2400      	movs	r4, #0
 8001910:	2500      	movs	r5, #0
 8001912:	4b7a      	ldr	r3, [pc, #488]	; (8001afc <__aeabi_dmul+0x360>)
 8001914:	e7b4      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001916:	4653      	mov	r3, sl
 8001918:	041e      	lsls	r6, r3, #16
 800191a:	0c36      	lsrs	r6, r6, #16
 800191c:	0c1f      	lsrs	r7, r3, #16
 800191e:	0033      	movs	r3, r6
 8001920:	0c01      	lsrs	r1, r0, #16
 8001922:	0400      	lsls	r0, r0, #16
 8001924:	0c00      	lsrs	r0, r0, #16
 8001926:	4343      	muls	r3, r0
 8001928:	4698      	mov	r8, r3
 800192a:	0003      	movs	r3, r0
 800192c:	437b      	muls	r3, r7
 800192e:	4699      	mov	r9, r3
 8001930:	0033      	movs	r3, r6
 8001932:	434b      	muls	r3, r1
 8001934:	469c      	mov	ip, r3
 8001936:	4643      	mov	r3, r8
 8001938:	000d      	movs	r5, r1
 800193a:	0c1b      	lsrs	r3, r3, #16
 800193c:	469a      	mov	sl, r3
 800193e:	437d      	muls	r5, r7
 8001940:	44cc      	add	ip, r9
 8001942:	44d4      	add	ip, sl
 8001944:	9500      	str	r5, [sp, #0]
 8001946:	45e1      	cmp	r9, ip
 8001948:	d904      	bls.n	8001954 <__aeabi_dmul+0x1b8>
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	025b      	lsls	r3, r3, #9
 800194e:	4699      	mov	r9, r3
 8001950:	444d      	add	r5, r9
 8001952:	9500      	str	r5, [sp, #0]
 8001954:	4663      	mov	r3, ip
 8001956:	0c1b      	lsrs	r3, r3, #16
 8001958:	001d      	movs	r5, r3
 800195a:	4663      	mov	r3, ip
 800195c:	041b      	lsls	r3, r3, #16
 800195e:	469c      	mov	ip, r3
 8001960:	4643      	mov	r3, r8
 8001962:	041b      	lsls	r3, r3, #16
 8001964:	0c1b      	lsrs	r3, r3, #16
 8001966:	4698      	mov	r8, r3
 8001968:	4663      	mov	r3, ip
 800196a:	4443      	add	r3, r8
 800196c:	9303      	str	r3, [sp, #12]
 800196e:	0c23      	lsrs	r3, r4, #16
 8001970:	4698      	mov	r8, r3
 8001972:	0033      	movs	r3, r6
 8001974:	0424      	lsls	r4, r4, #16
 8001976:	0c24      	lsrs	r4, r4, #16
 8001978:	4363      	muls	r3, r4
 800197a:	469c      	mov	ip, r3
 800197c:	0023      	movs	r3, r4
 800197e:	437b      	muls	r3, r7
 8001980:	4699      	mov	r9, r3
 8001982:	4643      	mov	r3, r8
 8001984:	435e      	muls	r6, r3
 8001986:	435f      	muls	r7, r3
 8001988:	444e      	add	r6, r9
 800198a:	4663      	mov	r3, ip
 800198c:	46b2      	mov	sl, r6
 800198e:	0c1e      	lsrs	r6, r3, #16
 8001990:	4456      	add	r6, sl
 8001992:	45b1      	cmp	r9, r6
 8001994:	d903      	bls.n	800199e <__aeabi_dmul+0x202>
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	025b      	lsls	r3, r3, #9
 800199a:	4699      	mov	r9, r3
 800199c:	444f      	add	r7, r9
 800199e:	0c33      	lsrs	r3, r6, #16
 80019a0:	4699      	mov	r9, r3
 80019a2:	003b      	movs	r3, r7
 80019a4:	444b      	add	r3, r9
 80019a6:	9305      	str	r3, [sp, #20]
 80019a8:	4663      	mov	r3, ip
 80019aa:	46ac      	mov	ip, r5
 80019ac:	041f      	lsls	r7, r3, #16
 80019ae:	0c3f      	lsrs	r7, r7, #16
 80019b0:	0436      	lsls	r6, r6, #16
 80019b2:	19f6      	adds	r6, r6, r7
 80019b4:	44b4      	add	ip, r6
 80019b6:	4663      	mov	r3, ip
 80019b8:	9304      	str	r3, [sp, #16]
 80019ba:	465b      	mov	r3, fp
 80019bc:	0c1b      	lsrs	r3, r3, #16
 80019be:	469c      	mov	ip, r3
 80019c0:	465b      	mov	r3, fp
 80019c2:	041f      	lsls	r7, r3, #16
 80019c4:	0c3f      	lsrs	r7, r7, #16
 80019c6:	003b      	movs	r3, r7
 80019c8:	4343      	muls	r3, r0
 80019ca:	4699      	mov	r9, r3
 80019cc:	4663      	mov	r3, ip
 80019ce:	4343      	muls	r3, r0
 80019d0:	469a      	mov	sl, r3
 80019d2:	464b      	mov	r3, r9
 80019d4:	4660      	mov	r0, ip
 80019d6:	0c1b      	lsrs	r3, r3, #16
 80019d8:	469b      	mov	fp, r3
 80019da:	4348      	muls	r0, r1
 80019dc:	4379      	muls	r1, r7
 80019de:	4451      	add	r1, sl
 80019e0:	4459      	add	r1, fp
 80019e2:	458a      	cmp	sl, r1
 80019e4:	d903      	bls.n	80019ee <__aeabi_dmul+0x252>
 80019e6:	2380      	movs	r3, #128	; 0x80
 80019e8:	025b      	lsls	r3, r3, #9
 80019ea:	469a      	mov	sl, r3
 80019ec:	4450      	add	r0, sl
 80019ee:	0c0b      	lsrs	r3, r1, #16
 80019f0:	469a      	mov	sl, r3
 80019f2:	464b      	mov	r3, r9
 80019f4:	041b      	lsls	r3, r3, #16
 80019f6:	0c1b      	lsrs	r3, r3, #16
 80019f8:	4699      	mov	r9, r3
 80019fa:	003b      	movs	r3, r7
 80019fc:	4363      	muls	r3, r4
 80019fe:	0409      	lsls	r1, r1, #16
 8001a00:	4645      	mov	r5, r8
 8001a02:	4449      	add	r1, r9
 8001a04:	4699      	mov	r9, r3
 8001a06:	4663      	mov	r3, ip
 8001a08:	435c      	muls	r4, r3
 8001a0a:	436b      	muls	r3, r5
 8001a0c:	469c      	mov	ip, r3
 8001a0e:	464b      	mov	r3, r9
 8001a10:	0c1b      	lsrs	r3, r3, #16
 8001a12:	4698      	mov	r8, r3
 8001a14:	436f      	muls	r7, r5
 8001a16:	193f      	adds	r7, r7, r4
 8001a18:	4447      	add	r7, r8
 8001a1a:	4450      	add	r0, sl
 8001a1c:	42bc      	cmp	r4, r7
 8001a1e:	d903      	bls.n	8001a28 <__aeabi_dmul+0x28c>
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	025b      	lsls	r3, r3, #9
 8001a24:	4698      	mov	r8, r3
 8001a26:	44c4      	add	ip, r8
 8001a28:	9b04      	ldr	r3, [sp, #16]
 8001a2a:	9d00      	ldr	r5, [sp, #0]
 8001a2c:	4698      	mov	r8, r3
 8001a2e:	4445      	add	r5, r8
 8001a30:	42b5      	cmp	r5, r6
 8001a32:	41b6      	sbcs	r6, r6
 8001a34:	4273      	negs	r3, r6
 8001a36:	4698      	mov	r8, r3
 8001a38:	464b      	mov	r3, r9
 8001a3a:	041e      	lsls	r6, r3, #16
 8001a3c:	9b05      	ldr	r3, [sp, #20]
 8001a3e:	043c      	lsls	r4, r7, #16
 8001a40:	4699      	mov	r9, r3
 8001a42:	0c36      	lsrs	r6, r6, #16
 8001a44:	19a4      	adds	r4, r4, r6
 8001a46:	444c      	add	r4, r9
 8001a48:	46a1      	mov	r9, r4
 8001a4a:	4683      	mov	fp, r0
 8001a4c:	186e      	adds	r6, r5, r1
 8001a4e:	44c1      	add	r9, r8
 8001a50:	428e      	cmp	r6, r1
 8001a52:	4189      	sbcs	r1, r1
 8001a54:	44cb      	add	fp, r9
 8001a56:	465d      	mov	r5, fp
 8001a58:	4249      	negs	r1, r1
 8001a5a:	186d      	adds	r5, r5, r1
 8001a5c:	429c      	cmp	r4, r3
 8001a5e:	41a4      	sbcs	r4, r4
 8001a60:	45c1      	cmp	r9, r8
 8001a62:	419b      	sbcs	r3, r3
 8001a64:	4583      	cmp	fp, r0
 8001a66:	4180      	sbcs	r0, r0
 8001a68:	428d      	cmp	r5, r1
 8001a6a:	4189      	sbcs	r1, r1
 8001a6c:	425b      	negs	r3, r3
 8001a6e:	4264      	negs	r4, r4
 8001a70:	431c      	orrs	r4, r3
 8001a72:	4240      	negs	r0, r0
 8001a74:	9b03      	ldr	r3, [sp, #12]
 8001a76:	4249      	negs	r1, r1
 8001a78:	4301      	orrs	r1, r0
 8001a7a:	0270      	lsls	r0, r6, #9
 8001a7c:	0c3f      	lsrs	r7, r7, #16
 8001a7e:	4318      	orrs	r0, r3
 8001a80:	19e4      	adds	r4, r4, r7
 8001a82:	1e47      	subs	r7, r0, #1
 8001a84:	41b8      	sbcs	r0, r7
 8001a86:	1864      	adds	r4, r4, r1
 8001a88:	4464      	add	r4, ip
 8001a8a:	0df6      	lsrs	r6, r6, #23
 8001a8c:	0261      	lsls	r1, r4, #9
 8001a8e:	4330      	orrs	r0, r6
 8001a90:	0dec      	lsrs	r4, r5, #23
 8001a92:	026e      	lsls	r6, r5, #9
 8001a94:	430c      	orrs	r4, r1
 8001a96:	4330      	orrs	r0, r6
 8001a98:	01c9      	lsls	r1, r1, #7
 8001a9a:	d400      	bmi.n	8001a9e <__aeabi_dmul+0x302>
 8001a9c:	e0f1      	b.n	8001c82 <__aeabi_dmul+0x4e6>
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	0843      	lsrs	r3, r0, #1
 8001aa2:	4001      	ands	r1, r0
 8001aa4:	430b      	orrs	r3, r1
 8001aa6:	07e0      	lsls	r0, r4, #31
 8001aa8:	4318      	orrs	r0, r3
 8001aaa:	0864      	lsrs	r4, r4, #1
 8001aac:	4915      	ldr	r1, [pc, #84]	; (8001b04 <__aeabi_dmul+0x368>)
 8001aae:	9b02      	ldr	r3, [sp, #8]
 8001ab0:	468c      	mov	ip, r1
 8001ab2:	4463      	add	r3, ip
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	dc00      	bgt.n	8001aba <__aeabi_dmul+0x31e>
 8001ab8:	e097      	b.n	8001bea <__aeabi_dmul+0x44e>
 8001aba:	0741      	lsls	r1, r0, #29
 8001abc:	d009      	beq.n	8001ad2 <__aeabi_dmul+0x336>
 8001abe:	210f      	movs	r1, #15
 8001ac0:	4001      	ands	r1, r0
 8001ac2:	2904      	cmp	r1, #4
 8001ac4:	d005      	beq.n	8001ad2 <__aeabi_dmul+0x336>
 8001ac6:	1d01      	adds	r1, r0, #4
 8001ac8:	4281      	cmp	r1, r0
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1824      	adds	r4, r4, r0
 8001ad0:	0008      	movs	r0, r1
 8001ad2:	01e1      	lsls	r1, r4, #7
 8001ad4:	d506      	bpl.n	8001ae4 <__aeabi_dmul+0x348>
 8001ad6:	2180      	movs	r1, #128	; 0x80
 8001ad8:	00c9      	lsls	r1, r1, #3
 8001ada:	468c      	mov	ip, r1
 8001adc:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <__aeabi_dmul+0x36c>)
 8001ade:	401c      	ands	r4, r3
 8001ae0:	9b02      	ldr	r3, [sp, #8]
 8001ae2:	4463      	add	r3, ip
 8001ae4:	4909      	ldr	r1, [pc, #36]	; (8001b0c <__aeabi_dmul+0x370>)
 8001ae6:	428b      	cmp	r3, r1
 8001ae8:	dd00      	ble.n	8001aec <__aeabi_dmul+0x350>
 8001aea:	e710      	b.n	800190e <__aeabi_dmul+0x172>
 8001aec:	0761      	lsls	r1, r4, #29
 8001aee:	08c5      	lsrs	r5, r0, #3
 8001af0:	0264      	lsls	r4, r4, #9
 8001af2:	055b      	lsls	r3, r3, #21
 8001af4:	430d      	orrs	r5, r1
 8001af6:	0b24      	lsrs	r4, r4, #12
 8001af8:	0d5b      	lsrs	r3, r3, #21
 8001afa:	e6c1      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001afc:	000007ff 	.word	0x000007ff
 8001b00:	fffffc01 	.word	0xfffffc01
 8001b04:	000003ff 	.word	0x000003ff
 8001b08:	feffffff 	.word	0xfeffffff
 8001b0c:	000007fe 	.word	0x000007fe
 8001b10:	464b      	mov	r3, r9
 8001b12:	4323      	orrs	r3, r4
 8001b14:	d059      	beq.n	8001bca <__aeabi_dmul+0x42e>
 8001b16:	2c00      	cmp	r4, #0
 8001b18:	d100      	bne.n	8001b1c <__aeabi_dmul+0x380>
 8001b1a:	e0a3      	b.n	8001c64 <__aeabi_dmul+0x4c8>
 8001b1c:	0020      	movs	r0, r4
 8001b1e:	f000 fd1d 	bl	800255c <__clzsi2>
 8001b22:	0001      	movs	r1, r0
 8001b24:	0003      	movs	r3, r0
 8001b26:	390b      	subs	r1, #11
 8001b28:	221d      	movs	r2, #29
 8001b2a:	1a52      	subs	r2, r2, r1
 8001b2c:	4649      	mov	r1, r9
 8001b2e:	0018      	movs	r0, r3
 8001b30:	40d1      	lsrs	r1, r2
 8001b32:	464a      	mov	r2, r9
 8001b34:	3808      	subs	r0, #8
 8001b36:	4082      	lsls	r2, r0
 8001b38:	4084      	lsls	r4, r0
 8001b3a:	0010      	movs	r0, r2
 8001b3c:	430c      	orrs	r4, r1
 8001b3e:	4a74      	ldr	r2, [pc, #464]	; (8001d10 <__aeabi_dmul+0x574>)
 8001b40:	1aeb      	subs	r3, r5, r3
 8001b42:	4694      	mov	ip, r2
 8001b44:	4642      	mov	r2, r8
 8001b46:	4463      	add	r3, ip
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	9b01      	ldr	r3, [sp, #4]
 8001b4c:	407a      	eors	r2, r7
 8001b4e:	3301      	adds	r3, #1
 8001b50:	2100      	movs	r1, #0
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	2e0a      	cmp	r6, #10
 8001b58:	dd00      	ble.n	8001b5c <__aeabi_dmul+0x3c0>
 8001b5a:	e667      	b.n	800182c <__aeabi_dmul+0x90>
 8001b5c:	e683      	b.n	8001866 <__aeabi_dmul+0xca>
 8001b5e:	465b      	mov	r3, fp
 8001b60:	4303      	orrs	r3, r0
 8001b62:	469a      	mov	sl, r3
 8001b64:	d02a      	beq.n	8001bbc <__aeabi_dmul+0x420>
 8001b66:	465b      	mov	r3, fp
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d06d      	beq.n	8001c48 <__aeabi_dmul+0x4ac>
 8001b6c:	4658      	mov	r0, fp
 8001b6e:	f000 fcf5 	bl	800255c <__clzsi2>
 8001b72:	0001      	movs	r1, r0
 8001b74:	0003      	movs	r3, r0
 8001b76:	390b      	subs	r1, #11
 8001b78:	221d      	movs	r2, #29
 8001b7a:	1a52      	subs	r2, r2, r1
 8001b7c:	0021      	movs	r1, r4
 8001b7e:	0018      	movs	r0, r3
 8001b80:	465d      	mov	r5, fp
 8001b82:	40d1      	lsrs	r1, r2
 8001b84:	3808      	subs	r0, #8
 8001b86:	4085      	lsls	r5, r0
 8001b88:	000a      	movs	r2, r1
 8001b8a:	4084      	lsls	r4, r0
 8001b8c:	432a      	orrs	r2, r5
 8001b8e:	4693      	mov	fp, r2
 8001b90:	46a2      	mov	sl, r4
 8001b92:	4d5f      	ldr	r5, [pc, #380]	; (8001d10 <__aeabi_dmul+0x574>)
 8001b94:	2600      	movs	r6, #0
 8001b96:	1aed      	subs	r5, r5, r3
 8001b98:	2300      	movs	r3, #0
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	e625      	b.n	80017ea <__aeabi_dmul+0x4e>
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	4303      	orrs	r3, r0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	d105      	bne.n	8001bb2 <__aeabi_dmul+0x416>
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	469b      	mov	fp, r3
 8001baa:	3302      	adds	r3, #2
 8001bac:	2608      	movs	r6, #8
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	e61b      	b.n	80017ea <__aeabi_dmul+0x4e>
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	4682      	mov	sl, r0
 8001bb6:	260c      	movs	r6, #12
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	e616      	b.n	80017ea <__aeabi_dmul+0x4e>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	2604      	movs	r6, #4
 8001bc4:	2500      	movs	r5, #0
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	e60f      	b.n	80017ea <__aeabi_dmul+0x4e>
 8001bca:	4642      	mov	r2, r8
 8001bcc:	3301      	adds	r3, #1
 8001bce:	9501      	str	r5, [sp, #4]
 8001bd0:	431e      	orrs	r6, r3
 8001bd2:	9b01      	ldr	r3, [sp, #4]
 8001bd4:	407a      	eors	r2, r7
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	2400      	movs	r4, #0
 8001bda:	2000      	movs	r0, #0
 8001bdc:	2101      	movs	r1, #1
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	2e0a      	cmp	r6, #10
 8001be4:	dd00      	ble.n	8001be8 <__aeabi_dmul+0x44c>
 8001be6:	e621      	b.n	800182c <__aeabi_dmul+0x90>
 8001be8:	e63d      	b.n	8001866 <__aeabi_dmul+0xca>
 8001bea:	2101      	movs	r1, #1
 8001bec:	1ac9      	subs	r1, r1, r3
 8001bee:	2938      	cmp	r1, #56	; 0x38
 8001bf0:	dd00      	ble.n	8001bf4 <__aeabi_dmul+0x458>
 8001bf2:	e642      	b.n	800187a <__aeabi_dmul+0xde>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd47      	ble.n	8001c88 <__aeabi_dmul+0x4ec>
 8001bf8:	261f      	movs	r6, #31
 8001bfa:	0025      	movs	r5, r4
 8001bfc:	4276      	negs	r6, r6
 8001bfe:	1af3      	subs	r3, r6, r3
 8001c00:	40dd      	lsrs	r5, r3
 8001c02:	002b      	movs	r3, r5
 8001c04:	2920      	cmp	r1, #32
 8001c06:	d005      	beq.n	8001c14 <__aeabi_dmul+0x478>
 8001c08:	4942      	ldr	r1, [pc, #264]	; (8001d14 <__aeabi_dmul+0x578>)
 8001c0a:	9d02      	ldr	r5, [sp, #8]
 8001c0c:	468c      	mov	ip, r1
 8001c0e:	4465      	add	r5, ip
 8001c10:	40ac      	lsls	r4, r5
 8001c12:	4320      	orrs	r0, r4
 8001c14:	1e41      	subs	r1, r0, #1
 8001c16:	4188      	sbcs	r0, r1
 8001c18:	4318      	orrs	r0, r3
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	001d      	movs	r5, r3
 8001c1e:	2400      	movs	r4, #0
 8001c20:	4005      	ands	r5, r0
 8001c22:	4203      	tst	r3, r0
 8001c24:	d04a      	beq.n	8001cbc <__aeabi_dmul+0x520>
 8001c26:	230f      	movs	r3, #15
 8001c28:	2400      	movs	r4, #0
 8001c2a:	4003      	ands	r3, r0
 8001c2c:	2b04      	cmp	r3, #4
 8001c2e:	d042      	beq.n	8001cb6 <__aeabi_dmul+0x51a>
 8001c30:	1d03      	adds	r3, r0, #4
 8001c32:	4283      	cmp	r3, r0
 8001c34:	4180      	sbcs	r0, r0
 8001c36:	4240      	negs	r0, r0
 8001c38:	1824      	adds	r4, r4, r0
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	0223      	lsls	r3, r4, #8
 8001c3e:	d53a      	bpl.n	8001cb6 <__aeabi_dmul+0x51a>
 8001c40:	2301      	movs	r3, #1
 8001c42:	2400      	movs	r4, #0
 8001c44:	2500      	movs	r5, #0
 8001c46:	e61b      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001c48:	f000 fc88 	bl	800255c <__clzsi2>
 8001c4c:	0001      	movs	r1, r0
 8001c4e:	0003      	movs	r3, r0
 8001c50:	3115      	adds	r1, #21
 8001c52:	3320      	adds	r3, #32
 8001c54:	291c      	cmp	r1, #28
 8001c56:	dd8f      	ble.n	8001b78 <__aeabi_dmul+0x3dc>
 8001c58:	3808      	subs	r0, #8
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	4084      	lsls	r4, r0
 8001c5e:	4692      	mov	sl, r2
 8001c60:	46a3      	mov	fp, r4
 8001c62:	e796      	b.n	8001b92 <__aeabi_dmul+0x3f6>
 8001c64:	f000 fc7a 	bl	800255c <__clzsi2>
 8001c68:	0001      	movs	r1, r0
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	3115      	adds	r1, #21
 8001c6e:	3320      	adds	r3, #32
 8001c70:	291c      	cmp	r1, #28
 8001c72:	dc00      	bgt.n	8001c76 <__aeabi_dmul+0x4da>
 8001c74:	e758      	b.n	8001b28 <__aeabi_dmul+0x38c>
 8001c76:	0002      	movs	r2, r0
 8001c78:	464c      	mov	r4, r9
 8001c7a:	3a08      	subs	r2, #8
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	4094      	lsls	r4, r2
 8001c80:	e75d      	b.n	8001b3e <__aeabi_dmul+0x3a2>
 8001c82:	9b01      	ldr	r3, [sp, #4]
 8001c84:	9302      	str	r3, [sp, #8]
 8001c86:	e711      	b.n	8001aac <__aeabi_dmul+0x310>
 8001c88:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <__aeabi_dmul+0x57c>)
 8001c8a:	0026      	movs	r6, r4
 8001c8c:	469c      	mov	ip, r3
 8001c8e:	0003      	movs	r3, r0
 8001c90:	9d02      	ldr	r5, [sp, #8]
 8001c92:	40cb      	lsrs	r3, r1
 8001c94:	4465      	add	r5, ip
 8001c96:	40ae      	lsls	r6, r5
 8001c98:	431e      	orrs	r6, r3
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	40ab      	lsls	r3, r5
 8001c9e:	1e58      	subs	r0, r3, #1
 8001ca0:	4183      	sbcs	r3, r0
 8001ca2:	0030      	movs	r0, r6
 8001ca4:	4318      	orrs	r0, r3
 8001ca6:	40cc      	lsrs	r4, r1
 8001ca8:	0743      	lsls	r3, r0, #29
 8001caa:	d0c7      	beq.n	8001c3c <__aeabi_dmul+0x4a0>
 8001cac:	230f      	movs	r3, #15
 8001cae:	4003      	ands	r3, r0
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d1bd      	bne.n	8001c30 <__aeabi_dmul+0x494>
 8001cb4:	e7c2      	b.n	8001c3c <__aeabi_dmul+0x4a0>
 8001cb6:	0765      	lsls	r5, r4, #29
 8001cb8:	0264      	lsls	r4, r4, #9
 8001cba:	0b24      	lsrs	r4, r4, #12
 8001cbc:	08c0      	lsrs	r0, r0, #3
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	4305      	orrs	r5, r0
 8001cc2:	e5dd      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001cc4:	2500      	movs	r5, #0
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	2e0f      	cmp	r6, #15
 8001cca:	d10c      	bne.n	8001ce6 <__aeabi_dmul+0x54a>
 8001ccc:	2480      	movs	r4, #128	; 0x80
 8001cce:	465b      	mov	r3, fp
 8001cd0:	0324      	lsls	r4, r4, #12
 8001cd2:	4223      	tst	r3, r4
 8001cd4:	d00e      	beq.n	8001cf4 <__aeabi_dmul+0x558>
 8001cd6:	4221      	tst	r1, r4
 8001cd8:	d10c      	bne.n	8001cf4 <__aeabi_dmul+0x558>
 8001cda:	430c      	orrs	r4, r1
 8001cdc:	0324      	lsls	r4, r4, #12
 8001cde:	003a      	movs	r2, r7
 8001ce0:	4b0e      	ldr	r3, [pc, #56]	; (8001d1c <__aeabi_dmul+0x580>)
 8001ce2:	0b24      	lsrs	r4, r4, #12
 8001ce4:	e5cc      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001ce6:	2e0b      	cmp	r6, #11
 8001ce8:	d000      	beq.n	8001cec <__aeabi_dmul+0x550>
 8001cea:	e5a2      	b.n	8001832 <__aeabi_dmul+0x96>
 8001cec:	468b      	mov	fp, r1
 8001cee:	46aa      	mov	sl, r5
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	e5f7      	b.n	80018e4 <__aeabi_dmul+0x148>
 8001cf4:	2480      	movs	r4, #128	; 0x80
 8001cf6:	465b      	mov	r3, fp
 8001cf8:	0324      	lsls	r4, r4, #12
 8001cfa:	431c      	orrs	r4, r3
 8001cfc:	0324      	lsls	r4, r4, #12
 8001cfe:	4642      	mov	r2, r8
 8001d00:	4655      	mov	r5, sl
 8001d02:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <__aeabi_dmul+0x580>)
 8001d04:	0b24      	lsrs	r4, r4, #12
 8001d06:	e5bb      	b.n	8001880 <__aeabi_dmul+0xe4>
 8001d08:	464d      	mov	r5, r9
 8001d0a:	0021      	movs	r1, r4
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e7db      	b.n	8001cc8 <__aeabi_dmul+0x52c>
 8001d10:	fffffc0d 	.word	0xfffffc0d
 8001d14:	0000043e 	.word	0x0000043e
 8001d18:	0000041e 	.word	0x0000041e
 8001d1c:	000007ff 	.word	0x000007ff

08001d20 <__aeabi_dsub>:
 8001d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d22:	4657      	mov	r7, sl
 8001d24:	464e      	mov	r6, r9
 8001d26:	4645      	mov	r5, r8
 8001d28:	46de      	mov	lr, fp
 8001d2a:	b5e0      	push	{r5, r6, r7, lr}
 8001d2c:	000d      	movs	r5, r1
 8001d2e:	0004      	movs	r4, r0
 8001d30:	0019      	movs	r1, r3
 8001d32:	0010      	movs	r0, r2
 8001d34:	032b      	lsls	r3, r5, #12
 8001d36:	0a5b      	lsrs	r3, r3, #9
 8001d38:	0f62      	lsrs	r2, r4, #29
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	00e3      	lsls	r3, r4, #3
 8001d3e:	030c      	lsls	r4, r1, #12
 8001d40:	0a64      	lsrs	r4, r4, #9
 8001d42:	0f47      	lsrs	r7, r0, #29
 8001d44:	4327      	orrs	r7, r4
 8001d46:	4cd0      	ldr	r4, [pc, #832]	; (8002088 <__aeabi_dsub+0x368>)
 8001d48:	006e      	lsls	r6, r5, #1
 8001d4a:	4691      	mov	r9, r2
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	004a      	lsls	r2, r1, #1
 8001d50:	00c0      	lsls	r0, r0, #3
 8001d52:	4698      	mov	r8, r3
 8001d54:	46a2      	mov	sl, r4
 8001d56:	0d76      	lsrs	r6, r6, #21
 8001d58:	0fed      	lsrs	r5, r5, #31
 8001d5a:	0d52      	lsrs	r2, r2, #21
 8001d5c:	0fc9      	lsrs	r1, r1, #31
 8001d5e:	9001      	str	r0, [sp, #4]
 8001d60:	42a2      	cmp	r2, r4
 8001d62:	d100      	bne.n	8001d66 <__aeabi_dsub+0x46>
 8001d64:	e0b9      	b.n	8001eda <__aeabi_dsub+0x1ba>
 8001d66:	2401      	movs	r4, #1
 8001d68:	4061      	eors	r1, r4
 8001d6a:	468b      	mov	fp, r1
 8001d6c:	428d      	cmp	r5, r1
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x52>
 8001d70:	e08d      	b.n	8001e8e <__aeabi_dsub+0x16e>
 8001d72:	1ab4      	subs	r4, r6, r2
 8001d74:	46a4      	mov	ip, r4
 8001d76:	2c00      	cmp	r4, #0
 8001d78:	dc00      	bgt.n	8001d7c <__aeabi_dsub+0x5c>
 8001d7a:	e0b7      	b.n	8001eec <__aeabi_dsub+0x1cc>
 8001d7c:	2a00      	cmp	r2, #0
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x62>
 8001d80:	e0cb      	b.n	8001f1a <__aeabi_dsub+0x1fa>
 8001d82:	4ac1      	ldr	r2, [pc, #772]	; (8002088 <__aeabi_dsub+0x368>)
 8001d84:	4296      	cmp	r6, r2
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x6a>
 8001d88:	e186      	b.n	8002098 <__aeabi_dsub+0x378>
 8001d8a:	2280      	movs	r2, #128	; 0x80
 8001d8c:	0412      	lsls	r2, r2, #16
 8001d8e:	4317      	orrs	r7, r2
 8001d90:	4662      	mov	r2, ip
 8001d92:	2a38      	cmp	r2, #56	; 0x38
 8001d94:	dd00      	ble.n	8001d98 <__aeabi_dsub+0x78>
 8001d96:	e1a4      	b.n	80020e2 <__aeabi_dsub+0x3c2>
 8001d98:	2a1f      	cmp	r2, #31
 8001d9a:	dd00      	ble.n	8001d9e <__aeabi_dsub+0x7e>
 8001d9c:	e21d      	b.n	80021da <__aeabi_dsub+0x4ba>
 8001d9e:	4661      	mov	r1, ip
 8001da0:	2220      	movs	r2, #32
 8001da2:	003c      	movs	r4, r7
 8001da4:	1a52      	subs	r2, r2, r1
 8001da6:	0001      	movs	r1, r0
 8001da8:	4090      	lsls	r0, r2
 8001daa:	4094      	lsls	r4, r2
 8001dac:	1e42      	subs	r2, r0, #1
 8001dae:	4190      	sbcs	r0, r2
 8001db0:	4662      	mov	r2, ip
 8001db2:	46a0      	mov	r8, r4
 8001db4:	4664      	mov	r4, ip
 8001db6:	40d7      	lsrs	r7, r2
 8001db8:	464a      	mov	r2, r9
 8001dba:	40e1      	lsrs	r1, r4
 8001dbc:	4644      	mov	r4, r8
 8001dbe:	1bd2      	subs	r2, r2, r7
 8001dc0:	4691      	mov	r9, r2
 8001dc2:	430c      	orrs	r4, r1
 8001dc4:	4304      	orrs	r4, r0
 8001dc6:	1b1c      	subs	r4, r3, r4
 8001dc8:	42a3      	cmp	r3, r4
 8001dca:	4192      	sbcs	r2, r2
 8001dcc:	464b      	mov	r3, r9
 8001dce:	4252      	negs	r2, r2
 8001dd0:	1a9b      	subs	r3, r3, r2
 8001dd2:	469a      	mov	sl, r3
 8001dd4:	4653      	mov	r3, sl
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	d400      	bmi.n	8001ddc <__aeabi_dsub+0xbc>
 8001dda:	e12b      	b.n	8002034 <__aeabi_dsub+0x314>
 8001ddc:	4653      	mov	r3, sl
 8001dde:	025a      	lsls	r2, r3, #9
 8001de0:	0a53      	lsrs	r3, r2, #9
 8001de2:	469a      	mov	sl, r3
 8001de4:	4653      	mov	r3, sl
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0xcc>
 8001dea:	e166      	b.n	80020ba <__aeabi_dsub+0x39a>
 8001dec:	4650      	mov	r0, sl
 8001dee:	f000 fbb5 	bl	800255c <__clzsi2>
 8001df2:	0003      	movs	r3, r0
 8001df4:	3b08      	subs	r3, #8
 8001df6:	2220      	movs	r2, #32
 8001df8:	0020      	movs	r0, r4
 8001dfa:	1ad2      	subs	r2, r2, r3
 8001dfc:	4651      	mov	r1, sl
 8001dfe:	40d0      	lsrs	r0, r2
 8001e00:	4099      	lsls	r1, r3
 8001e02:	0002      	movs	r2, r0
 8001e04:	409c      	lsls	r4, r3
 8001e06:	430a      	orrs	r2, r1
 8001e08:	429e      	cmp	r6, r3
 8001e0a:	dd00      	ble.n	8001e0e <__aeabi_dsub+0xee>
 8001e0c:	e164      	b.n	80020d8 <__aeabi_dsub+0x3b8>
 8001e0e:	1b9b      	subs	r3, r3, r6
 8001e10:	1c59      	adds	r1, r3, #1
 8001e12:	291f      	cmp	r1, #31
 8001e14:	dd00      	ble.n	8001e18 <__aeabi_dsub+0xf8>
 8001e16:	e0fe      	b.n	8002016 <__aeabi_dsub+0x2f6>
 8001e18:	2320      	movs	r3, #32
 8001e1a:	0010      	movs	r0, r2
 8001e1c:	0026      	movs	r6, r4
 8001e1e:	1a5b      	subs	r3, r3, r1
 8001e20:	409c      	lsls	r4, r3
 8001e22:	4098      	lsls	r0, r3
 8001e24:	40ce      	lsrs	r6, r1
 8001e26:	40ca      	lsrs	r2, r1
 8001e28:	1e63      	subs	r3, r4, #1
 8001e2a:	419c      	sbcs	r4, r3
 8001e2c:	4330      	orrs	r0, r6
 8001e2e:	4692      	mov	sl, r2
 8001e30:	2600      	movs	r6, #0
 8001e32:	4304      	orrs	r4, r0
 8001e34:	0763      	lsls	r3, r4, #29
 8001e36:	d009      	beq.n	8001e4c <__aeabi_dsub+0x12c>
 8001e38:	230f      	movs	r3, #15
 8001e3a:	4023      	ands	r3, r4
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d005      	beq.n	8001e4c <__aeabi_dsub+0x12c>
 8001e40:	1d23      	adds	r3, r4, #4
 8001e42:	42a3      	cmp	r3, r4
 8001e44:	41a4      	sbcs	r4, r4
 8001e46:	4264      	negs	r4, r4
 8001e48:	44a2      	add	sl, r4
 8001e4a:	001c      	movs	r4, r3
 8001e4c:	4653      	mov	r3, sl
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	d400      	bmi.n	8001e54 <__aeabi_dsub+0x134>
 8001e52:	e0f2      	b.n	800203a <__aeabi_dsub+0x31a>
 8001e54:	4b8c      	ldr	r3, [pc, #560]	; (8002088 <__aeabi_dsub+0x368>)
 8001e56:	3601      	adds	r6, #1
 8001e58:	429e      	cmp	r6, r3
 8001e5a:	d100      	bne.n	8001e5e <__aeabi_dsub+0x13e>
 8001e5c:	e10f      	b.n	800207e <__aeabi_dsub+0x35e>
 8001e5e:	4653      	mov	r3, sl
 8001e60:	498a      	ldr	r1, [pc, #552]	; (800208c <__aeabi_dsub+0x36c>)
 8001e62:	08e4      	lsrs	r4, r4, #3
 8001e64:	400b      	ands	r3, r1
 8001e66:	0019      	movs	r1, r3
 8001e68:	075b      	lsls	r3, r3, #29
 8001e6a:	4323      	orrs	r3, r4
 8001e6c:	0572      	lsls	r2, r6, #21
 8001e6e:	024c      	lsls	r4, r1, #9
 8001e70:	0b24      	lsrs	r4, r4, #12
 8001e72:	0d52      	lsrs	r2, r2, #21
 8001e74:	0512      	lsls	r2, r2, #20
 8001e76:	4322      	orrs	r2, r4
 8001e78:	07ed      	lsls	r5, r5, #31
 8001e7a:	432a      	orrs	r2, r5
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	0011      	movs	r1, r2
 8001e80:	b003      	add	sp, #12
 8001e82:	bcf0      	pop	{r4, r5, r6, r7}
 8001e84:	46bb      	mov	fp, r7
 8001e86:	46b2      	mov	sl, r6
 8001e88:	46a9      	mov	r9, r5
 8001e8a:	46a0      	mov	r8, r4
 8001e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e8e:	1ab4      	subs	r4, r6, r2
 8001e90:	46a4      	mov	ip, r4
 8001e92:	2c00      	cmp	r4, #0
 8001e94:	dd59      	ble.n	8001f4a <__aeabi_dsub+0x22a>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x17c>
 8001e9a:	e0b0      	b.n	8001ffe <__aeabi_dsub+0x2de>
 8001e9c:	4556      	cmp	r6, sl
 8001e9e:	d100      	bne.n	8001ea2 <__aeabi_dsub+0x182>
 8001ea0:	e0fa      	b.n	8002098 <__aeabi_dsub+0x378>
 8001ea2:	2280      	movs	r2, #128	; 0x80
 8001ea4:	0412      	lsls	r2, r2, #16
 8001ea6:	4317      	orrs	r7, r2
 8001ea8:	4662      	mov	r2, ip
 8001eaa:	2a38      	cmp	r2, #56	; 0x38
 8001eac:	dd00      	ble.n	8001eb0 <__aeabi_dsub+0x190>
 8001eae:	e0d4      	b.n	800205a <__aeabi_dsub+0x33a>
 8001eb0:	2a1f      	cmp	r2, #31
 8001eb2:	dc00      	bgt.n	8001eb6 <__aeabi_dsub+0x196>
 8001eb4:	e1c0      	b.n	8002238 <__aeabi_dsub+0x518>
 8001eb6:	0039      	movs	r1, r7
 8001eb8:	3a20      	subs	r2, #32
 8001eba:	40d1      	lsrs	r1, r2
 8001ebc:	4662      	mov	r2, ip
 8001ebe:	2a20      	cmp	r2, #32
 8001ec0:	d006      	beq.n	8001ed0 <__aeabi_dsub+0x1b0>
 8001ec2:	4664      	mov	r4, ip
 8001ec4:	2240      	movs	r2, #64	; 0x40
 8001ec6:	1b12      	subs	r2, r2, r4
 8001ec8:	003c      	movs	r4, r7
 8001eca:	4094      	lsls	r4, r2
 8001ecc:	4304      	orrs	r4, r0
 8001ece:	9401      	str	r4, [sp, #4]
 8001ed0:	9c01      	ldr	r4, [sp, #4]
 8001ed2:	1e62      	subs	r2, r4, #1
 8001ed4:	4194      	sbcs	r4, r2
 8001ed6:	430c      	orrs	r4, r1
 8001ed8:	e0c3      	b.n	8002062 <__aeabi_dsub+0x342>
 8001eda:	003c      	movs	r4, r7
 8001edc:	4304      	orrs	r4, r0
 8001ede:	d02b      	beq.n	8001f38 <__aeabi_dsub+0x218>
 8001ee0:	468b      	mov	fp, r1
 8001ee2:	428d      	cmp	r5, r1
 8001ee4:	d02e      	beq.n	8001f44 <__aeabi_dsub+0x224>
 8001ee6:	4c6a      	ldr	r4, [pc, #424]	; (8002090 <__aeabi_dsub+0x370>)
 8001ee8:	46a4      	mov	ip, r4
 8001eea:	44b4      	add	ip, r6
 8001eec:	4664      	mov	r4, ip
 8001eee:	2c00      	cmp	r4, #0
 8001ef0:	d05f      	beq.n	8001fb2 <__aeabi_dsub+0x292>
 8001ef2:	1b94      	subs	r4, r2, r6
 8001ef4:	46a4      	mov	ip, r4
 8001ef6:	2e00      	cmp	r6, #0
 8001ef8:	d000      	beq.n	8001efc <__aeabi_dsub+0x1dc>
 8001efa:	e120      	b.n	800213e <__aeabi_dsub+0x41e>
 8001efc:	464c      	mov	r4, r9
 8001efe:	431c      	orrs	r4, r3
 8001f00:	d100      	bne.n	8001f04 <__aeabi_dsub+0x1e4>
 8001f02:	e1c7      	b.n	8002294 <__aeabi_dsub+0x574>
 8001f04:	4661      	mov	r1, ip
 8001f06:	1e4c      	subs	r4, r1, #1
 8001f08:	2901      	cmp	r1, #1
 8001f0a:	d100      	bne.n	8001f0e <__aeabi_dsub+0x1ee>
 8001f0c:	e223      	b.n	8002356 <__aeabi_dsub+0x636>
 8001f0e:	4d5e      	ldr	r5, [pc, #376]	; (8002088 <__aeabi_dsub+0x368>)
 8001f10:	45ac      	cmp	ip, r5
 8001f12:	d100      	bne.n	8001f16 <__aeabi_dsub+0x1f6>
 8001f14:	e1d8      	b.n	80022c8 <__aeabi_dsub+0x5a8>
 8001f16:	46a4      	mov	ip, r4
 8001f18:	e11a      	b.n	8002150 <__aeabi_dsub+0x430>
 8001f1a:	003a      	movs	r2, r7
 8001f1c:	4302      	orrs	r2, r0
 8001f1e:	d100      	bne.n	8001f22 <__aeabi_dsub+0x202>
 8001f20:	e0e4      	b.n	80020ec <__aeabi_dsub+0x3cc>
 8001f22:	0022      	movs	r2, r4
 8001f24:	3a01      	subs	r2, #1
 8001f26:	2c01      	cmp	r4, #1
 8001f28:	d100      	bne.n	8001f2c <__aeabi_dsub+0x20c>
 8001f2a:	e1c3      	b.n	80022b4 <__aeabi_dsub+0x594>
 8001f2c:	4956      	ldr	r1, [pc, #344]	; (8002088 <__aeabi_dsub+0x368>)
 8001f2e:	428c      	cmp	r4, r1
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x214>
 8001f32:	e0b1      	b.n	8002098 <__aeabi_dsub+0x378>
 8001f34:	4694      	mov	ip, r2
 8001f36:	e72b      	b.n	8001d90 <__aeabi_dsub+0x70>
 8001f38:	2401      	movs	r4, #1
 8001f3a:	4061      	eors	r1, r4
 8001f3c:	468b      	mov	fp, r1
 8001f3e:	428d      	cmp	r5, r1
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dsub+0x224>
 8001f42:	e716      	b.n	8001d72 <__aeabi_dsub+0x52>
 8001f44:	4952      	ldr	r1, [pc, #328]	; (8002090 <__aeabi_dsub+0x370>)
 8001f46:	468c      	mov	ip, r1
 8001f48:	44b4      	add	ip, r6
 8001f4a:	4664      	mov	r4, ip
 8001f4c:	2c00      	cmp	r4, #0
 8001f4e:	d100      	bne.n	8001f52 <__aeabi_dsub+0x232>
 8001f50:	e0d3      	b.n	80020fa <__aeabi_dsub+0x3da>
 8001f52:	1b91      	subs	r1, r2, r6
 8001f54:	468c      	mov	ip, r1
 8001f56:	2e00      	cmp	r6, #0
 8001f58:	d100      	bne.n	8001f5c <__aeabi_dsub+0x23c>
 8001f5a:	e15e      	b.n	800221a <__aeabi_dsub+0x4fa>
 8001f5c:	494a      	ldr	r1, [pc, #296]	; (8002088 <__aeabi_dsub+0x368>)
 8001f5e:	428a      	cmp	r2, r1
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x244>
 8001f62:	e1be      	b.n	80022e2 <__aeabi_dsub+0x5c2>
 8001f64:	2180      	movs	r1, #128	; 0x80
 8001f66:	464c      	mov	r4, r9
 8001f68:	0409      	lsls	r1, r1, #16
 8001f6a:	430c      	orrs	r4, r1
 8001f6c:	46a1      	mov	r9, r4
 8001f6e:	4661      	mov	r1, ip
 8001f70:	2938      	cmp	r1, #56	; 0x38
 8001f72:	dd00      	ble.n	8001f76 <__aeabi_dsub+0x256>
 8001f74:	e1ba      	b.n	80022ec <__aeabi_dsub+0x5cc>
 8001f76:	291f      	cmp	r1, #31
 8001f78:	dd00      	ble.n	8001f7c <__aeabi_dsub+0x25c>
 8001f7a:	e227      	b.n	80023cc <__aeabi_dsub+0x6ac>
 8001f7c:	2420      	movs	r4, #32
 8001f7e:	1a64      	subs	r4, r4, r1
 8001f80:	4649      	mov	r1, r9
 8001f82:	40a1      	lsls	r1, r4
 8001f84:	001e      	movs	r6, r3
 8001f86:	4688      	mov	r8, r1
 8001f88:	4661      	mov	r1, ip
 8001f8a:	40a3      	lsls	r3, r4
 8001f8c:	40ce      	lsrs	r6, r1
 8001f8e:	4641      	mov	r1, r8
 8001f90:	1e5c      	subs	r4, r3, #1
 8001f92:	41a3      	sbcs	r3, r4
 8001f94:	4331      	orrs	r1, r6
 8001f96:	4319      	orrs	r1, r3
 8001f98:	000c      	movs	r4, r1
 8001f9a:	4663      	mov	r3, ip
 8001f9c:	4649      	mov	r1, r9
 8001f9e:	40d9      	lsrs	r1, r3
 8001fa0:	187f      	adds	r7, r7, r1
 8001fa2:	1824      	adds	r4, r4, r0
 8001fa4:	4284      	cmp	r4, r0
 8001fa6:	419b      	sbcs	r3, r3
 8001fa8:	425b      	negs	r3, r3
 8001faa:	469a      	mov	sl, r3
 8001fac:	0016      	movs	r6, r2
 8001fae:	44ba      	add	sl, r7
 8001fb0:	e05d      	b.n	800206e <__aeabi_dsub+0x34e>
 8001fb2:	4c38      	ldr	r4, [pc, #224]	; (8002094 <__aeabi_dsub+0x374>)
 8001fb4:	1c72      	adds	r2, r6, #1
 8001fb6:	4222      	tst	r2, r4
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_dsub+0x29c>
 8001fba:	e0df      	b.n	800217c <__aeabi_dsub+0x45c>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	2e00      	cmp	r6, #0
 8001fc2:	d000      	beq.n	8001fc6 <__aeabi_dsub+0x2a6>
 8001fc4:	e15c      	b.n	8002280 <__aeabi_dsub+0x560>
 8001fc6:	2a00      	cmp	r2, #0
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x2ac>
 8001fca:	e1cf      	b.n	800236c <__aeabi_dsub+0x64c>
 8001fcc:	003a      	movs	r2, r7
 8001fce:	4302      	orrs	r2, r0
 8001fd0:	d100      	bne.n	8001fd4 <__aeabi_dsub+0x2b4>
 8001fd2:	e17f      	b.n	80022d4 <__aeabi_dsub+0x5b4>
 8001fd4:	1a1c      	subs	r4, r3, r0
 8001fd6:	464a      	mov	r2, r9
 8001fd8:	42a3      	cmp	r3, r4
 8001fda:	4189      	sbcs	r1, r1
 8001fdc:	1bd2      	subs	r2, r2, r7
 8001fde:	4249      	negs	r1, r1
 8001fe0:	1a52      	subs	r2, r2, r1
 8001fe2:	4692      	mov	sl, r2
 8001fe4:	0212      	lsls	r2, r2, #8
 8001fe6:	d400      	bmi.n	8001fea <__aeabi_dsub+0x2ca>
 8001fe8:	e20a      	b.n	8002400 <__aeabi_dsub+0x6e0>
 8001fea:	1ac4      	subs	r4, r0, r3
 8001fec:	42a0      	cmp	r0, r4
 8001fee:	4180      	sbcs	r0, r0
 8001ff0:	464b      	mov	r3, r9
 8001ff2:	4240      	negs	r0, r0
 8001ff4:	1aff      	subs	r7, r7, r3
 8001ff6:	1a3b      	subs	r3, r7, r0
 8001ff8:	469a      	mov	sl, r3
 8001ffa:	465d      	mov	r5, fp
 8001ffc:	e71a      	b.n	8001e34 <__aeabi_dsub+0x114>
 8001ffe:	003a      	movs	r2, r7
 8002000:	4302      	orrs	r2, r0
 8002002:	d073      	beq.n	80020ec <__aeabi_dsub+0x3cc>
 8002004:	0022      	movs	r2, r4
 8002006:	3a01      	subs	r2, #1
 8002008:	2c01      	cmp	r4, #1
 800200a:	d100      	bne.n	800200e <__aeabi_dsub+0x2ee>
 800200c:	e0cb      	b.n	80021a6 <__aeabi_dsub+0x486>
 800200e:	4554      	cmp	r4, sl
 8002010:	d042      	beq.n	8002098 <__aeabi_dsub+0x378>
 8002012:	4694      	mov	ip, r2
 8002014:	e748      	b.n	8001ea8 <__aeabi_dsub+0x188>
 8002016:	0010      	movs	r0, r2
 8002018:	3b1f      	subs	r3, #31
 800201a:	40d8      	lsrs	r0, r3
 800201c:	2920      	cmp	r1, #32
 800201e:	d003      	beq.n	8002028 <__aeabi_dsub+0x308>
 8002020:	2340      	movs	r3, #64	; 0x40
 8002022:	1a5b      	subs	r3, r3, r1
 8002024:	409a      	lsls	r2, r3
 8002026:	4314      	orrs	r4, r2
 8002028:	1e63      	subs	r3, r4, #1
 800202a:	419c      	sbcs	r4, r3
 800202c:	2300      	movs	r3, #0
 800202e:	2600      	movs	r6, #0
 8002030:	469a      	mov	sl, r3
 8002032:	4304      	orrs	r4, r0
 8002034:	0763      	lsls	r3, r4, #29
 8002036:	d000      	beq.n	800203a <__aeabi_dsub+0x31a>
 8002038:	e6fe      	b.n	8001e38 <__aeabi_dsub+0x118>
 800203a:	4652      	mov	r2, sl
 800203c:	08e3      	lsrs	r3, r4, #3
 800203e:	0752      	lsls	r2, r2, #29
 8002040:	4313      	orrs	r3, r2
 8002042:	4652      	mov	r2, sl
 8002044:	46b4      	mov	ip, r6
 8002046:	08d2      	lsrs	r2, r2, #3
 8002048:	490f      	ldr	r1, [pc, #60]	; (8002088 <__aeabi_dsub+0x368>)
 800204a:	458c      	cmp	ip, r1
 800204c:	d02a      	beq.n	80020a4 <__aeabi_dsub+0x384>
 800204e:	0312      	lsls	r2, r2, #12
 8002050:	0b14      	lsrs	r4, r2, #12
 8002052:	4662      	mov	r2, ip
 8002054:	0552      	lsls	r2, r2, #21
 8002056:	0d52      	lsrs	r2, r2, #21
 8002058:	e70c      	b.n	8001e74 <__aeabi_dsub+0x154>
 800205a:	003c      	movs	r4, r7
 800205c:	4304      	orrs	r4, r0
 800205e:	1e62      	subs	r2, r4, #1
 8002060:	4194      	sbcs	r4, r2
 8002062:	18e4      	adds	r4, r4, r3
 8002064:	429c      	cmp	r4, r3
 8002066:	4192      	sbcs	r2, r2
 8002068:	4252      	negs	r2, r2
 800206a:	444a      	add	r2, r9
 800206c:	4692      	mov	sl, r2
 800206e:	4653      	mov	r3, sl
 8002070:	021b      	lsls	r3, r3, #8
 8002072:	d5df      	bpl.n	8002034 <__aeabi_dsub+0x314>
 8002074:	4b04      	ldr	r3, [pc, #16]	; (8002088 <__aeabi_dsub+0x368>)
 8002076:	3601      	adds	r6, #1
 8002078:	429e      	cmp	r6, r3
 800207a:	d000      	beq.n	800207e <__aeabi_dsub+0x35e>
 800207c:	e0a0      	b.n	80021c0 <__aeabi_dsub+0x4a0>
 800207e:	0032      	movs	r2, r6
 8002080:	2400      	movs	r4, #0
 8002082:	2300      	movs	r3, #0
 8002084:	e6f6      	b.n	8001e74 <__aeabi_dsub+0x154>
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	000007ff 	.word	0x000007ff
 800208c:	ff7fffff 	.word	0xff7fffff
 8002090:	fffff801 	.word	0xfffff801
 8002094:	000007fe 	.word	0x000007fe
 8002098:	08db      	lsrs	r3, r3, #3
 800209a:	464a      	mov	r2, r9
 800209c:	0752      	lsls	r2, r2, #29
 800209e:	4313      	orrs	r3, r2
 80020a0:	464a      	mov	r2, r9
 80020a2:	08d2      	lsrs	r2, r2, #3
 80020a4:	0019      	movs	r1, r3
 80020a6:	4311      	orrs	r1, r2
 80020a8:	d100      	bne.n	80020ac <__aeabi_dsub+0x38c>
 80020aa:	e1b5      	b.n	8002418 <__aeabi_dsub+0x6f8>
 80020ac:	2480      	movs	r4, #128	; 0x80
 80020ae:	0324      	lsls	r4, r4, #12
 80020b0:	4314      	orrs	r4, r2
 80020b2:	0324      	lsls	r4, r4, #12
 80020b4:	4ad5      	ldr	r2, [pc, #852]	; (800240c <__aeabi_dsub+0x6ec>)
 80020b6:	0b24      	lsrs	r4, r4, #12
 80020b8:	e6dc      	b.n	8001e74 <__aeabi_dsub+0x154>
 80020ba:	0020      	movs	r0, r4
 80020bc:	f000 fa4e 	bl	800255c <__clzsi2>
 80020c0:	0003      	movs	r3, r0
 80020c2:	3318      	adds	r3, #24
 80020c4:	2b1f      	cmp	r3, #31
 80020c6:	dc00      	bgt.n	80020ca <__aeabi_dsub+0x3aa>
 80020c8:	e695      	b.n	8001df6 <__aeabi_dsub+0xd6>
 80020ca:	0022      	movs	r2, r4
 80020cc:	3808      	subs	r0, #8
 80020ce:	4082      	lsls	r2, r0
 80020d0:	2400      	movs	r4, #0
 80020d2:	429e      	cmp	r6, r3
 80020d4:	dc00      	bgt.n	80020d8 <__aeabi_dsub+0x3b8>
 80020d6:	e69a      	b.n	8001e0e <__aeabi_dsub+0xee>
 80020d8:	1af6      	subs	r6, r6, r3
 80020da:	4bcd      	ldr	r3, [pc, #820]	; (8002410 <__aeabi_dsub+0x6f0>)
 80020dc:	401a      	ands	r2, r3
 80020de:	4692      	mov	sl, r2
 80020e0:	e6a8      	b.n	8001e34 <__aeabi_dsub+0x114>
 80020e2:	003c      	movs	r4, r7
 80020e4:	4304      	orrs	r4, r0
 80020e6:	1e62      	subs	r2, r4, #1
 80020e8:	4194      	sbcs	r4, r2
 80020ea:	e66c      	b.n	8001dc6 <__aeabi_dsub+0xa6>
 80020ec:	464a      	mov	r2, r9
 80020ee:	08db      	lsrs	r3, r3, #3
 80020f0:	0752      	lsls	r2, r2, #29
 80020f2:	4313      	orrs	r3, r2
 80020f4:	464a      	mov	r2, r9
 80020f6:	08d2      	lsrs	r2, r2, #3
 80020f8:	e7a6      	b.n	8002048 <__aeabi_dsub+0x328>
 80020fa:	4cc6      	ldr	r4, [pc, #792]	; (8002414 <__aeabi_dsub+0x6f4>)
 80020fc:	1c72      	adds	r2, r6, #1
 80020fe:	4222      	tst	r2, r4
 8002100:	d000      	beq.n	8002104 <__aeabi_dsub+0x3e4>
 8002102:	e0ac      	b.n	800225e <__aeabi_dsub+0x53e>
 8002104:	464a      	mov	r2, r9
 8002106:	431a      	orrs	r2, r3
 8002108:	2e00      	cmp	r6, #0
 800210a:	d000      	beq.n	800210e <__aeabi_dsub+0x3ee>
 800210c:	e105      	b.n	800231a <__aeabi_dsub+0x5fa>
 800210e:	2a00      	cmp	r2, #0
 8002110:	d100      	bne.n	8002114 <__aeabi_dsub+0x3f4>
 8002112:	e156      	b.n	80023c2 <__aeabi_dsub+0x6a2>
 8002114:	003a      	movs	r2, r7
 8002116:	4302      	orrs	r2, r0
 8002118:	d100      	bne.n	800211c <__aeabi_dsub+0x3fc>
 800211a:	e0db      	b.n	80022d4 <__aeabi_dsub+0x5b4>
 800211c:	181c      	adds	r4, r3, r0
 800211e:	429c      	cmp	r4, r3
 8002120:	419b      	sbcs	r3, r3
 8002122:	444f      	add	r7, r9
 8002124:	46ba      	mov	sl, r7
 8002126:	425b      	negs	r3, r3
 8002128:	449a      	add	sl, r3
 800212a:	4653      	mov	r3, sl
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	d400      	bmi.n	8002132 <__aeabi_dsub+0x412>
 8002130:	e780      	b.n	8002034 <__aeabi_dsub+0x314>
 8002132:	4652      	mov	r2, sl
 8002134:	4bb6      	ldr	r3, [pc, #728]	; (8002410 <__aeabi_dsub+0x6f0>)
 8002136:	2601      	movs	r6, #1
 8002138:	401a      	ands	r2, r3
 800213a:	4692      	mov	sl, r2
 800213c:	e77a      	b.n	8002034 <__aeabi_dsub+0x314>
 800213e:	4cb3      	ldr	r4, [pc, #716]	; (800240c <__aeabi_dsub+0x6ec>)
 8002140:	42a2      	cmp	r2, r4
 8002142:	d100      	bne.n	8002146 <__aeabi_dsub+0x426>
 8002144:	e0c0      	b.n	80022c8 <__aeabi_dsub+0x5a8>
 8002146:	2480      	movs	r4, #128	; 0x80
 8002148:	464d      	mov	r5, r9
 800214a:	0424      	lsls	r4, r4, #16
 800214c:	4325      	orrs	r5, r4
 800214e:	46a9      	mov	r9, r5
 8002150:	4664      	mov	r4, ip
 8002152:	2c38      	cmp	r4, #56	; 0x38
 8002154:	dc53      	bgt.n	80021fe <__aeabi_dsub+0x4de>
 8002156:	4661      	mov	r1, ip
 8002158:	2c1f      	cmp	r4, #31
 800215a:	dd00      	ble.n	800215e <__aeabi_dsub+0x43e>
 800215c:	e0cd      	b.n	80022fa <__aeabi_dsub+0x5da>
 800215e:	2520      	movs	r5, #32
 8002160:	001e      	movs	r6, r3
 8002162:	1b2d      	subs	r5, r5, r4
 8002164:	464c      	mov	r4, r9
 8002166:	40ab      	lsls	r3, r5
 8002168:	40ac      	lsls	r4, r5
 800216a:	40ce      	lsrs	r6, r1
 800216c:	1e5d      	subs	r5, r3, #1
 800216e:	41ab      	sbcs	r3, r5
 8002170:	4334      	orrs	r4, r6
 8002172:	4323      	orrs	r3, r4
 8002174:	464c      	mov	r4, r9
 8002176:	40cc      	lsrs	r4, r1
 8002178:	1b3f      	subs	r7, r7, r4
 800217a:	e045      	b.n	8002208 <__aeabi_dsub+0x4e8>
 800217c:	464a      	mov	r2, r9
 800217e:	1a1c      	subs	r4, r3, r0
 8002180:	1bd1      	subs	r1, r2, r7
 8002182:	42a3      	cmp	r3, r4
 8002184:	4192      	sbcs	r2, r2
 8002186:	4252      	negs	r2, r2
 8002188:	4692      	mov	sl, r2
 800218a:	000a      	movs	r2, r1
 800218c:	4651      	mov	r1, sl
 800218e:	1a52      	subs	r2, r2, r1
 8002190:	4692      	mov	sl, r2
 8002192:	0212      	lsls	r2, r2, #8
 8002194:	d500      	bpl.n	8002198 <__aeabi_dsub+0x478>
 8002196:	e083      	b.n	80022a0 <__aeabi_dsub+0x580>
 8002198:	4653      	mov	r3, sl
 800219a:	4323      	orrs	r3, r4
 800219c:	d000      	beq.n	80021a0 <__aeabi_dsub+0x480>
 800219e:	e621      	b.n	8001de4 <__aeabi_dsub+0xc4>
 80021a0:	2200      	movs	r2, #0
 80021a2:	2500      	movs	r5, #0
 80021a4:	e753      	b.n	800204e <__aeabi_dsub+0x32e>
 80021a6:	181c      	adds	r4, r3, r0
 80021a8:	429c      	cmp	r4, r3
 80021aa:	419b      	sbcs	r3, r3
 80021ac:	444f      	add	r7, r9
 80021ae:	46ba      	mov	sl, r7
 80021b0:	425b      	negs	r3, r3
 80021b2:	449a      	add	sl, r3
 80021b4:	4653      	mov	r3, sl
 80021b6:	2601      	movs	r6, #1
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	d400      	bmi.n	80021be <__aeabi_dsub+0x49e>
 80021bc:	e73a      	b.n	8002034 <__aeabi_dsub+0x314>
 80021be:	2602      	movs	r6, #2
 80021c0:	4652      	mov	r2, sl
 80021c2:	4b93      	ldr	r3, [pc, #588]	; (8002410 <__aeabi_dsub+0x6f0>)
 80021c4:	2101      	movs	r1, #1
 80021c6:	401a      	ands	r2, r3
 80021c8:	0013      	movs	r3, r2
 80021ca:	4021      	ands	r1, r4
 80021cc:	0862      	lsrs	r2, r4, #1
 80021ce:	430a      	orrs	r2, r1
 80021d0:	07dc      	lsls	r4, r3, #31
 80021d2:	085b      	lsrs	r3, r3, #1
 80021d4:	469a      	mov	sl, r3
 80021d6:	4314      	orrs	r4, r2
 80021d8:	e62c      	b.n	8001e34 <__aeabi_dsub+0x114>
 80021da:	0039      	movs	r1, r7
 80021dc:	3a20      	subs	r2, #32
 80021de:	40d1      	lsrs	r1, r2
 80021e0:	4662      	mov	r2, ip
 80021e2:	2a20      	cmp	r2, #32
 80021e4:	d006      	beq.n	80021f4 <__aeabi_dsub+0x4d4>
 80021e6:	4664      	mov	r4, ip
 80021e8:	2240      	movs	r2, #64	; 0x40
 80021ea:	1b12      	subs	r2, r2, r4
 80021ec:	003c      	movs	r4, r7
 80021ee:	4094      	lsls	r4, r2
 80021f0:	4304      	orrs	r4, r0
 80021f2:	9401      	str	r4, [sp, #4]
 80021f4:	9c01      	ldr	r4, [sp, #4]
 80021f6:	1e62      	subs	r2, r4, #1
 80021f8:	4194      	sbcs	r4, r2
 80021fa:	430c      	orrs	r4, r1
 80021fc:	e5e3      	b.n	8001dc6 <__aeabi_dsub+0xa6>
 80021fe:	4649      	mov	r1, r9
 8002200:	4319      	orrs	r1, r3
 8002202:	000b      	movs	r3, r1
 8002204:	1e5c      	subs	r4, r3, #1
 8002206:	41a3      	sbcs	r3, r4
 8002208:	1ac4      	subs	r4, r0, r3
 800220a:	42a0      	cmp	r0, r4
 800220c:	419b      	sbcs	r3, r3
 800220e:	425b      	negs	r3, r3
 8002210:	1afb      	subs	r3, r7, r3
 8002212:	469a      	mov	sl, r3
 8002214:	465d      	mov	r5, fp
 8002216:	0016      	movs	r6, r2
 8002218:	e5dc      	b.n	8001dd4 <__aeabi_dsub+0xb4>
 800221a:	4649      	mov	r1, r9
 800221c:	4319      	orrs	r1, r3
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x502>
 8002220:	e0ae      	b.n	8002380 <__aeabi_dsub+0x660>
 8002222:	4661      	mov	r1, ip
 8002224:	4664      	mov	r4, ip
 8002226:	3901      	subs	r1, #1
 8002228:	2c01      	cmp	r4, #1
 800222a:	d100      	bne.n	800222e <__aeabi_dsub+0x50e>
 800222c:	e0e0      	b.n	80023f0 <__aeabi_dsub+0x6d0>
 800222e:	4c77      	ldr	r4, [pc, #476]	; (800240c <__aeabi_dsub+0x6ec>)
 8002230:	45a4      	cmp	ip, r4
 8002232:	d056      	beq.n	80022e2 <__aeabi_dsub+0x5c2>
 8002234:	468c      	mov	ip, r1
 8002236:	e69a      	b.n	8001f6e <__aeabi_dsub+0x24e>
 8002238:	4661      	mov	r1, ip
 800223a:	2220      	movs	r2, #32
 800223c:	003c      	movs	r4, r7
 800223e:	1a52      	subs	r2, r2, r1
 8002240:	4094      	lsls	r4, r2
 8002242:	0001      	movs	r1, r0
 8002244:	4090      	lsls	r0, r2
 8002246:	46a0      	mov	r8, r4
 8002248:	4664      	mov	r4, ip
 800224a:	1e42      	subs	r2, r0, #1
 800224c:	4190      	sbcs	r0, r2
 800224e:	4662      	mov	r2, ip
 8002250:	40e1      	lsrs	r1, r4
 8002252:	4644      	mov	r4, r8
 8002254:	40d7      	lsrs	r7, r2
 8002256:	430c      	orrs	r4, r1
 8002258:	4304      	orrs	r4, r0
 800225a:	44b9      	add	r9, r7
 800225c:	e701      	b.n	8002062 <__aeabi_dsub+0x342>
 800225e:	496b      	ldr	r1, [pc, #428]	; (800240c <__aeabi_dsub+0x6ec>)
 8002260:	428a      	cmp	r2, r1
 8002262:	d100      	bne.n	8002266 <__aeabi_dsub+0x546>
 8002264:	e70c      	b.n	8002080 <__aeabi_dsub+0x360>
 8002266:	1818      	adds	r0, r3, r0
 8002268:	4298      	cmp	r0, r3
 800226a:	419b      	sbcs	r3, r3
 800226c:	444f      	add	r7, r9
 800226e:	425b      	negs	r3, r3
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	07dc      	lsls	r4, r3, #31
 8002274:	0840      	lsrs	r0, r0, #1
 8002276:	085b      	lsrs	r3, r3, #1
 8002278:	469a      	mov	sl, r3
 800227a:	0016      	movs	r6, r2
 800227c:	4304      	orrs	r4, r0
 800227e:	e6d9      	b.n	8002034 <__aeabi_dsub+0x314>
 8002280:	2a00      	cmp	r2, #0
 8002282:	d000      	beq.n	8002286 <__aeabi_dsub+0x566>
 8002284:	e081      	b.n	800238a <__aeabi_dsub+0x66a>
 8002286:	003b      	movs	r3, r7
 8002288:	4303      	orrs	r3, r0
 800228a:	d11d      	bne.n	80022c8 <__aeabi_dsub+0x5a8>
 800228c:	2280      	movs	r2, #128	; 0x80
 800228e:	2500      	movs	r5, #0
 8002290:	0312      	lsls	r2, r2, #12
 8002292:	e70b      	b.n	80020ac <__aeabi_dsub+0x38c>
 8002294:	08c0      	lsrs	r0, r0, #3
 8002296:	077b      	lsls	r3, r7, #29
 8002298:	465d      	mov	r5, fp
 800229a:	4303      	orrs	r3, r0
 800229c:	08fa      	lsrs	r2, r7, #3
 800229e:	e6d3      	b.n	8002048 <__aeabi_dsub+0x328>
 80022a0:	1ac4      	subs	r4, r0, r3
 80022a2:	42a0      	cmp	r0, r4
 80022a4:	4180      	sbcs	r0, r0
 80022a6:	464b      	mov	r3, r9
 80022a8:	4240      	negs	r0, r0
 80022aa:	1aff      	subs	r7, r7, r3
 80022ac:	1a3b      	subs	r3, r7, r0
 80022ae:	469a      	mov	sl, r3
 80022b0:	465d      	mov	r5, fp
 80022b2:	e597      	b.n	8001de4 <__aeabi_dsub+0xc4>
 80022b4:	1a1c      	subs	r4, r3, r0
 80022b6:	464a      	mov	r2, r9
 80022b8:	42a3      	cmp	r3, r4
 80022ba:	419b      	sbcs	r3, r3
 80022bc:	1bd7      	subs	r7, r2, r7
 80022be:	425b      	negs	r3, r3
 80022c0:	1afb      	subs	r3, r7, r3
 80022c2:	469a      	mov	sl, r3
 80022c4:	2601      	movs	r6, #1
 80022c6:	e585      	b.n	8001dd4 <__aeabi_dsub+0xb4>
 80022c8:	08c0      	lsrs	r0, r0, #3
 80022ca:	077b      	lsls	r3, r7, #29
 80022cc:	465d      	mov	r5, fp
 80022ce:	4303      	orrs	r3, r0
 80022d0:	08fa      	lsrs	r2, r7, #3
 80022d2:	e6e7      	b.n	80020a4 <__aeabi_dsub+0x384>
 80022d4:	464a      	mov	r2, r9
 80022d6:	08db      	lsrs	r3, r3, #3
 80022d8:	0752      	lsls	r2, r2, #29
 80022da:	4313      	orrs	r3, r2
 80022dc:	464a      	mov	r2, r9
 80022de:	08d2      	lsrs	r2, r2, #3
 80022e0:	e6b5      	b.n	800204e <__aeabi_dsub+0x32e>
 80022e2:	08c0      	lsrs	r0, r0, #3
 80022e4:	077b      	lsls	r3, r7, #29
 80022e6:	4303      	orrs	r3, r0
 80022e8:	08fa      	lsrs	r2, r7, #3
 80022ea:	e6db      	b.n	80020a4 <__aeabi_dsub+0x384>
 80022ec:	4649      	mov	r1, r9
 80022ee:	4319      	orrs	r1, r3
 80022f0:	000b      	movs	r3, r1
 80022f2:	1e59      	subs	r1, r3, #1
 80022f4:	418b      	sbcs	r3, r1
 80022f6:	001c      	movs	r4, r3
 80022f8:	e653      	b.n	8001fa2 <__aeabi_dsub+0x282>
 80022fa:	464d      	mov	r5, r9
 80022fc:	3c20      	subs	r4, #32
 80022fe:	40e5      	lsrs	r5, r4
 8002300:	2920      	cmp	r1, #32
 8002302:	d005      	beq.n	8002310 <__aeabi_dsub+0x5f0>
 8002304:	2440      	movs	r4, #64	; 0x40
 8002306:	1a64      	subs	r4, r4, r1
 8002308:	4649      	mov	r1, r9
 800230a:	40a1      	lsls	r1, r4
 800230c:	430b      	orrs	r3, r1
 800230e:	4698      	mov	r8, r3
 8002310:	4643      	mov	r3, r8
 8002312:	1e5c      	subs	r4, r3, #1
 8002314:	41a3      	sbcs	r3, r4
 8002316:	432b      	orrs	r3, r5
 8002318:	e776      	b.n	8002208 <__aeabi_dsub+0x4e8>
 800231a:	2a00      	cmp	r2, #0
 800231c:	d0e1      	beq.n	80022e2 <__aeabi_dsub+0x5c2>
 800231e:	003a      	movs	r2, r7
 8002320:	08db      	lsrs	r3, r3, #3
 8002322:	4302      	orrs	r2, r0
 8002324:	d100      	bne.n	8002328 <__aeabi_dsub+0x608>
 8002326:	e6b8      	b.n	800209a <__aeabi_dsub+0x37a>
 8002328:	464a      	mov	r2, r9
 800232a:	0752      	lsls	r2, r2, #29
 800232c:	2480      	movs	r4, #128	; 0x80
 800232e:	4313      	orrs	r3, r2
 8002330:	464a      	mov	r2, r9
 8002332:	0324      	lsls	r4, r4, #12
 8002334:	08d2      	lsrs	r2, r2, #3
 8002336:	4222      	tst	r2, r4
 8002338:	d007      	beq.n	800234a <__aeabi_dsub+0x62a>
 800233a:	08fe      	lsrs	r6, r7, #3
 800233c:	4226      	tst	r6, r4
 800233e:	d104      	bne.n	800234a <__aeabi_dsub+0x62a>
 8002340:	465d      	mov	r5, fp
 8002342:	0032      	movs	r2, r6
 8002344:	08c3      	lsrs	r3, r0, #3
 8002346:	077f      	lsls	r7, r7, #29
 8002348:	433b      	orrs	r3, r7
 800234a:	0f59      	lsrs	r1, r3, #29
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	0749      	lsls	r1, r1, #29
 8002350:	08db      	lsrs	r3, r3, #3
 8002352:	430b      	orrs	r3, r1
 8002354:	e6a6      	b.n	80020a4 <__aeabi_dsub+0x384>
 8002356:	1ac4      	subs	r4, r0, r3
 8002358:	42a0      	cmp	r0, r4
 800235a:	4180      	sbcs	r0, r0
 800235c:	464b      	mov	r3, r9
 800235e:	4240      	negs	r0, r0
 8002360:	1aff      	subs	r7, r7, r3
 8002362:	1a3b      	subs	r3, r7, r0
 8002364:	469a      	mov	sl, r3
 8002366:	465d      	mov	r5, fp
 8002368:	2601      	movs	r6, #1
 800236a:	e533      	b.n	8001dd4 <__aeabi_dsub+0xb4>
 800236c:	003b      	movs	r3, r7
 800236e:	4303      	orrs	r3, r0
 8002370:	d100      	bne.n	8002374 <__aeabi_dsub+0x654>
 8002372:	e715      	b.n	80021a0 <__aeabi_dsub+0x480>
 8002374:	08c0      	lsrs	r0, r0, #3
 8002376:	077b      	lsls	r3, r7, #29
 8002378:	465d      	mov	r5, fp
 800237a:	4303      	orrs	r3, r0
 800237c:	08fa      	lsrs	r2, r7, #3
 800237e:	e666      	b.n	800204e <__aeabi_dsub+0x32e>
 8002380:	08c0      	lsrs	r0, r0, #3
 8002382:	077b      	lsls	r3, r7, #29
 8002384:	4303      	orrs	r3, r0
 8002386:	08fa      	lsrs	r2, r7, #3
 8002388:	e65e      	b.n	8002048 <__aeabi_dsub+0x328>
 800238a:	003a      	movs	r2, r7
 800238c:	08db      	lsrs	r3, r3, #3
 800238e:	4302      	orrs	r2, r0
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x674>
 8002392:	e682      	b.n	800209a <__aeabi_dsub+0x37a>
 8002394:	464a      	mov	r2, r9
 8002396:	0752      	lsls	r2, r2, #29
 8002398:	2480      	movs	r4, #128	; 0x80
 800239a:	4313      	orrs	r3, r2
 800239c:	464a      	mov	r2, r9
 800239e:	0324      	lsls	r4, r4, #12
 80023a0:	08d2      	lsrs	r2, r2, #3
 80023a2:	4222      	tst	r2, r4
 80023a4:	d007      	beq.n	80023b6 <__aeabi_dsub+0x696>
 80023a6:	08fe      	lsrs	r6, r7, #3
 80023a8:	4226      	tst	r6, r4
 80023aa:	d104      	bne.n	80023b6 <__aeabi_dsub+0x696>
 80023ac:	465d      	mov	r5, fp
 80023ae:	0032      	movs	r2, r6
 80023b0:	08c3      	lsrs	r3, r0, #3
 80023b2:	077f      	lsls	r7, r7, #29
 80023b4:	433b      	orrs	r3, r7
 80023b6:	0f59      	lsrs	r1, r3, #29
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	08db      	lsrs	r3, r3, #3
 80023bc:	0749      	lsls	r1, r1, #29
 80023be:	430b      	orrs	r3, r1
 80023c0:	e670      	b.n	80020a4 <__aeabi_dsub+0x384>
 80023c2:	08c0      	lsrs	r0, r0, #3
 80023c4:	077b      	lsls	r3, r7, #29
 80023c6:	4303      	orrs	r3, r0
 80023c8:	08fa      	lsrs	r2, r7, #3
 80023ca:	e640      	b.n	800204e <__aeabi_dsub+0x32e>
 80023cc:	464c      	mov	r4, r9
 80023ce:	3920      	subs	r1, #32
 80023d0:	40cc      	lsrs	r4, r1
 80023d2:	4661      	mov	r1, ip
 80023d4:	2920      	cmp	r1, #32
 80023d6:	d006      	beq.n	80023e6 <__aeabi_dsub+0x6c6>
 80023d8:	4666      	mov	r6, ip
 80023da:	2140      	movs	r1, #64	; 0x40
 80023dc:	1b89      	subs	r1, r1, r6
 80023de:	464e      	mov	r6, r9
 80023e0:	408e      	lsls	r6, r1
 80023e2:	4333      	orrs	r3, r6
 80023e4:	4698      	mov	r8, r3
 80023e6:	4643      	mov	r3, r8
 80023e8:	1e59      	subs	r1, r3, #1
 80023ea:	418b      	sbcs	r3, r1
 80023ec:	431c      	orrs	r4, r3
 80023ee:	e5d8      	b.n	8001fa2 <__aeabi_dsub+0x282>
 80023f0:	181c      	adds	r4, r3, r0
 80023f2:	4284      	cmp	r4, r0
 80023f4:	4180      	sbcs	r0, r0
 80023f6:	444f      	add	r7, r9
 80023f8:	46ba      	mov	sl, r7
 80023fa:	4240      	negs	r0, r0
 80023fc:	4482      	add	sl, r0
 80023fe:	e6d9      	b.n	80021b4 <__aeabi_dsub+0x494>
 8002400:	4653      	mov	r3, sl
 8002402:	4323      	orrs	r3, r4
 8002404:	d100      	bne.n	8002408 <__aeabi_dsub+0x6e8>
 8002406:	e6cb      	b.n	80021a0 <__aeabi_dsub+0x480>
 8002408:	e614      	b.n	8002034 <__aeabi_dsub+0x314>
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	000007ff 	.word	0x000007ff
 8002410:	ff7fffff 	.word	0xff7fffff
 8002414:	000007fe 	.word	0x000007fe
 8002418:	2300      	movs	r3, #0
 800241a:	4a01      	ldr	r2, [pc, #4]	; (8002420 <__aeabi_dsub+0x700>)
 800241c:	001c      	movs	r4, r3
 800241e:	e529      	b.n	8001e74 <__aeabi_dsub+0x154>
 8002420:	000007ff 	.word	0x000007ff

08002424 <__aeabi_dcmpun>:
 8002424:	b570      	push	{r4, r5, r6, lr}
 8002426:	0005      	movs	r5, r0
 8002428:	480c      	ldr	r0, [pc, #48]	; (800245c <__aeabi_dcmpun+0x38>)
 800242a:	031c      	lsls	r4, r3, #12
 800242c:	0016      	movs	r6, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	030a      	lsls	r2, r1, #12
 8002432:	0049      	lsls	r1, r1, #1
 8002434:	0b12      	lsrs	r2, r2, #12
 8002436:	0d49      	lsrs	r1, r1, #21
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	0d5b      	lsrs	r3, r3, #21
 800243c:	4281      	cmp	r1, r0
 800243e:	d008      	beq.n	8002452 <__aeabi_dcmpun+0x2e>
 8002440:	4a06      	ldr	r2, [pc, #24]	; (800245c <__aeabi_dcmpun+0x38>)
 8002442:	2000      	movs	r0, #0
 8002444:	4293      	cmp	r3, r2
 8002446:	d103      	bne.n	8002450 <__aeabi_dcmpun+0x2c>
 8002448:	0020      	movs	r0, r4
 800244a:	4330      	orrs	r0, r6
 800244c:	1e43      	subs	r3, r0, #1
 800244e:	4198      	sbcs	r0, r3
 8002450:	bd70      	pop	{r4, r5, r6, pc}
 8002452:	2001      	movs	r0, #1
 8002454:	432a      	orrs	r2, r5
 8002456:	d1fb      	bne.n	8002450 <__aeabi_dcmpun+0x2c>
 8002458:	e7f2      	b.n	8002440 <__aeabi_dcmpun+0x1c>
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	000007ff 	.word	0x000007ff

08002460 <__aeabi_d2iz>:
 8002460:	000a      	movs	r2, r1
 8002462:	b530      	push	{r4, r5, lr}
 8002464:	4c13      	ldr	r4, [pc, #76]	; (80024b4 <__aeabi_d2iz+0x54>)
 8002466:	0053      	lsls	r3, r2, #1
 8002468:	0309      	lsls	r1, r1, #12
 800246a:	0005      	movs	r5, r0
 800246c:	0b09      	lsrs	r1, r1, #12
 800246e:	2000      	movs	r0, #0
 8002470:	0d5b      	lsrs	r3, r3, #21
 8002472:	0fd2      	lsrs	r2, r2, #31
 8002474:	42a3      	cmp	r3, r4
 8002476:	dd04      	ble.n	8002482 <__aeabi_d2iz+0x22>
 8002478:	480f      	ldr	r0, [pc, #60]	; (80024b8 <__aeabi_d2iz+0x58>)
 800247a:	4283      	cmp	r3, r0
 800247c:	dd02      	ble.n	8002484 <__aeabi_d2iz+0x24>
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <__aeabi_d2iz+0x5c>)
 8002480:	18d0      	adds	r0, r2, r3
 8002482:	bd30      	pop	{r4, r5, pc}
 8002484:	2080      	movs	r0, #128	; 0x80
 8002486:	0340      	lsls	r0, r0, #13
 8002488:	4301      	orrs	r1, r0
 800248a:	480d      	ldr	r0, [pc, #52]	; (80024c0 <__aeabi_d2iz+0x60>)
 800248c:	1ac0      	subs	r0, r0, r3
 800248e:	281f      	cmp	r0, #31
 8002490:	dd08      	ble.n	80024a4 <__aeabi_d2iz+0x44>
 8002492:	480c      	ldr	r0, [pc, #48]	; (80024c4 <__aeabi_d2iz+0x64>)
 8002494:	1ac3      	subs	r3, r0, r3
 8002496:	40d9      	lsrs	r1, r3
 8002498:	000b      	movs	r3, r1
 800249a:	4258      	negs	r0, r3
 800249c:	2a00      	cmp	r2, #0
 800249e:	d1f0      	bne.n	8002482 <__aeabi_d2iz+0x22>
 80024a0:	0018      	movs	r0, r3
 80024a2:	e7ee      	b.n	8002482 <__aeabi_d2iz+0x22>
 80024a4:	4c08      	ldr	r4, [pc, #32]	; (80024c8 <__aeabi_d2iz+0x68>)
 80024a6:	40c5      	lsrs	r5, r0
 80024a8:	46a4      	mov	ip, r4
 80024aa:	4463      	add	r3, ip
 80024ac:	4099      	lsls	r1, r3
 80024ae:	000b      	movs	r3, r1
 80024b0:	432b      	orrs	r3, r5
 80024b2:	e7f2      	b.n	800249a <__aeabi_d2iz+0x3a>
 80024b4:	000003fe 	.word	0x000003fe
 80024b8:	0000041d 	.word	0x0000041d
 80024bc:	7fffffff 	.word	0x7fffffff
 80024c0:	00000433 	.word	0x00000433
 80024c4:	00000413 	.word	0x00000413
 80024c8:	fffffbed 	.word	0xfffffbed

080024cc <__aeabi_f2d>:
 80024cc:	b570      	push	{r4, r5, r6, lr}
 80024ce:	0242      	lsls	r2, r0, #9
 80024d0:	0043      	lsls	r3, r0, #1
 80024d2:	0fc4      	lsrs	r4, r0, #31
 80024d4:	20fe      	movs	r0, #254	; 0xfe
 80024d6:	0e1b      	lsrs	r3, r3, #24
 80024d8:	1c59      	adds	r1, r3, #1
 80024da:	0a55      	lsrs	r5, r2, #9
 80024dc:	4208      	tst	r0, r1
 80024de:	d00c      	beq.n	80024fa <__aeabi_f2d+0x2e>
 80024e0:	21e0      	movs	r1, #224	; 0xe0
 80024e2:	0089      	lsls	r1, r1, #2
 80024e4:	468c      	mov	ip, r1
 80024e6:	076d      	lsls	r5, r5, #29
 80024e8:	0b12      	lsrs	r2, r2, #12
 80024ea:	4463      	add	r3, ip
 80024ec:	051b      	lsls	r3, r3, #20
 80024ee:	4313      	orrs	r3, r2
 80024f0:	07e4      	lsls	r4, r4, #31
 80024f2:	4323      	orrs	r3, r4
 80024f4:	0028      	movs	r0, r5
 80024f6:	0019      	movs	r1, r3
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d114      	bne.n	8002528 <__aeabi_f2d+0x5c>
 80024fe:	2d00      	cmp	r5, #0
 8002500:	d01b      	beq.n	800253a <__aeabi_f2d+0x6e>
 8002502:	0028      	movs	r0, r5
 8002504:	f000 f82a 	bl	800255c <__clzsi2>
 8002508:	280a      	cmp	r0, #10
 800250a:	dc1c      	bgt.n	8002546 <__aeabi_f2d+0x7a>
 800250c:	230b      	movs	r3, #11
 800250e:	002a      	movs	r2, r5
 8002510:	1a1b      	subs	r3, r3, r0
 8002512:	40da      	lsrs	r2, r3
 8002514:	0003      	movs	r3, r0
 8002516:	3315      	adds	r3, #21
 8002518:	409d      	lsls	r5, r3
 800251a:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <__aeabi_f2d+0x88>)
 800251c:	0312      	lsls	r2, r2, #12
 800251e:	1a1b      	subs	r3, r3, r0
 8002520:	055b      	lsls	r3, r3, #21
 8002522:	0b12      	lsrs	r2, r2, #12
 8002524:	0d5b      	lsrs	r3, r3, #21
 8002526:	e7e1      	b.n	80024ec <__aeabi_f2d+0x20>
 8002528:	2d00      	cmp	r5, #0
 800252a:	d009      	beq.n	8002540 <__aeabi_f2d+0x74>
 800252c:	0b13      	lsrs	r3, r2, #12
 800252e:	2280      	movs	r2, #128	; 0x80
 8002530:	0312      	lsls	r2, r2, #12
 8002532:	431a      	orrs	r2, r3
 8002534:	076d      	lsls	r5, r5, #29
 8002536:	4b08      	ldr	r3, [pc, #32]	; (8002558 <__aeabi_f2d+0x8c>)
 8002538:	e7d8      	b.n	80024ec <__aeabi_f2d+0x20>
 800253a:	2300      	movs	r3, #0
 800253c:	2200      	movs	r2, #0
 800253e:	e7d5      	b.n	80024ec <__aeabi_f2d+0x20>
 8002540:	2200      	movs	r2, #0
 8002542:	4b05      	ldr	r3, [pc, #20]	; (8002558 <__aeabi_f2d+0x8c>)
 8002544:	e7d2      	b.n	80024ec <__aeabi_f2d+0x20>
 8002546:	0003      	movs	r3, r0
 8002548:	002a      	movs	r2, r5
 800254a:	3b0b      	subs	r3, #11
 800254c:	409a      	lsls	r2, r3
 800254e:	2500      	movs	r5, #0
 8002550:	e7e3      	b.n	800251a <__aeabi_f2d+0x4e>
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	00000389 	.word	0x00000389
 8002558:	000007ff 	.word	0x000007ff

0800255c <__clzsi2>:
 800255c:	211c      	movs	r1, #28
 800255e:	2301      	movs	r3, #1
 8002560:	041b      	lsls	r3, r3, #16
 8002562:	4298      	cmp	r0, r3
 8002564:	d301      	bcc.n	800256a <__clzsi2+0xe>
 8002566:	0c00      	lsrs	r0, r0, #16
 8002568:	3910      	subs	r1, #16
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	4298      	cmp	r0, r3
 800256e:	d301      	bcc.n	8002574 <__clzsi2+0x18>
 8002570:	0a00      	lsrs	r0, r0, #8
 8002572:	3908      	subs	r1, #8
 8002574:	091b      	lsrs	r3, r3, #4
 8002576:	4298      	cmp	r0, r3
 8002578:	d301      	bcc.n	800257e <__clzsi2+0x22>
 800257a:	0900      	lsrs	r0, r0, #4
 800257c:	3904      	subs	r1, #4
 800257e:	a202      	add	r2, pc, #8	; (adr r2, 8002588 <__clzsi2+0x2c>)
 8002580:	5c10      	ldrb	r0, [r2, r0]
 8002582:	1840      	adds	r0, r0, r1
 8002584:	4770      	bx	lr
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	02020304 	.word	0x02020304
 800258c:	01010101 	.word	0x01010101
	...

08002598 <LCD_SendCommand>:
 *  Created on: Sep 11, 2023
 *      Author: fervi
 */
// Function to send a command to the LCD
#include "lcd1.h"
void LCD_SendCommand(uint8_t cmd) {
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	0002      	movs	r2, r0
 80025a0:	1dfb      	adds	r3, r7, #7
 80025a2:	701a      	strb	r2, [r3, #0]
    // Set RS (Register Select) low for command mode
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 80025a4:	4b44      	ldr	r3, [pc, #272]	; (80026b8 <LCD_SendCommand+0x120>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	2108      	movs	r1, #8
 80025aa:	0018      	movs	r0, r3
 80025ac:	f002 ffd4 	bl	8005558 <HAL_GPIO_WritePin>

    // Send the higher nibble of the command
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (cmd >> 4) & 0x01);
 80025b0:	1dfb      	adds	r3, r7, #7
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	091b      	lsrs	r3, r3, #4
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2201      	movs	r2, #1
 80025ba:	4013      	ands	r3, r2
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	483f      	ldr	r0, [pc, #252]	; (80026bc <LCD_SendCommand+0x124>)
 80025c0:	001a      	movs	r2, r3
 80025c2:	2140      	movs	r1, #64	; 0x40
 80025c4:	f002 ffc8 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (cmd >> 5) & 0x01);
 80025c8:	1dfb      	adds	r3, r7, #7
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	095b      	lsrs	r3, r3, #5
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2201      	movs	r2, #1
 80025d2:	4013      	ands	r3, r2
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	4839      	ldr	r0, [pc, #228]	; (80026bc <LCD_SendCommand+0x124>)
 80025d8:	001a      	movs	r2, r3
 80025da:	2180      	movs	r1, #128	; 0x80
 80025dc:	f002 ffbc 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (cmd >> 6) & 0x01);
 80025e0:	1dfb      	adds	r3, r7, #7
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	099b      	lsrs	r3, r3, #6
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	2201      	movs	r2, #1
 80025ea:	4013      	ands	r3, r2
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	4832      	ldr	r0, [pc, #200]	; (80026bc <LCD_SendCommand+0x124>)
 80025f4:	0019      	movs	r1, r3
 80025f6:	f002 ffaf 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (cmd >> 7) & 0x01);
 80025fa:	1dfb      	adds	r3, r7, #7
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	09db      	lsrs	r3, r3, #7
 8002600:	b2da      	uxtb	r2, r3
 8002602:	2380      	movs	r3, #128	; 0x80
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	482d      	ldr	r0, [pc, #180]	; (80026bc <LCD_SendCommand+0x124>)
 8002608:	0019      	movs	r1, r3
 800260a:	f002 ffa5 	bl	8005558 <HAL_GPIO_WritePin>

    // Toggle the EN (Enable) Pin
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800260e:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <LCD_SendCommand+0x124>)
 8002610:	2201      	movs	r2, #1
 8002612:	2120      	movs	r1, #32
 8002614:	0018      	movs	r0, r3
 8002616:	f002 ff9f 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800261a:	2001      	movs	r0, #1
 800261c:	f000 ffdc 	bl	80035d8 <HAL_Delay>
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8002620:	4b26      	ldr	r3, [pc, #152]	; (80026bc <LCD_SendCommand+0x124>)
 8002622:	2200      	movs	r2, #0
 8002624:	2120      	movs	r1, #32
 8002626:	0018      	movs	r0, r3
 8002628:	f002 ff96 	bl	8005558 <HAL_GPIO_WritePin>

    // Send the lower nibble of the command
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (cmd >> 0) & 0x01);
 800262c:	1dfb      	adds	r3, r7, #7
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2201      	movs	r2, #1
 8002632:	4013      	ands	r3, r2
 8002634:	b2db      	uxtb	r3, r3
 8002636:	4821      	ldr	r0, [pc, #132]	; (80026bc <LCD_SendCommand+0x124>)
 8002638:	001a      	movs	r2, r3
 800263a:	2140      	movs	r1, #64	; 0x40
 800263c:	f002 ff8c 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (cmd >> 1) & 0x01);
 8002640:	1dfb      	adds	r3, r7, #7
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	085b      	lsrs	r3, r3, #1
 8002646:	b2db      	uxtb	r3, r3
 8002648:	2201      	movs	r2, #1
 800264a:	4013      	ands	r3, r2
 800264c:	b2db      	uxtb	r3, r3
 800264e:	481b      	ldr	r0, [pc, #108]	; (80026bc <LCD_SendCommand+0x124>)
 8002650:	001a      	movs	r2, r3
 8002652:	2180      	movs	r1, #128	; 0x80
 8002654:	f002 ff80 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (cmd >> 2) & 0x01);
 8002658:	1dfb      	adds	r3, r7, #7
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	089b      	lsrs	r3, r3, #2
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2201      	movs	r2, #1
 8002662:	4013      	ands	r3, r2
 8002664:	b2da      	uxtb	r2, r3
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	4814      	ldr	r0, [pc, #80]	; (80026bc <LCD_SendCommand+0x124>)
 800266c:	0019      	movs	r1, r3
 800266e:	f002 ff73 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (cmd >> 3) & 0x01);
 8002672:	1dfb      	adds	r3, r7, #7
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	08db      	lsrs	r3, r3, #3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2201      	movs	r2, #1
 800267c:	4013      	ands	r3, r2
 800267e:	b2da      	uxtb	r2, r3
 8002680:	2380      	movs	r3, #128	; 0x80
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	480d      	ldr	r0, [pc, #52]	; (80026bc <LCD_SendCommand+0x124>)
 8002686:	0019      	movs	r1, r3
 8002688:	f002 ff66 	bl	8005558 <HAL_GPIO_WritePin>

    // Toggle the EN (Enable) Pin
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800268c:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <LCD_SendCommand+0x124>)
 800268e:	2201      	movs	r2, #1
 8002690:	2120      	movs	r1, #32
 8002692:	0018      	movs	r0, r3
 8002694:	f002 ff60 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002698:	2001      	movs	r0, #1
 800269a:	f000 ff9d 	bl	80035d8 <HAL_Delay>
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 800269e:	4b07      	ldr	r3, [pc, #28]	; (80026bc <LCD_SendCommand+0x124>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	2120      	movs	r1, #32
 80026a4:	0018      	movs	r0, r3
 80026a6:	f002 ff57 	bl	8005558 <HAL_GPIO_WritePin>

    // Delay for the command to complete
    HAL_Delay(2);
 80026aa:	2002      	movs	r0, #2
 80026ac:	f000 ff94 	bl	80035d8 <HAL_Delay>
}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b002      	add	sp, #8
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	50000c00 	.word	0x50000c00
 80026bc:	50000400 	.word	0x50000400

080026c0 <LCD_SendData>:

// Function to send data to the LCD
void LCD_SendData(uint8_t data) {
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	0002      	movs	r2, r0
 80026c8:	1dfb      	adds	r3, r7, #7
 80026ca:	701a      	strb	r2, [r3, #0]
    // Set RS (Register Select) high for data mode
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_SET);
 80026cc:	4b44      	ldr	r3, [pc, #272]	; (80027e0 <LCD_SendData+0x120>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	2108      	movs	r1, #8
 80026d2:	0018      	movs	r0, r3
 80026d4:	f002 ff40 	bl	8005558 <HAL_GPIO_WritePin>

    // Send the higher nibble of the data
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data >> 4) & 0x01);
 80026d8:	1dfb      	adds	r3, r7, #7
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2201      	movs	r2, #1
 80026e2:	4013      	ands	r3, r2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	483f      	ldr	r0, [pc, #252]	; (80027e4 <LCD_SendData+0x124>)
 80026e8:	001a      	movs	r2, r3
 80026ea:	2140      	movs	r1, #64	; 0x40
 80026ec:	f002 ff34 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data >> 5) & 0x01);
 80026f0:	1dfb      	adds	r3, r7, #7
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	095b      	lsrs	r3, r3, #5
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2201      	movs	r2, #1
 80026fa:	4013      	ands	r3, r2
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	4839      	ldr	r0, [pc, #228]	; (80027e4 <LCD_SendData+0x124>)
 8002700:	001a      	movs	r2, r3
 8002702:	2180      	movs	r1, #128	; 0x80
 8002704:	f002 ff28 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data >> 6) & 0x01);
 8002708:	1dfb      	adds	r3, r7, #7
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	099b      	lsrs	r3, r3, #6
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2201      	movs	r2, #1
 8002712:	4013      	ands	r3, r2
 8002714:	b2da      	uxtb	r2, r3
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	4832      	ldr	r0, [pc, #200]	; (80027e4 <LCD_SendData+0x124>)
 800271c:	0019      	movs	r1, r3
 800271e:	f002 ff1b 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data >> 7) & 0x01);
 8002722:	1dfb      	adds	r3, r7, #7
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	09db      	lsrs	r3, r3, #7
 8002728:	b2da      	uxtb	r2, r3
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	482d      	ldr	r0, [pc, #180]	; (80027e4 <LCD_SendData+0x124>)
 8002730:	0019      	movs	r1, r3
 8002732:	f002 ff11 	bl	8005558 <HAL_GPIO_WritePin>

    // Toggle the EN (Enable) Pin
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8002736:	4b2b      	ldr	r3, [pc, #172]	; (80027e4 <LCD_SendData+0x124>)
 8002738:	2201      	movs	r2, #1
 800273a:	2120      	movs	r1, #32
 800273c:	0018      	movs	r0, r3
 800273e:	f002 ff0b 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002742:	2001      	movs	r0, #1
 8002744:	f000 ff48 	bl	80035d8 <HAL_Delay>
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8002748:	4b26      	ldr	r3, [pc, #152]	; (80027e4 <LCD_SendData+0x124>)
 800274a:	2200      	movs	r2, #0
 800274c:	2120      	movs	r1, #32
 800274e:	0018      	movs	r0, r3
 8002750:	f002 ff02 	bl	8005558 <HAL_GPIO_WritePin>

    // Send the lower nibble of the data
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data >> 0) & 0x01);
 8002754:	1dfb      	adds	r3, r7, #7
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2201      	movs	r2, #1
 800275a:	4013      	ands	r3, r2
 800275c:	b2db      	uxtb	r3, r3
 800275e:	4821      	ldr	r0, [pc, #132]	; (80027e4 <LCD_SendData+0x124>)
 8002760:	001a      	movs	r2, r3
 8002762:	2140      	movs	r1, #64	; 0x40
 8002764:	f002 fef8 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data >> 1) & 0x01);
 8002768:	1dfb      	adds	r3, r7, #7
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	085b      	lsrs	r3, r3, #1
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2201      	movs	r2, #1
 8002772:	4013      	ands	r3, r2
 8002774:	b2db      	uxtb	r3, r3
 8002776:	481b      	ldr	r0, [pc, #108]	; (80027e4 <LCD_SendData+0x124>)
 8002778:	001a      	movs	r2, r3
 800277a:	2180      	movs	r1, #128	; 0x80
 800277c:	f002 feec 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data >> 2) & 0x01);
 8002780:	1dfb      	adds	r3, r7, #7
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	089b      	lsrs	r3, r3, #2
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2201      	movs	r2, #1
 800278a:	4013      	ands	r3, r2
 800278c:	b2da      	uxtb	r2, r3
 800278e:	2380      	movs	r3, #128	; 0x80
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4814      	ldr	r0, [pc, #80]	; (80027e4 <LCD_SendData+0x124>)
 8002794:	0019      	movs	r1, r3
 8002796:	f002 fedf 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data >> 3) & 0x01);
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	08db      	lsrs	r3, r3, #3
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2201      	movs	r2, #1
 80027a4:	4013      	ands	r3, r2
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	480d      	ldr	r0, [pc, #52]	; (80027e4 <LCD_SendData+0x124>)
 80027ae:	0019      	movs	r1, r3
 80027b0:	f002 fed2 	bl	8005558 <HAL_GPIO_WritePin>

    // Toggle the EN (Enable) Pin
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80027b4:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <LCD_SendData+0x124>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	2120      	movs	r1, #32
 80027ba:	0018      	movs	r0, r3
 80027bc:	f002 fecc 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80027c0:	2001      	movs	r0, #1
 80027c2:	f000 ff09 	bl	80035d8 <HAL_Delay>
    HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80027c6:	4b07      	ldr	r3, [pc, #28]	; (80027e4 <LCD_SendData+0x124>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	2120      	movs	r1, #32
 80027cc:	0018      	movs	r0, r3
 80027ce:	f002 fec3 	bl	8005558 <HAL_GPIO_WritePin>

    // Delay for data to be written
    HAL_Delay(2);
 80027d2:	2002      	movs	r0, #2
 80027d4:	f000 ff00 	bl	80035d8 <HAL_Delay>
}
 80027d8:	46c0      	nop			; (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	b002      	add	sp, #8
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	50000c00 	.word	0x50000c00
 80027e4:	50000400 	.word	0x50000400

080027e8 <LCD_Init>:

// Initialize the LCD
void LCD_Init(void) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
//    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//    HAL_GPIO_Init(LCD_GPIO_Port, &GPIO_InitStruct);

    // Initialize the LCD in 4-bit mode
    HAL_Delay(15); // Wait for power-up
 80027ec:	200f      	movs	r0, #15
 80027ee:	f000 fef3 	bl	80035d8 <HAL_Delay>
    LCD_SendCommand(0x33); // Initialize
 80027f2:	2033      	movs	r0, #51	; 0x33
 80027f4:	f7ff fed0 	bl	8002598 <LCD_SendCommand>
    LCD_SendCommand(0x32); // Set to 4-bit mode
 80027f8:	2032      	movs	r0, #50	; 0x32
 80027fa:	f7ff fecd 	bl	8002598 <LCD_SendCommand>
    LCD_SendCommand(0x28); // 2 lines, 5x8 font
 80027fe:	2028      	movs	r0, #40	; 0x28
 8002800:	f7ff feca 	bl	8002598 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off, blink off
 8002804:	200c      	movs	r0, #12
 8002806:	f7ff fec7 	bl	8002598 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear display
 800280a:	2001      	movs	r0, #1
 800280c:	f7ff fec4 	bl	8002598 <LCD_SendCommand>
    HAL_Delay(2); // Clear display delay
 8002810:	2002      	movs	r0, #2
 8002812:	f000 fee1 	bl	80035d8 <HAL_Delay>
    LCD_SendCommand(0x06); // Entry mode: Increment cursor position, no display shift
 8002816:	2006      	movs	r0, #6
 8002818:	f7ff febe 	bl	8002598 <LCD_SendCommand>
}
 800281c:	46c0      	nop			; (mov r8, r8)
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <LCD_Clear>:

// Clear the LCD display
void LCD_Clear(void) {
 8002822:	b580      	push	{r7, lr}
 8002824:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8002826:	2001      	movs	r0, #1
 8002828:	f7ff feb6 	bl	8002598 <LCD_SendCommand>
    HAL_Delay(2); // Clear display delay
 800282c:	2002      	movs	r0, #2
 800282e:	f000 fed3 	bl	80035d8 <HAL_Delay>
}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <LCD_SetCursor>:

// Set the cursor position (row and column)
void LCD_SetCursor(uint8_t row, uint8_t col) {
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	0002      	movs	r2, r0
 8002840:	1dfb      	adds	r3, r7, #7
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	1dbb      	adds	r3, r7, #6
 8002846:	1c0a      	adds	r2, r1, #0
 8002848:	701a      	strb	r2, [r3, #0]
    uint8_t row_offsets[] = {0x00, 0x40};
 800284a:	230c      	movs	r3, #12
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	2280      	movs	r2, #128	; 0x80
 8002850:	01d2      	lsls	r2, r2, #7
 8002852:	801a      	strh	r2, [r3, #0]
    if (row >= 2) {
 8002854:	1dfb      	adds	r3, r7, #7
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d902      	bls.n	8002862 <LCD_SetCursor+0x2a>
        row = 1; // Avoid out-of-bounds access
 800285c:	1dfb      	adds	r3, r7, #7
 800285e:	2201      	movs	r2, #1
 8002860:	701a      	strb	r2, [r3, #0]
    }
    LCD_SendCommand(0x80 | (col + row_offsets[row]));
 8002862:	1dfb      	adds	r3, r7, #7
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	220c      	movs	r2, #12
 8002868:	18ba      	adds	r2, r7, r2
 800286a:	5cd2      	ldrb	r2, [r2, r3]
 800286c:	1dbb      	adds	r3, r7, #6
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	18d3      	adds	r3, r2, r3
 8002872:	b2db      	uxtb	r3, r3
 8002874:	b25b      	sxtb	r3, r3
 8002876:	2280      	movs	r2, #128	; 0x80
 8002878:	4252      	negs	r2, r2
 800287a:	4313      	orrs	r3, r2
 800287c:	b25b      	sxtb	r3, r3
 800287e:	b2db      	uxtb	r3, r3
 8002880:	0018      	movs	r0, r3
 8002882:	f7ff fe89 	bl	8002598 <LCD_SendCommand>
}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	46bd      	mov	sp, r7
 800288a:	b004      	add	sp, #16
 800288c:	bd80      	pop	{r7, pc}

0800288e <LCD_Print>:

// Print a string to the LCD
void LCD_Print(char *str) {
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
    while (*str) {
 8002896:	e007      	b.n	80028a8 <LCD_Print+0x1a>
        LCD_SendData(*str);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	0018      	movs	r0, r3
 800289e:	f7ff ff0f 	bl	80026c0 <LCD_SendData>
        str++;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3301      	adds	r3, #1
 80028a6:	607b      	str	r3, [r7, #4]
    while (*str) {
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1f3      	bne.n	8002898 <LCD_Print+0xa>
    }
}
 80028b0:	46c0      	nop			; (mov r8, r8)
 80028b2:	46c0      	nop			; (mov r8, r8)
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b002      	add	sp, #8
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <Vrefint_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Vrefint_init(ADC_HandleTypeDef* HADC)
{
 80028bc:	b590      	push	{r4, r7, lr}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028c4:	240c      	movs	r4, #12
 80028c6:	193b      	adds	r3, r7, r4
 80028c8:	0018      	movs	r0, r3
 80028ca:	230c      	movs	r3, #12
 80028cc:	001a      	movs	r2, r3
 80028ce:	2100      	movs	r1, #0
 80028d0:	f003 fe0c 	bl	80064ec <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  HADC->Instance = ADC1;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a29      	ldr	r2, [pc, #164]	; (800297c <Vrefint_init+0xc0>)
 80028d8:	601a      	str	r2, [r3, #0]
  HADC->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2280      	movs	r2, #128	; 0x80
 80028de:	05d2      	lsls	r2, r2, #23
 80028e0:	605a      	str	r2, [r3, #4]
  HADC->Init.Resolution = ADC_RESOLUTION_12B;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	609a      	str	r2, [r3, #8]
  HADC->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	60da      	str	r2, [r3, #12]
  HADC->Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	611a      	str	r2, [r3, #16]
  HADC->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2204      	movs	r2, #4
 80028f8:	615a      	str	r2, [r3, #20]
  HADC->Init.LowPowerAutoWait = DISABLE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	761a      	strb	r2, [r3, #24]
  HADC->Init.LowPowerAutoPowerOff = DISABLE;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	765a      	strb	r2, [r3, #25]
  HADC->Init.ContinuousConvMode = DISABLE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	769a      	strb	r2, [r3, #26]
  HADC->Init.NbrOfConversion = 1;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	61da      	str	r2, [r3, #28]
  HADC->Init.DiscontinuousConvMode = DISABLE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2220      	movs	r2, #32
 8002916:	2100      	movs	r1, #0
 8002918:	5499      	strb	r1, [r3, r2]
  HADC->Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	625a      	str	r2, [r3, #36]	; 0x24
  HADC->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	629a      	str	r2, [r3, #40]	; 0x28
  HADC->Init.DMAContinuousRequests = DISABLE;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	222c      	movs	r2, #44	; 0x2c
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]
  HADC->Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	631a      	str	r2, [r3, #48]	; 0x30
  HADC->Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2207      	movs	r2, #7
 8002938:	635a      	str	r2, [r3, #52]	; 0x34
  HADC->Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	639a      	str	r2, [r3, #56]	; 0x38
  HADC->Init.OversamplingMode = DISABLE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	223c      	movs	r2, #60	; 0x3c
 8002944:	2100      	movs	r1, #0
 8002946:	5499      	strb	r1, [r3, r2]
  HADC->Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <Vrefint_init+0xc4>)
 8002950:	0018      	movs	r0, r3
 8002952:	f000 ffdb 	bl	800390c <HAL_ADC_Init>

  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002956:	193b      	adds	r3, r7, r4
 8002958:	4a0a      	ldr	r2, [pc, #40]	; (8002984 <Vrefint_init+0xc8>)
 800295a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800295c:	193b      	adds	r3, r7, r4
 800295e:	2200      	movs	r2, #0
 8002960:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002962:	193b      	adds	r3, r7, r4
 8002964:	2200      	movs	r2, #0
 8002966:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002968:	193a      	adds	r2, r7, r4
 800296a:	4b05      	ldr	r3, [pc, #20]	; (8002980 <Vrefint_init+0xc4>)
 800296c:	0011      	movs	r1, r2
 800296e:	0018      	movs	r0, r3
 8002970:	f001 fc5c 	bl	800422c <HAL_ADC_ConfigChannel>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b007      	add	sp, #28
 800297a:	bd90      	pop	{r4, r7, pc}
 800297c:	40012400 	.word	0x40012400
 8002980:	2000008c 	.word	0x2000008c
 8002984:	b4002000 	.word	0xb4002000

08002988 <GetVref>:

Fun_Status GetVref(ADCPar * ADCValues)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
	  Vrefint_init(ADCValues->HADC);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	0018      	movs	r0, r3
 8002996:	f7ff ff91 	bl	80028bc <Vrefint_init>
	  if(HAL_ADC_Start(ADCValues->HADC) != HAL_OK)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	0018      	movs	r0, r3
 80029a0:	f001 f95c 	bl	8003c5c <HAL_ADC_Start>
 80029a4:	1e03      	subs	r3, r0, #0
 80029a6:	d001      	beq.n	80029ac <GetVref+0x24>
	  {
		return Fun_Error;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e041      	b.n	8002a30 <GetVref+0xa8>
	  }
	  if(HAL_ADC_PollForConversion(ADCValues->HADC, HAL_MAX_DELAY) != HAL_OK)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	2201      	movs	r2, #1
 80029b2:	4252      	negs	r2, r2
 80029b4:	0011      	movs	r1, r2
 80029b6:	0018      	movs	r0, r3
 80029b8:	f001 f9da 	bl	8003d70 <HAL_ADC_PollForConversion>
 80029bc:	1e03      	subs	r3, r0, #0
 80029be:	d001      	beq.n	80029c4 <GetVref+0x3c>
	  {
		  return Fun_Error;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e035      	b.n	8002a30 <GetVref+0xa8>
	  }
	  ADCValues->Vref = HAL_ADC_GetValue(ADCValues->HADC);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f001 faf3 	bl	8003fb4 <HAL_ADC_GetValue>
 80029ce:	0003      	movs	r3, r0
 80029d0:	0018      	movs	r0, r3
 80029d2:	f7fd ff41 	bl	8000858 <__aeabi_ui2f>
 80029d6:	1c02      	adds	r2, r0, #0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	601a      	str	r2, [r3, #0]
	  if(HAL_ADC_Stop(ADCValues->HADC) != HAL_OK)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	0018      	movs	r0, r3
 80029e2:	f001 f989 	bl	8003cf8 <HAL_ADC_Stop>
 80029e6:	1e03      	subs	r3, r0, #0
 80029e8:	d001      	beq.n	80029ee <GetVref+0x66>
	  {
		  return Fun_Error;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e020      	b.n	8002a30 <GetVref+0xa8>
	  }
	  ADCValues->Vref =(fact_val * fact_val_addr)/ADCValues->Vref;
 80029ee:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <GetVref+0xb0>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	001a      	movs	r2, r3
 80029f4:	0013      	movs	r3, r2
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	189b      	adds	r3, r3, r2
 80029fa:	0018      	movs	r0, r3
 80029fc:	f7fd feda 	bl	80007b4 <__aeabi_i2f>
 8002a00:	1c02      	adds	r2, r0, #0
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	1c19      	adds	r1, r3, #0
 8002a08:	1c10      	adds	r0, r2, #0
 8002a0a:	f7fd fc6b 	bl	80002e4 <__aeabi_fdiv>
 8002a0e:	1c03      	adds	r3, r0, #0
 8002a10:	1c1a      	adds	r2, r3, #0
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	601a      	str	r2, [r3, #0]
	  ADCValues->K=ADCValues->Vref/Reso;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4908      	ldr	r1, [pc, #32]	; (8002a3c <GetVref+0xb4>)
 8002a1c:	1c18      	adds	r0, r3, #0
 8002a1e:	f7fd fc61 	bl	80002e4 <__aeabi_fdiv>
 8002a22:	1c03      	adds	r3, r0, #0
 8002a24:	1c1a      	adds	r2, r3, #0
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	605a      	str	r2, [r3, #4]
	  //3 channel init
	  MX_ADC1_Init();
 8002a2a:	f000 fa6f 	bl	8002f0c <MX_ADC1_Init>
	  return Fun_Ok;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	0018      	movs	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	1fff75aa 	.word	0x1fff75aa
 8002a3c:	457ff000 	.word	0x457ff000

08002a40 <FADC_Get_VRMS>:

Fun_Status FADC_Get_VRMS(ADCPar* FADC_p){
 8002a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a42:	b0a7      	sub	sp, #156	; 0x9c
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	6078      	str	r0, [r7, #4]

	long double VRMS_R_hold = 0; //Declaring R_Phase
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2188      	movs	r1, #136	; 0x88
 8002a4e:	1879      	adds	r1, r7, r1
 8002a50:	600a      	str	r2, [r1, #0]
 8002a52:	604b      	str	r3, [r1, #4]
	long double VRMS_Y_hold = 0; //Declaring Y_Phase
 8002a54:	2200      	movs	r2, #0
 8002a56:	2300      	movs	r3, #0
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	1879      	adds	r1, r7, r1
 8002a5c:	600a      	str	r2, [r1, #0]
 8002a5e:	604b      	str	r3, [r1, #4]
	long double VRMS_B_hold = 0; //Declaring B_Phase
 8002a60:	2200      	movs	r2, #0
 8002a62:	2300      	movs	r3, #0
 8002a64:	67ba      	str	r2, [r7, #120]	; 0x78
 8002a66:	67fb      	str	r3, [r7, #124]	; 0x7c
	FADC_p->StatusDMA = ADC_DMA_Started;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	731a      	strb	r2, [r3, #12]
	HAL_ADC_Start_DMA(FADC_p->HADC,(uint32_t*)FADC_p->ADC_DMA_Sample , sizeof(FADC_p->ADC_DMA_Sample));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6918      	ldr	r0, [r3, #16]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3314      	adds	r3, #20
 8002a76:	2296      	movs	r2, #150	; 0x96
 8002a78:	0092      	lsls	r2, r2, #2
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	f001 fa0c 	bl	8003e98 <HAL_ADC_Start_DMA>
	uint32_t DMA_TimeIn = HAL_GetTick();
 8002a80:	f000 fda0 	bl	80035c4 <HAL_GetTick>
 8002a84:	0003      	movs	r3, r0
 8002a86:	673b      	str	r3, [r7, #112]	; 0x70

	while(FADC_p->StatusDMA != ADC_DMA_Completed)
 8002a88:	e00a      	b.n	8002aa0 <FADC_Get_VRMS+0x60>
	{
		if((HAL_GetTick() - DMA_TimeIn) > 1000 )
 8002a8a:	f000 fd9b 	bl	80035c4 <HAL_GetTick>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a92:	1ad2      	subs	r2, r2, r3
 8002a94:	23fa      	movs	r3, #250	; 0xfa
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d901      	bls.n	8002aa0 <FADC_Get_VRMS+0x60>
		{
			return Fun_Timeout;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	e146      	b.n	8002d2e <FADC_Get_VRMS+0x2ee>
	while(FADC_p->StatusDMA != ADC_DMA_Completed)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	7b1b      	ldrb	r3, [r3, #12]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d1f0      	bne.n	8002a8a <FADC_Get_VRMS+0x4a>
		}
	}

	if(FADC_p->StatusDMA == ADC_DMA_Completed)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7b1b      	ldrb	r3, [r3, #12]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d000      	beq.n	8002ab2 <FADC_Get_VRMS+0x72>
 8002ab0:	e13c      	b.n	8002d2c <FADC_Get_VRMS+0x2ec>
	{
		for(uint16_t id = 0; id < EachChanSample;id++ )
 8002ab2:	2376      	movs	r3, #118	; 0x76
 8002ab4:	18fb      	adds	r3, r7, r3
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	801a      	strh	r2, [r3, #0]
 8002aba:	e0b7      	b.n	8002c2c <FADC_Get_VRMS+0x1ec>
		{
			VRMS_R_hold = FADC_p->ADC_DMA_Sample[id*3]*FADC_p->K;
 8002abc:	2576      	movs	r5, #118	; 0x76
 8002abe:	197b      	adds	r3, r7, r5
 8002ac0:	881a      	ldrh	r2, [r3, #0]
 8002ac2:	0013      	movs	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	189b      	adds	r3, r3, r2
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	3308      	adds	r3, #8
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	18d3      	adds	r3, r2, r3
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7fd fe6d 	bl	80007b4 <__aeabi_i2f>
 8002ada:	1c02      	adds	r2, r0, #0
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	1c19      	adds	r1, r3, #0
 8002ae2:	1c10      	adds	r0, r2, #0
 8002ae4:	f7fd fd18 	bl	8000518 <__aeabi_fmul>
 8002ae8:	1c03      	adds	r3, r0, #0
 8002aea:	1c18      	adds	r0, r3, #0
 8002aec:	f7ff fcee 	bl	80024cc <__aeabi_f2d>
 8002af0:	0002      	movs	r2, r0
 8002af2:	000b      	movs	r3, r1
 8002af4:	2488      	movs	r4, #136	; 0x88
 8002af6:	1939      	adds	r1, r7, r4
 8002af8:	600a      	str	r2, [r1, #0]
 8002afa:	604b      	str	r3, [r1, #4]
			VRMS_R_hold = (VRMS_R_hold - FADC_p->DCoffset);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	1c18      	adds	r0, r3, #0
 8002b02:	f7ff fce3 	bl	80024cc <__aeabi_f2d>
 8002b06:	0002      	movs	r2, r0
 8002b08:	000b      	movs	r3, r1
 8002b0a:	1939      	adds	r1, r7, r4
 8002b0c:	6808      	ldr	r0, [r1, #0]
 8002b0e:	6849      	ldr	r1, [r1, #4]
 8002b10:	f7ff f906 	bl	8001d20 <__aeabi_dsub>
 8002b14:	0002      	movs	r2, r0
 8002b16:	000b      	movs	r3, r1
 8002b18:	1939      	adds	r1, r7, r4
 8002b1a:	600a      	str	r2, [r1, #0]
 8002b1c:	604b      	str	r3, [r1, #4]
			VRMS_R_hold *= VRMS_R_hold; // May be need to change
 8002b1e:	193b      	adds	r3, r7, r4
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	1939      	adds	r1, r7, r4
 8002b26:	6808      	ldr	r0, [r1, #0]
 8002b28:	6849      	ldr	r1, [r1, #4]
 8002b2a:	f7fe fe37 	bl	800179c <__aeabi_dmul>
 8002b2e:	0002      	movs	r2, r0
 8002b30:	000b      	movs	r3, r1
 8002b32:	1939      	adds	r1, r7, r4
 8002b34:	600a      	str	r2, [r1, #0]
 8002b36:	604b      	str	r3, [r1, #4]

			VRMS_Y_hold = FADC_p->ADC_DMA_Sample[(id*3) + 1]*FADC_p->K;
 8002b38:	197b      	adds	r3, r7, r5
 8002b3a:	881a      	ldrh	r2, [r3, #0]
 8002b3c:	0013      	movs	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	189b      	adds	r3, r3, r2
 8002b42:	3301      	adds	r3, #1
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	3308      	adds	r3, #8
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	18d3      	adds	r3, r2, r3
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	0018      	movs	r0, r3
 8002b52:	f7fd fe2f 	bl	80007b4 <__aeabi_i2f>
 8002b56:	1c02      	adds	r2, r0, #0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	1c19      	adds	r1, r3, #0
 8002b5e:	1c10      	adds	r0, r2, #0
 8002b60:	f7fd fcda 	bl	8000518 <__aeabi_fmul>
 8002b64:	1c03      	adds	r3, r0, #0
 8002b66:	1c18      	adds	r0, r3, #0
 8002b68:	f7ff fcb0 	bl	80024cc <__aeabi_f2d>
 8002b6c:	0002      	movs	r2, r0
 8002b6e:	000b      	movs	r3, r1
 8002b70:	2480      	movs	r4, #128	; 0x80
 8002b72:	1939      	adds	r1, r7, r4
 8002b74:	600a      	str	r2, [r1, #0]
 8002b76:	604b      	str	r3, [r1, #4]
			VRMS_Y_hold = (VRMS_Y_hold - FADC_p->DCoffset);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	1c18      	adds	r0, r3, #0
 8002b7e:	f7ff fca5 	bl	80024cc <__aeabi_f2d>
 8002b82:	0002      	movs	r2, r0
 8002b84:	000b      	movs	r3, r1
 8002b86:	1939      	adds	r1, r7, r4
 8002b88:	6808      	ldr	r0, [r1, #0]
 8002b8a:	6849      	ldr	r1, [r1, #4]
 8002b8c:	f7ff f8c8 	bl	8001d20 <__aeabi_dsub>
 8002b90:	0002      	movs	r2, r0
 8002b92:	000b      	movs	r3, r1
 8002b94:	1939      	adds	r1, r7, r4
 8002b96:	600a      	str	r2, [r1, #0]
 8002b98:	604b      	str	r3, [r1, #4]
			VRMS_Y_hold *= VRMS_Y_hold;
 8002b9a:	193b      	adds	r3, r7, r4
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	1939      	adds	r1, r7, r4
 8002ba2:	6808      	ldr	r0, [r1, #0]
 8002ba4:	6849      	ldr	r1, [r1, #4]
 8002ba6:	f7fe fdf9 	bl	800179c <__aeabi_dmul>
 8002baa:	0002      	movs	r2, r0
 8002bac:	000b      	movs	r3, r1
 8002bae:	1939      	adds	r1, r7, r4
 8002bb0:	600a      	str	r2, [r1, #0]
 8002bb2:	604b      	str	r3, [r1, #4]

			VRMS_B_hold = FADC_p->ADC_DMA_Sample[(id*3)+2]*FADC_p->K;
 8002bb4:	197b      	adds	r3, r7, r5
 8002bb6:	881a      	ldrh	r2, [r3, #0]
 8002bb8:	0013      	movs	r3, r2
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	189b      	adds	r3, r3, r2
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	3308      	adds	r3, #8
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	18d3      	adds	r3, r2, r3
 8002bc8:	3304      	adds	r3, #4
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7fd fdf1 	bl	80007b4 <__aeabi_i2f>
 8002bd2:	1c02      	adds	r2, r0, #0
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	1c19      	adds	r1, r3, #0
 8002bda:	1c10      	adds	r0, r2, #0
 8002bdc:	f7fd fc9c 	bl	8000518 <__aeabi_fmul>
 8002be0:	1c03      	adds	r3, r0, #0
 8002be2:	1c18      	adds	r0, r3, #0
 8002be4:	f7ff fc72 	bl	80024cc <__aeabi_f2d>
 8002be8:	0002      	movs	r2, r0
 8002bea:	000b      	movs	r3, r1
 8002bec:	67ba      	str	r2, [r7, #120]	; 0x78
 8002bee:	67fb      	str	r3, [r7, #124]	; 0x7c
			VRMS_B_hold = (VRMS_B_hold - FADC_p->DCoffset);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	1c18      	adds	r0, r3, #0
 8002bf6:	f7ff fc69 	bl	80024cc <__aeabi_f2d>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	000b      	movs	r3, r1
 8002bfe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002c02:	f7ff f88d 	bl	8001d20 <__aeabi_dsub>
 8002c06:	0002      	movs	r2, r0
 8002c08:	000b      	movs	r3, r1
 8002c0a:	67ba      	str	r2, [r7, #120]	; 0x78
 8002c0c:	67fb      	str	r3, [r7, #124]	; 0x7c
			VRMS_B_hold *= VRMS_B_hold;
 8002c0e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002c10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c12:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002c16:	f7fe fdc1 	bl	800179c <__aeabi_dmul>
 8002c1a:	0002      	movs	r2, r0
 8002c1c:	000b      	movs	r3, r1
 8002c1e:	67ba      	str	r2, [r7, #120]	; 0x78
 8002c20:	67fb      	str	r3, [r7, #124]	; 0x7c
		for(uint16_t id = 0; id < EachChanSample;id++ )
 8002c22:	197b      	adds	r3, r7, r5
 8002c24:	881a      	ldrh	r2, [r3, #0]
 8002c26:	197b      	adds	r3, r7, r5
 8002c28:	3201      	adds	r2, #1
 8002c2a:	801a      	strh	r2, [r3, #0]
 8002c2c:	2376      	movs	r3, #118	; 0x76
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	2b63      	cmp	r3, #99	; 0x63
 8002c34:	d800      	bhi.n	8002c38 <FADC_Get_VRMS+0x1f8>
 8002c36:	e741      	b.n	8002abc <FADC_Get_VRMS+0x7c>
		}
		VRMS_R_hold = VRMS_R_hold / EachChanSample;
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4b3f      	ldr	r3, [pc, #252]	; (8002d38 <FADC_Get_VRMS+0x2f8>)
 8002c3c:	2488      	movs	r4, #136	; 0x88
 8002c3e:	1939      	adds	r1, r7, r4
 8002c40:	6808      	ldr	r0, [r1, #0]
 8002c42:	6849      	ldr	r1, [r1, #4]
 8002c44:	f7fe f9b0 	bl	8000fa8 <__aeabi_ddiv>
 8002c48:	0002      	movs	r2, r0
 8002c4a:	000b      	movs	r3, r1
 8002c4c:	1939      	adds	r1, r7, r4
 8002c4e:	600a      	str	r2, [r1, #0]
 8002c50:	604b      	str	r3, [r1, #4]
		VRMS_R_hold = sqrt(VRMS_R_hold);
 8002c52:	193b      	adds	r3, r7, r4
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	0010      	movs	r0, r2
 8002c5a:	0019      	movs	r1, r3
 8002c5c:	f004 f8cb 	bl	8006df6 <sqrt>
 8002c60:	0002      	movs	r2, r0
 8002c62:	000b      	movs	r3, r1
 8002c64:	1939      	adds	r1, r7, r4
 8002c66:	600a      	str	r2, [r1, #0]
 8002c68:	604b      	str	r3, [r1, #4]

		VRMS_Y_hold = VRMS_Y_hold / EachChanSample;
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4b32      	ldr	r3, [pc, #200]	; (8002d38 <FADC_Get_VRMS+0x2f8>)
 8002c6e:	2580      	movs	r5, #128	; 0x80
 8002c70:	1979      	adds	r1, r7, r5
 8002c72:	6808      	ldr	r0, [r1, #0]
 8002c74:	6849      	ldr	r1, [r1, #4]
 8002c76:	f7fe f997 	bl	8000fa8 <__aeabi_ddiv>
 8002c7a:	0002      	movs	r2, r0
 8002c7c:	000b      	movs	r3, r1
 8002c7e:	1979      	adds	r1, r7, r5
 8002c80:	600a      	str	r2, [r1, #0]
 8002c82:	604b      	str	r3, [r1, #4]
		VRMS_Y_hold = sqrt(VRMS_Y_hold);
 8002c84:	197b      	adds	r3, r7, r5
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	0010      	movs	r0, r2
 8002c8c:	0019      	movs	r1, r3
 8002c8e:	f004 f8b2 	bl	8006df6 <sqrt>
 8002c92:	0002      	movs	r2, r0
 8002c94:	000b      	movs	r3, r1
 8002c96:	1979      	adds	r1, r7, r5
 8002c98:	600a      	str	r2, [r1, #0]
 8002c9a:	604b      	str	r3, [r1, #4]

		VRMS_B_hold = VRMS_B_hold / EachChanSample;
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	4b26      	ldr	r3, [pc, #152]	; (8002d38 <FADC_Get_VRMS+0x2f8>)
 8002ca0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002ca2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002ca4:	f7fe f980 	bl	8000fa8 <__aeabi_ddiv>
 8002ca8:	0002      	movs	r2, r0
 8002caa:	000b      	movs	r3, r1
 8002cac:	67ba      	str	r2, [r7, #120]	; 0x78
 8002cae:	67fb      	str	r3, [r7, #124]	; 0x7c
		VRMS_B_hold = sqrt(VRMS_B_hold);
 8002cb0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002cb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cb4:	0010      	movs	r0, r2
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	f004 f89d 	bl	8006df6 <sqrt>
 8002cbc:	0002      	movs	r2, r0
 8002cbe:	000b      	movs	r3, r1
 8002cc0:	67ba      	str	r2, [r7, #120]	; 0x78
 8002cc2:	67fb      	str	r3, [r7, #124]	; 0x7c

		  char text[100];
		  LCD_Clear();
 8002cc4:	f7ff fdad 	bl	8002822 <LCD_Clear>
		  LCD_SetCursor(0, 0);
 8002cc8:	2100      	movs	r1, #0
 8002cca:	2000      	movs	r0, #0
 8002ccc:	f7ff fdb4 	bl	8002838 <LCD_SetCursor>
		  LCD_Print("Voltage");
 8002cd0:	4b1a      	ldr	r3, [pc, #104]	; (8002d3c <FADC_Get_VRMS+0x2fc>)
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f7ff fddb 	bl	800288e <LCD_Print>
		  LCD_SetCursor(1, 0);
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2001      	movs	r0, #1
 8002cdc:	f7ff fdac 	bl	8002838 <LCD_SetCursor>
		  sprintf(text,"%03d,%03d,%03d",(uint16_t)(VRMS_R_hold),(uint16_t)(VRMS_Y_hold),(uint16_t)(VRMS_B_hold));
 8002ce0:	193b      	adds	r3, r7, r4
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	6859      	ldr	r1, [r3, #4]
 8002ce6:	f7fd fadf 	bl	80002a8 <__aeabi_d2uiz>
 8002cea:	0003      	movs	r3, r0
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	001c      	movs	r4, r3
 8002cf0:	197b      	adds	r3, r7, r5
 8002cf2:	6818      	ldr	r0, [r3, #0]
 8002cf4:	6859      	ldr	r1, [r3, #4]
 8002cf6:	f7fd fad7 	bl	80002a8 <__aeabi_d2uiz>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	001d      	movs	r5, r3
 8002d00:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002d02:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002d04:	f7fd fad0 	bl	80002a8 <__aeabi_d2uiz>
 8002d08:	0003      	movs	r3, r0
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	490c      	ldr	r1, [pc, #48]	; (8002d40 <FADC_Get_VRMS+0x300>)
 8002d0e:	260c      	movs	r6, #12
 8002d10:	19b8      	adds	r0, r7, r6
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	002b      	movs	r3, r5
 8002d16:	0022      	movs	r2, r4
 8002d18:	f003 fbc8 	bl	80064ac <siprintf>
		  LCD_Print(text);
 8002d1c:	19bb      	adds	r3, r7, r6
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f7ff fdb5 	bl	800288e <LCD_Print>
		  HAL_Delay(5000);
 8002d24:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <FADC_Get_VRMS+0x304>)
 8002d26:	0018      	movs	r0, r3
 8002d28:	f000 fc56 	bl	80035d8 <HAL_Delay>
//		printf("Input voltage : Output voltage : current\n");
//		printf("%d : %d : %d",(int)VRMS_R_hold,(int)VRMS_Y_hold,(int)VRMS_B_hold);

	}
	return Fun_Ok;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	0018      	movs	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	b025      	add	sp, #148	; 0x94
 8002d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	40590000 	.word	0x40590000
 8002d3c:	08007034 	.word	0x08007034
 8002d40:	0800703c 	.word	0x0800703c
 8002d44:	00001388 	.word	0x00001388

08002d48 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance == ADC1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a04      	ldr	r2, [pc, #16]	; (8002d68 <HAL_ADC_ConvCpltCallback+0x20>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d102      	bne.n	8002d60 <HAL_ADC_ConvCpltCallback+0x18>
  {
	  ADCVar.StatusDMA = ADC_DMA_Completed;
 8002d5a:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <HAL_ADC_ConvCpltCallback+0x24>)
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	731a      	strb	r2, [r3, #12]
    // This function will be called when ADC conversion is complete
    // You can process the ADC data here
  }
}
 8002d60:	46c0      	nop			; (mov r8, r8)
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b002      	add	sp, #8
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40012400 	.word	0x40012400
 8002d6c:	20000198 	.word	0x20000198

08002d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d74:	f000 fbaa 	bl	80034cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d78:	f000 f86c 	bl	8002e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d7c:	f000 f9cc 	bl	8003118 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d80:	f000 f9ac 	bl	80030dc <MX_DMA_Init>
  MX_TIM1_Init();
 8002d84:	f000 f94e 	bl	8003024 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002d88:	f000 f8c0 	bl	8002f0c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8002d8c:	f7ff fd2c 	bl	80027e8 <LCD_Init>
  LCD_Clear();
 8002d90:	f7ff fd47 	bl	8002822 <LCD_Clear>
  LCD_SetCursor(0, 0);
 8002d94:	2100      	movs	r1, #0
 8002d96:	2000      	movs	r0, #0
 8002d98:	f7ff fd4e 	bl	8002838 <LCD_SetCursor>
  LCD_Print("  LOL....");
 8002d9c:	4b28      	ldr	r3, [pc, #160]	; (8002e40 <main+0xd0>)
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f7ff fd75 	bl	800288e <LCD_Print>
  HAL_Delay(1000);
 8002da4:	23fa      	movs	r3, #250	; 0xfa
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	0018      	movs	r0, r3
 8002daa:	f000 fc15 	bl	80035d8 <HAL_Delay>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8002dae:	4b25      	ldr	r3, [pc, #148]	; (8002e44 <main+0xd4>)
 8002db0:	0018      	movs	r0, r3
 8002db2:	f001 fe47 	bl	8004a44 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002db6:	200a      	movs	r0, #10
 8002db8:	f000 fc0e 	bl	80035d8 <HAL_Delay>
  ADCVar.HADC =&hadc1;
 8002dbc:	4b22      	ldr	r3, [pc, #136]	; (8002e48 <main+0xd8>)
 8002dbe:	4a21      	ldr	r2, [pc, #132]	; (8002e44 <main+0xd4>)
 8002dc0:	611a      	str	r2, [r3, #16]
  GetVref(&ADCVar);
 8002dc2:	4b21      	ldr	r3, [pc, #132]	; (8002e48 <main+0xd8>)
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f7ff fddf 	bl	8002988 <GetVref>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002dca:	2380      	movs	r3, #128	; 0x80
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	481f      	ldr	r0, [pc, #124]	; (8002e4c <main+0xdc>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	f002 fbc0 	bl	8005558 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(M_RV_GPIO_Port, M_RV_Pin, GPIO_PIN_RESET);
 8002dd8:	2380      	movs	r3, #128	; 0x80
 8002dda:	021b      	lsls	r3, r3, #8
 8002ddc:	481b      	ldr	r0, [pc, #108]	; (8002e4c <main+0xdc>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	0019      	movs	r1, r3
 8002de2:	f002 fbb9 	bl	8005558 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(M_FW_GPIO_Port, M_FW_Pin, GPIO_PIN_SET);
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	01db      	lsls	r3, r3, #7
 8002dea:	4818      	ldr	r0, [pc, #96]	; (8002e4c <main+0xdc>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	0019      	movs	r1, r3
 8002df0:	f002 fbb2 	bl	8005558 <HAL_GPIO_WritePin>
	  //HAL_GPIO_TogglePin(Relay_GPIO_Port, Relay_Pin);



	  FADC_Get_VRMS(&ADCVar);
 8002df4:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <main+0xd8>)
 8002df6:	0018      	movs	r0, r3
 8002df8:	f7ff fe22 	bl	8002a40 <FADC_Get_VRMS>

//	  for(uint32_t id =0;id<=20000;id++)
//	  {
//
//	  }
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4812      	ldr	r0, [pc, #72]	; (8002e4c <main+0xdc>)
 8002e02:	2201      	movs	r2, #1
 8002e04:	0019      	movs	r1, r3
 8002e06:	f002 fba7 	bl	8005558 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(M_RV_GPIO_Port, M_RV_Pin, GPIO_PIN_SET);
 8002e0a:	2380      	movs	r3, #128	; 0x80
 8002e0c:	021b      	lsls	r3, r3, #8
 8002e0e:	480f      	ldr	r0, [pc, #60]	; (8002e4c <main+0xdc>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	0019      	movs	r1, r3
 8002e14:	f002 fba0 	bl	8005558 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(M_FW_GPIO_Port, M_FW_Pin, GPIO_PIN_RESET);
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	01db      	lsls	r3, r3, #7
 8002e1c:	480b      	ldr	r0, [pc, #44]	; (8002e4c <main+0xdc>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	0019      	movs	r1, r3
 8002e22:	f002 fb99 	bl	8005558 <HAL_GPIO_WritePin>
//	  for(uint32_t id =0;id<=20000;id++)
//	  {
//
//	  }
	  HAL_GPIO_TogglePin(Relay_GPIO_Port, Relay_Pin);
 8002e26:	2380      	movs	r3, #128	; 0x80
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	4a08      	ldr	r2, [pc, #32]	; (8002e4c <main+0xdc>)
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	0010      	movs	r0, r2
 8002e30:	f002 fbaf 	bl	8005592 <HAL_GPIO_TogglePin>
//	  LCD_Clear();
//	  LCD_SetCursor(0, 0);
//	  LCD_Print("L_!@#$%^^&*)_");
//	  LCD_SetCursor(1, 0);
//	  LCD_Print("_+&%#@&_");
	  HAL_Delay(5000);
 8002e34:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <main+0xe0>)
 8002e36:	0018      	movs	r0, r3
 8002e38:	f000 fbce 	bl	80035d8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002e3c:	e7c5      	b.n	8002dca <main+0x5a>
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	0800704c 	.word	0x0800704c
 8002e44:	2000008c 	.word	0x2000008c
 8002e48:	20000198 	.word	0x20000198
 8002e4c:	50000400 	.word	0x50000400
 8002e50:	00001388 	.word	0x00001388

08002e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b093      	sub	sp, #76	; 0x4c
 8002e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e5a:	2414      	movs	r4, #20
 8002e5c:	193b      	adds	r3, r7, r4
 8002e5e:	0018      	movs	r0, r3
 8002e60:	2334      	movs	r3, #52	; 0x34
 8002e62:	001a      	movs	r2, r3
 8002e64:	2100      	movs	r1, #0
 8002e66:	f003 fb41 	bl	80064ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e6a:	1d3b      	adds	r3, r7, #4
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	2310      	movs	r3, #16
 8002e70:	001a      	movs	r2, r3
 8002e72:	2100      	movs	r1, #0
 8002e74:	f003 fb3a 	bl	80064ec <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f002 fba3 	bl	80055c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e82:	193b      	adds	r3, r7, r4
 8002e84:	2202      	movs	r2, #2
 8002e86:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e88:	193b      	adds	r3, r7, r4
 8002e8a:	2280      	movs	r2, #128	; 0x80
 8002e8c:	0052      	lsls	r2, r2, #1
 8002e8e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002e90:	0021      	movs	r1, r4
 8002e92:	187b      	adds	r3, r7, r1
 8002e94:	2200      	movs	r2, #0
 8002e96:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e98:	187b      	adds	r3, r7, r1
 8002e9a:	2240      	movs	r2, #64	; 0x40
 8002e9c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ea4:	187b      	adds	r3, r7, r1
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002eaa:	187b      	adds	r3, r7, r1
 8002eac:	2200      	movs	r2, #0
 8002eae:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002eb0:	187b      	adds	r3, r7, r1
 8002eb2:	2208      	movs	r2, #8
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002eb6:	187b      	adds	r3, r7, r1
 8002eb8:	2280      	movs	r2, #128	; 0x80
 8002eba:	0292      	lsls	r2, r2, #10
 8002ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ebe:	187b      	adds	r3, r7, r1
 8002ec0:	2280      	movs	r2, #128	; 0x80
 8002ec2:	0592      	lsls	r2, r2, #22
 8002ec4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ec6:	187b      	adds	r3, r7, r1
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f002 fbbd 	bl	8005648 <HAL_RCC_OscConfig>
 8002ece:	1e03      	subs	r3, r0, #0
 8002ed0:	d001      	beq.n	8002ed6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002ed2:	f000 f9a1 	bl	8003218 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ed6:	1d3b      	adds	r3, r7, #4
 8002ed8:	2207      	movs	r2, #7
 8002eda:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	2202      	movs	r2, #2
 8002ee0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8002ee2:	1d3b      	adds	r3, r7, #4
 8002ee4:	22b0      	movs	r2, #176	; 0xb0
 8002ee6:	0112      	lsls	r2, r2, #4
 8002ee8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002eea:	1d3b      	adds	r3, r7, #4
 8002eec:	2200      	movs	r2, #0
 8002eee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ef0:	1d3b      	adds	r3, r7, #4
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f002 feb7 	bl	8005c68 <HAL_RCC_ClockConfig>
 8002efa:	1e03      	subs	r3, r0, #0
 8002efc:	d001      	beq.n	8002f02 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002efe:	f000 f98b 	bl	8003218 <Error_Handler>
  }
}
 8002f02:	46c0      	nop			; (mov r8, r8)
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b013      	add	sp, #76	; 0x4c
 8002f08:	bd90      	pop	{r4, r7, pc}
	...

08002f0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f12:	1d3b      	adds	r3, r7, #4
 8002f14:	0018      	movs	r0, r3
 8002f16:	230c      	movs	r3, #12
 8002f18:	001a      	movs	r2, r3
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	f003 fae6 	bl	80064ec <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f20:	4b3c      	ldr	r3, [pc, #240]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f22:	4a3d      	ldr	r2, [pc, #244]	; (8003018 <MX_ADC1_Init+0x10c>)
 8002f24:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002f26:	4b3b      	ldr	r3, [pc, #236]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	05d2      	lsls	r2, r2, #23
 8002f2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f2e:	4b39      	ldr	r3, [pc, #228]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f34:	4b37      	ldr	r3, [pc, #220]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002f3a:	4b36      	ldr	r3, [pc, #216]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f3c:	2280      	movs	r2, #128	; 0x80
 8002f3e:	0392      	lsls	r2, r2, #14
 8002f40:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f42:	4b34      	ldr	r3, [pc, #208]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f44:	2204      	movs	r2, #4
 8002f46:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f48:	4b32      	ldr	r3, [pc, #200]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002f4e:	4b31      	ldr	r3, [pc, #196]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002f54:	4b2f      	ldr	r3, [pc, #188]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 8002f5a:	4b2e      	ldr	r3, [pc, #184]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f60:	4b2c      	ldr	r3, [pc, #176]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f66:	4b2b      	ldr	r3, [pc, #172]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f6c:	4b29      	ldr	r3, [pc, #164]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f6e:	222c      	movs	r2, #44	; 0x2c
 8002f70:	2100      	movs	r1, #0
 8002f72:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002f74:	4b27      	ldr	r3, [pc, #156]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8002f7a:	4b26      	ldr	r3, [pc, #152]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f7c:	2207      	movs	r2, #7
 8002f7e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002f80:	4b24      	ldr	r3, [pc, #144]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002f86:	4b23      	ldr	r3, [pc, #140]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f88:	223c      	movs	r2, #60	; 0x3c
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002f8e:	4b21      	ldr	r3, [pc, #132]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f94:	4b1f      	ldr	r3, [pc, #124]	; (8003014 <MX_ADC1_Init+0x108>)
 8002f96:	0018      	movs	r0, r3
 8002f98:	f000 fcb8 	bl	800390c <HAL_ADC_Init>
 8002f9c:	1e03      	subs	r3, r0, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002fa0:	f000 f93a 	bl	8003218 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002fa4:	1d3b      	adds	r3, r7, #4
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002faa:	1d3b      	adds	r3, r7, #4
 8002fac:	2200      	movs	r2, #0
 8002fae:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002fb0:	1d3b      	adds	r3, r7, #4
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fb6:	1d3a      	adds	r2, r7, #4
 8002fb8:	4b16      	ldr	r3, [pc, #88]	; (8003014 <MX_ADC1_Init+0x108>)
 8002fba:	0011      	movs	r1, r2
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f001 f935 	bl	800422c <HAL_ADC_ConfigChannel>
 8002fc2:	1e03      	subs	r3, r0, #0
 8002fc4:	d001      	beq.n	8002fca <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8002fc6:	f000 f927 	bl	8003218 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002fca:	1d3b      	adds	r3, r7, #4
 8002fcc:	4a13      	ldr	r2, [pc, #76]	; (800301c <MX_ADC1_Init+0x110>)
 8002fce:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002fd0:	1d3b      	adds	r3, r7, #4
 8002fd2:	2204      	movs	r2, #4
 8002fd4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fd6:	1d3a      	adds	r2, r7, #4
 8002fd8:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <MX_ADC1_Init+0x108>)
 8002fda:	0011      	movs	r1, r2
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f001 f925 	bl	800422c <HAL_ADC_ConfigChannel>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d001      	beq.n	8002fea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002fe6:	f000 f917 	bl	8003218 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	4a0c      	ldr	r2, [pc, #48]	; (8003020 <MX_ADC1_Init+0x114>)
 8002fee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ff6:	1d3a      	adds	r2, r7, #4
 8002ff8:	4b06      	ldr	r3, [pc, #24]	; (8003014 <MX_ADC1_Init+0x108>)
 8002ffa:	0011      	movs	r1, r2
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f001 f915 	bl	800422c <HAL_ADC_ConfigChannel>
 8003002:	1e03      	subs	r3, r0, #0
 8003004:	d001      	beq.n	800300a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8003006:	f000 f907 	bl	8003218 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	b004      	add	sp, #16
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	2000008c 	.word	0x2000008c
 8003018:	40012400 	.word	0x40012400
 800301c:	04000002 	.word	0x04000002
 8003020:	08000004 	.word	0x08000004

08003024 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800302a:	2310      	movs	r3, #16
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	0018      	movs	r0, r3
 8003030:	2310      	movs	r3, #16
 8003032:	001a      	movs	r2, r3
 8003034:	2100      	movs	r1, #0
 8003036:	f003 fa59 	bl	80064ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	0018      	movs	r0, r3
 800303e:	230c      	movs	r3, #12
 8003040:	001a      	movs	r2, r3
 8003042:	2100      	movs	r1, #0
 8003044:	f003 fa52 	bl	80064ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003048:	4b21      	ldr	r3, [pc, #132]	; (80030d0 <MX_TIM1_Init+0xac>)
 800304a:	4a22      	ldr	r2, [pc, #136]	; (80030d4 <MX_TIM1_Init+0xb0>)
 800304c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 800304e:	4b20      	ldr	r3, [pc, #128]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003050:	223f      	movs	r2, #63	; 0x3f
 8003052:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003054:	4b1e      	ldr	r3, [pc, #120]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800305a:	4b1d      	ldr	r3, [pc, #116]	; (80030d0 <MX_TIM1_Init+0xac>)
 800305c:	4a1e      	ldr	r2, [pc, #120]	; (80030d8 <MX_TIM1_Init+0xb4>)
 800305e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003060:	4b1b      	ldr	r3, [pc, #108]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003062:	2200      	movs	r2, #0
 8003064:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003066:	4b1a      	ldr	r3, [pc, #104]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003068:	2200      	movs	r2, #0
 800306a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800306c:	4b18      	ldr	r3, [pc, #96]	; (80030d0 <MX_TIM1_Init+0xac>)
 800306e:	2200      	movs	r2, #0
 8003070:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003072:	4b17      	ldr	r3, [pc, #92]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003074:	0018      	movs	r0, r3
 8003076:	f002 ff81 	bl	8005f7c <HAL_TIM_Base_Init>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800307e:	f000 f8cb 	bl	8003218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003082:	2110      	movs	r1, #16
 8003084:	187b      	adds	r3, r7, r1
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	0152      	lsls	r2, r2, #5
 800308a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800308c:	187a      	adds	r2, r7, r1
 800308e:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <MX_TIM1_Init+0xac>)
 8003090:	0011      	movs	r1, r2
 8003092:	0018      	movs	r0, r3
 8003094:	f002 ffca 	bl	800602c <HAL_TIM_ConfigClockSource>
 8003098:	1e03      	subs	r3, r0, #0
 800309a:	d001      	beq.n	80030a0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800309c:	f000 f8bc 	bl	8003218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80030a6:	1d3b      	adds	r3, r7, #4
 80030a8:	2200      	movs	r2, #0
 80030aa:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	2200      	movs	r2, #0
 80030b0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030b2:	1d3a      	adds	r2, r7, #4
 80030b4:	4b06      	ldr	r3, [pc, #24]	; (80030d0 <MX_TIM1_Init+0xac>)
 80030b6:	0011      	movs	r1, r2
 80030b8:	0018      	movs	r0, r3
 80030ba:	f003 f995 	bl	80063e8 <HAL_TIMEx_MasterConfigSynchronization>
 80030be:	1e03      	subs	r3, r0, #0
 80030c0:	d001      	beq.n	80030c6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80030c2:	f000 f8a9 	bl	8003218 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b008      	add	sp, #32
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	2000014c 	.word	0x2000014c
 80030d4:	40012c00 	.word	0x40012c00
 80030d8:	0000ffff 	.word	0x0000ffff

080030dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <MX_DMA_Init+0x38>)
 80030e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e6:	4b0b      	ldr	r3, [pc, #44]	; (8003114 <MX_DMA_Init+0x38>)
 80030e8:	2101      	movs	r1, #1
 80030ea:	430a      	orrs	r2, r1
 80030ec:	639a      	str	r2, [r3, #56]	; 0x38
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <MX_DMA_Init+0x38>)
 80030f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f2:	2201      	movs	r2, #1
 80030f4:	4013      	ands	r3, r2
 80030f6:	607b      	str	r3, [r7, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80030fa:	2200      	movs	r2, #0
 80030fc:	2100      	movs	r1, #0
 80030fe:	2009      	movs	r0, #9
 8003100:	f001 fe42 	bl	8004d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003104:	2009      	movs	r0, #9
 8003106:	f001 fe54 	bl	8004db2 <HAL_NVIC_EnableIRQ>

}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	46bd      	mov	sp, r7
 800310e:	b002      	add	sp, #8
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40021000 	.word	0x40021000

08003118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003118:	b590      	push	{r4, r7, lr}
 800311a:	b089      	sub	sp, #36	; 0x24
 800311c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311e:	240c      	movs	r4, #12
 8003120:	193b      	adds	r3, r7, r4
 8003122:	0018      	movs	r0, r3
 8003124:	2314      	movs	r3, #20
 8003126:	001a      	movs	r2, r3
 8003128:	2100      	movs	r1, #0
 800312a:	f003 f9df 	bl	80064ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800312e:	4b36      	ldr	r3, [pc, #216]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003132:	4b35      	ldr	r3, [pc, #212]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003134:	2101      	movs	r1, #1
 8003136:	430a      	orrs	r2, r1
 8003138:	635a      	str	r2, [r3, #52]	; 0x34
 800313a:	4b33      	ldr	r3, [pc, #204]	; (8003208 <MX_GPIO_Init+0xf0>)
 800313c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800313e:	2201      	movs	r2, #1
 8003140:	4013      	ands	r3, r2
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003146:	4b30      	ldr	r3, [pc, #192]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800314a:	4b2f      	ldr	r3, [pc, #188]	; (8003208 <MX_GPIO_Init+0xf0>)
 800314c:	2102      	movs	r1, #2
 800314e:	430a      	orrs	r2, r1
 8003150:	635a      	str	r2, [r3, #52]	; 0x34
 8003152:	4b2d      	ldr	r3, [pc, #180]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003156:	2202      	movs	r2, #2
 8003158:	4013      	ands	r3, r2
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800315e:	4b2a      	ldr	r3, [pc, #168]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003160:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003162:	4b29      	ldr	r3, [pc, #164]	; (8003208 <MX_GPIO_Init+0xf0>)
 8003164:	2108      	movs	r1, #8
 8003166:	430a      	orrs	r2, r1
 8003168:	635a      	str	r2, [r3, #52]	; 0x34
 800316a:	4b27      	ldr	r3, [pc, #156]	; (8003208 <MX_GPIO_Init+0xf0>)
 800316c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800316e:	2208      	movs	r2, #8
 8003170:	4013      	ands	r3, r2
 8003172:	603b      	str	r3, [r7, #0]
 8003174:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay_Pin|M_FW_Pin|M_RV_Pin|RW_Pin
 8003176:	4925      	ldr	r1, [pc, #148]	; (800320c <MX_GPIO_Init+0xf4>)
 8003178:	4b25      	ldr	r3, [pc, #148]	; (8003210 <MX_GPIO_Init+0xf8>)
 800317a:	2200      	movs	r2, #0
 800317c:	0018      	movs	r0, r3
 800317e:	f002 f9eb 	bl	8005558 <HAL_GPIO_WritePin>
                          |E_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 8003182:	4b24      	ldr	r3, [pc, #144]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003184:	2200      	movs	r2, #0
 8003186:	2108      	movs	r1, #8
 8003188:	0018      	movs	r0, r3
 800318a:	f002 f9e5 	bl	8005558 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Relay_Pin M_FW_Pin M_RV_Pin */
  GPIO_InitStruct.Pin = Relay_Pin|M_FW_Pin|M_RV_Pin;
 800318e:	193b      	adds	r3, r7, r4
 8003190:	22e0      	movs	r2, #224	; 0xe0
 8003192:	0212      	lsls	r2, r2, #8
 8003194:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003196:	193b      	adds	r3, r7, r4
 8003198:	2201      	movs	r2, #1
 800319a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800319c:	193b      	adds	r3, r7, r4
 800319e:	2202      	movs	r2, #2
 80031a0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	193b      	adds	r3, r7, r4
 80031a4:	2200      	movs	r2, #0
 80031a6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a8:	193b      	adds	r3, r7, r4
 80031aa:	4a19      	ldr	r2, [pc, #100]	; (8003210 <MX_GPIO_Init+0xf8>)
 80031ac:	0019      	movs	r1, r3
 80031ae:	0010      	movs	r0, r2
 80031b0:	f002 f86e 	bl	8005290 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS_Pin */
  GPIO_InitStruct.Pin = RS_Pin;
 80031b4:	193b      	adds	r3, r7, r4
 80031b6:	2208      	movs	r2, #8
 80031b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ba:	193b      	adds	r3, r7, r4
 80031bc:	2201      	movs	r2, #1
 80031be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	193b      	adds	r3, r7, r4
 80031c2:	2200      	movs	r2, #0
 80031c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c6:	193b      	adds	r3, r7, r4
 80031c8:	2200      	movs	r2, #0
 80031ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RS_GPIO_Port, &GPIO_InitStruct);
 80031cc:	193b      	adds	r3, r7, r4
 80031ce:	4a11      	ldr	r2, [pc, #68]	; (8003214 <MX_GPIO_Init+0xfc>)
 80031d0:	0019      	movs	r1, r3
 80031d2:	0010      	movs	r0, r2
 80031d4:	f002 f85c 	bl	8005290 <HAL_GPIO_Init>

  /*Configure GPIO pins : RW_Pin E_Pin D4_Pin D5_Pin
                           D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = RW_Pin|E_Pin|D4_Pin|D5_Pin
 80031d8:	0021      	movs	r1, r4
 80031da:	187b      	adds	r3, r7, r1
 80031dc:	22fa      	movs	r2, #250	; 0xfa
 80031de:	0092      	lsls	r2, r2, #2
 80031e0:	601a      	str	r2, [r3, #0]
                          |D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031e2:	187b      	adds	r3, r7, r1
 80031e4:	2201      	movs	r2, #1
 80031e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e8:	187b      	adds	r3, r7, r1
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	2200      	movs	r2, #0
 80031f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f4:	187b      	adds	r3, r7, r1
 80031f6:	4a06      	ldr	r2, [pc, #24]	; (8003210 <MX_GPIO_Init+0xf8>)
 80031f8:	0019      	movs	r1, r3
 80031fa:	0010      	movs	r0, r2
 80031fc:	f002 f848 	bl	8005290 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003200:	46c0      	nop			; (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	b009      	add	sp, #36	; 0x24
 8003206:	bd90      	pop	{r4, r7, pc}
 8003208:	40021000 	.word	0x40021000
 800320c:	0000e3e8 	.word	0x0000e3e8
 8003210:	50000400 	.word	0x50000400
 8003214:	50000c00 	.word	0x50000c00

08003218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800321c:	b672      	cpsid	i
}
 800321e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003220:	e7fe      	b.n	8003220 <Error_Handler+0x8>
	...

08003224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <HAL_MspInit+0x44>)
 800322c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322e:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <HAL_MspInit+0x44>)
 8003230:	2101      	movs	r1, #1
 8003232:	430a      	orrs	r2, r1
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
 8003236:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <HAL_MspInit+0x44>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	2201      	movs	r2, #1
 800323c:	4013      	ands	r3, r2
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	4b09      	ldr	r3, [pc, #36]	; (8003268 <HAL_MspInit+0x44>)
 8003244:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003246:	4b08      	ldr	r3, [pc, #32]	; (8003268 <HAL_MspInit+0x44>)
 8003248:	2180      	movs	r1, #128	; 0x80
 800324a:	0549      	lsls	r1, r1, #21
 800324c:	430a      	orrs	r2, r1
 800324e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_MspInit+0x44>)
 8003252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003254:	2380      	movs	r3, #128	; 0x80
 8003256:	055b      	lsls	r3, r3, #21
 8003258:	4013      	ands	r3, r2
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	46bd      	mov	sp, r7
 8003262:	b002      	add	sp, #8
 8003264:	bd80      	pop	{r7, pc}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	40021000 	.word	0x40021000

0800326c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800326c:	b590      	push	{r4, r7, lr}
 800326e:	b08b      	sub	sp, #44	; 0x2c
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003274:	2414      	movs	r4, #20
 8003276:	193b      	adds	r3, r7, r4
 8003278:	0018      	movs	r0, r3
 800327a:	2314      	movs	r3, #20
 800327c:	001a      	movs	r2, r3
 800327e:	2100      	movs	r1, #0
 8003280:	f003 f934 	bl	80064ec <memset>
  if(hadc->Instance==ADC1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a31      	ldr	r2, [pc, #196]	; (8003350 <HAL_ADC_MspInit+0xe4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d15c      	bne.n	8003348 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800328e:	4b31      	ldr	r3, [pc, #196]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 8003290:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003292:	4b30      	ldr	r3, [pc, #192]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 8003294:	2180      	movs	r1, #128	; 0x80
 8003296:	0349      	lsls	r1, r1, #13
 8003298:	430a      	orrs	r2, r1
 800329a:	641a      	str	r2, [r3, #64]	; 0x40
 800329c:	4b2d      	ldr	r3, [pc, #180]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 800329e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a0:	2380      	movs	r3, #128	; 0x80
 80032a2:	035b      	lsls	r3, r3, #13
 80032a4:	4013      	ands	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
 80032a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032aa:	4b2a      	ldr	r3, [pc, #168]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 80032ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032ae:	4b29      	ldr	r3, [pc, #164]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 80032b0:	2101      	movs	r1, #1
 80032b2:	430a      	orrs	r2, r1
 80032b4:	635a      	str	r2, [r3, #52]	; 0x34
 80032b6:	4b27      	ldr	r3, [pc, #156]	; (8003354 <HAL_ADC_MspInit+0xe8>)
 80032b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ba:	2201      	movs	r2, #1
 80032bc:	4013      	ands	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80032c2:	193b      	adds	r3, r7, r4
 80032c4:	2207      	movs	r2, #7
 80032c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032c8:	193b      	adds	r3, r7, r4
 80032ca:	2203      	movs	r2, #3
 80032cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ce:	193b      	adds	r3, r7, r4
 80032d0:	2200      	movs	r2, #0
 80032d2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d4:	193a      	adds	r2, r7, r4
 80032d6:	23a0      	movs	r3, #160	; 0xa0
 80032d8:	05db      	lsls	r3, r3, #23
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f001 ffd7 	bl	8005290 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80032e2:	4b1d      	ldr	r3, [pc, #116]	; (8003358 <HAL_ADC_MspInit+0xec>)
 80032e4:	4a1d      	ldr	r2, [pc, #116]	; (800335c <HAL_ADC_MspInit+0xf0>)
 80032e6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <HAL_ADC_MspInit+0xec>)
 80032ea:	2205      	movs	r2, #5
 80032ec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032ee:	4b1a      	ldr	r3, [pc, #104]	; (8003358 <HAL_ADC_MspInit+0xec>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80032f4:	4b18      	ldr	r3, [pc, #96]	; (8003358 <HAL_ADC_MspInit+0xec>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032fa:	4b17      	ldr	r3, [pc, #92]	; (8003358 <HAL_ADC_MspInit+0xec>)
 80032fc:	2280      	movs	r2, #128	; 0x80
 80032fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003300:	4b15      	ldr	r3, [pc, #84]	; (8003358 <HAL_ADC_MspInit+0xec>)
 8003302:	2280      	movs	r2, #128	; 0x80
 8003304:	0092      	lsls	r2, r2, #2
 8003306:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003308:	4b13      	ldr	r3, [pc, #76]	; (8003358 <HAL_ADC_MspInit+0xec>)
 800330a:	2280      	movs	r2, #128	; 0x80
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003310:	4b11      	ldr	r3, [pc, #68]	; (8003358 <HAL_ADC_MspInit+0xec>)
 8003312:	2200      	movs	r2, #0
 8003314:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003316:	4b10      	ldr	r3, [pc, #64]	; (8003358 <HAL_ADC_MspInit+0xec>)
 8003318:	2200      	movs	r2, #0
 800331a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800331c:	4b0e      	ldr	r3, [pc, #56]	; (8003358 <HAL_ADC_MspInit+0xec>)
 800331e:	0018      	movs	r0, r3
 8003320:	f001 fd64 	bl	8004dec <HAL_DMA_Init>
 8003324:	1e03      	subs	r3, r0, #0
 8003326:	d001      	beq.n	800332c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8003328:	f7ff ff76 	bl	8003218 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a0a      	ldr	r2, [pc, #40]	; (8003358 <HAL_ADC_MspInit+0xec>)
 8003330:	651a      	str	r2, [r3, #80]	; 0x50
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <HAL_ADC_MspInit+0xec>)
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8003338:	2200      	movs	r2, #0
 800333a:	2100      	movs	r1, #0
 800333c:	200c      	movs	r0, #12
 800333e:	f001 fd23 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8003342:	200c      	movs	r0, #12
 8003344:	f001 fd35 	bl	8004db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003348:	46c0      	nop			; (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	b00b      	add	sp, #44	; 0x2c
 800334e:	bd90      	pop	{r4, r7, pc}
 8003350:	40012400 	.word	0x40012400
 8003354:	40021000 	.word	0x40021000
 8003358:	200000f0 	.word	0x200000f0
 800335c:	40020008 	.word	0x40020008

08003360 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0a      	ldr	r2, [pc, #40]	; (8003398 <HAL_TIM_Base_MspInit+0x38>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d10d      	bne.n	800338e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003372:	4b0a      	ldr	r3, [pc, #40]	; (800339c <HAL_TIM_Base_MspInit+0x3c>)
 8003374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003376:	4b09      	ldr	r3, [pc, #36]	; (800339c <HAL_TIM_Base_MspInit+0x3c>)
 8003378:	2180      	movs	r1, #128	; 0x80
 800337a:	0109      	lsls	r1, r1, #4
 800337c:	430a      	orrs	r2, r1
 800337e:	641a      	str	r2, [r3, #64]	; 0x40
 8003380:	4b06      	ldr	r3, [pc, #24]	; (800339c <HAL_TIM_Base_MspInit+0x3c>)
 8003382:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003384:	2380      	movs	r3, #128	; 0x80
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	4013      	ands	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	46bd      	mov	sp, r7
 8003392:	b004      	add	sp, #16
 8003394:	bd80      	pop	{r7, pc}
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	40012c00 	.word	0x40012c00
 800339c:	40021000 	.word	0x40021000

080033a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033a4:	e7fe      	b.n	80033a4 <NMI_Handler+0x4>

080033a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033aa:	e7fe      	b.n	80033aa <HardFault_Handler+0x4>

080033ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80033b0:	46c0      	nop			; (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c4:	f000 f8ec 	bl	80035a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <DMA1_Channel1_IRQHandler+0x14>)
 80033d6:	0018      	movs	r0, r3
 80033d8:	f001 fe18 	bl	800500c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80033dc:	46c0      	nop			; (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	200000f0 	.word	0x200000f0

080033e8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80033ec:	4b03      	ldr	r3, [pc, #12]	; (80033fc <ADC1_IRQHandler+0x14>)
 80033ee:	0018      	movs	r0, r3
 80033f0:	f000 fdec 	bl	8003fcc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80033f4:	46c0      	nop			; (mov r8, r8)
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	2000008c 	.word	0x2000008c

08003400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003408:	4a14      	ldr	r2, [pc, #80]	; (800345c <_sbrk+0x5c>)
 800340a:	4b15      	ldr	r3, [pc, #84]	; (8003460 <_sbrk+0x60>)
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003414:	4b13      	ldr	r3, [pc, #76]	; (8003464 <_sbrk+0x64>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d102      	bne.n	8003422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800341c:	4b11      	ldr	r3, [pc, #68]	; (8003464 <_sbrk+0x64>)
 800341e:	4a12      	ldr	r2, [pc, #72]	; (8003468 <_sbrk+0x68>)
 8003420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003422:	4b10      	ldr	r3, [pc, #64]	; (8003464 <_sbrk+0x64>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	18d3      	adds	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	429a      	cmp	r2, r3
 800342e:	d207      	bcs.n	8003440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003430:	f003 f864 	bl	80064fc <__errno>
 8003434:	0003      	movs	r3, r0
 8003436:	220c      	movs	r2, #12
 8003438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800343a:	2301      	movs	r3, #1
 800343c:	425b      	negs	r3, r3
 800343e:	e009      	b.n	8003454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003440:	4b08      	ldr	r3, [pc, #32]	; (8003464 <_sbrk+0x64>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003446:	4b07      	ldr	r3, [pc, #28]	; (8003464 <_sbrk+0x64>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	18d2      	adds	r2, r2, r3
 800344e:	4b05      	ldr	r3, [pc, #20]	; (8003464 <_sbrk+0x64>)
 8003450:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003452:	68fb      	ldr	r3, [r7, #12]
}
 8003454:	0018      	movs	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	b006      	add	sp, #24
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20002000 	.word	0x20002000
 8003460:	00000400 	.word	0x00000400
 8003464:	20000404 	.word	0x20000404
 8003468:	20000558 	.word	0x20000558

0800346c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003470:	46c0      	nop			; (mov r8, r8)
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003478:	480d      	ldr	r0, [pc, #52]	; (80034b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800347a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800347c:	f7ff fff6 	bl	800346c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003480:	480c      	ldr	r0, [pc, #48]	; (80034b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003482:	490d      	ldr	r1, [pc, #52]	; (80034b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003484:	4a0d      	ldr	r2, [pc, #52]	; (80034bc <LoopForever+0xe>)
  movs r3, #0
 8003486:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003488:	e002      	b.n	8003490 <LoopCopyDataInit>

0800348a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800348a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800348c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800348e:	3304      	adds	r3, #4

08003490 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003490:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003492:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003494:	d3f9      	bcc.n	800348a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003498:	4c0a      	ldr	r4, [pc, #40]	; (80034c4 <LoopForever+0x16>)
  movs r3, #0
 800349a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800349c:	e001      	b.n	80034a2 <LoopFillZerobss>

0800349e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800349e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034a0:	3204      	adds	r2, #4

080034a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a4:	d3fb      	bcc.n	800349e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80034a6:	f003 f82f 	bl	8006508 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80034aa:	f7ff fc61 	bl	8002d70 <main>

080034ae <LoopForever>:

LoopForever:
  b LoopForever
 80034ae:	e7fe      	b.n	80034ae <LoopForever>
  ldr   r0, =_estack
 80034b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80034b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80034bc:	08007194 	.word	0x08007194
  ldr r2, =_sbss
 80034c0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80034c4:	20000554 	.word	0x20000554

080034c8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034c8:	e7fe      	b.n	80034c8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

080034cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034d2:	1dfb      	adds	r3, r7, #7
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_Init+0x3c>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b0a      	ldr	r3, [pc, #40]	; (8003508 <HAL_Init+0x3c>)
 80034de:	2180      	movs	r1, #128	; 0x80
 80034e0:	0049      	lsls	r1, r1, #1
 80034e2:	430a      	orrs	r2, r1
 80034e4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034e6:	2003      	movs	r0, #3
 80034e8:	f000 f810 	bl	800350c <HAL_InitTick>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d003      	beq.n	80034f8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80034f0:	1dfb      	adds	r3, r7, #7
 80034f2:	2201      	movs	r2, #1
 80034f4:	701a      	strb	r2, [r3, #0]
 80034f6:	e001      	b.n	80034fc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80034f8:	f7ff fe94 	bl	8003224 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034fc:	1dfb      	adds	r3, r7, #7
 80034fe:	781b      	ldrb	r3, [r3, #0]
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40022000 	.word	0x40022000

0800350c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800350c:	b590      	push	{r4, r7, lr}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003514:	230f      	movs	r3, #15
 8003516:	18fb      	adds	r3, r7, r3
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800351c:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <HAL_InitTick+0x88>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d02b      	beq.n	800357c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003524:	4b1c      	ldr	r3, [pc, #112]	; (8003598 <HAL_InitTick+0x8c>)
 8003526:	681c      	ldr	r4, [r3, #0]
 8003528:	4b1a      	ldr	r3, [pc, #104]	; (8003594 <HAL_InitTick+0x88>)
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	0019      	movs	r1, r3
 800352e:	23fa      	movs	r3, #250	; 0xfa
 8003530:	0098      	lsls	r0, r3, #2
 8003532:	f7fc fdef 	bl	8000114 <__udivsi3>
 8003536:	0003      	movs	r3, r0
 8003538:	0019      	movs	r1, r3
 800353a:	0020      	movs	r0, r4
 800353c:	f7fc fdea 	bl	8000114 <__udivsi3>
 8003540:	0003      	movs	r3, r0
 8003542:	0018      	movs	r0, r3
 8003544:	f001 fc45 	bl	8004dd2 <HAL_SYSTICK_Config>
 8003548:	1e03      	subs	r3, r0, #0
 800354a:	d112      	bne.n	8003572 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b03      	cmp	r3, #3
 8003550:	d80a      	bhi.n	8003568 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	2301      	movs	r3, #1
 8003556:	425b      	negs	r3, r3
 8003558:	2200      	movs	r2, #0
 800355a:	0018      	movs	r0, r3
 800355c:	f001 fc14 	bl	8004d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003560:	4b0e      	ldr	r3, [pc, #56]	; (800359c <HAL_InitTick+0x90>)
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	e00d      	b.n	8003584 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003568:	230f      	movs	r3, #15
 800356a:	18fb      	adds	r3, r7, r3
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
 8003570:	e008      	b.n	8003584 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003572:	230f      	movs	r3, #15
 8003574:	18fb      	adds	r3, r7, r3
 8003576:	2201      	movs	r2, #1
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	e003      	b.n	8003584 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800357c:	230f      	movs	r3, #15
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	2201      	movs	r2, #1
 8003582:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003584:	230f      	movs	r3, #15
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	781b      	ldrb	r3, [r3, #0]
}
 800358a:	0018      	movs	r0, r3
 800358c:	46bd      	mov	sp, r7
 800358e:	b005      	add	sp, #20
 8003590:	bd90      	pop	{r4, r7, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	20000008 	.word	0x20000008
 8003598:	20000000 	.word	0x20000000
 800359c:	20000004 	.word	0x20000004

080035a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035a4:	4b05      	ldr	r3, [pc, #20]	; (80035bc <HAL_IncTick+0x1c>)
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	001a      	movs	r2, r3
 80035aa:	4b05      	ldr	r3, [pc, #20]	; (80035c0 <HAL_IncTick+0x20>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	18d2      	adds	r2, r2, r3
 80035b0:	4b03      	ldr	r3, [pc, #12]	; (80035c0 <HAL_IncTick+0x20>)
 80035b2:	601a      	str	r2, [r3, #0]
}
 80035b4:	46c0      	nop			; (mov r8, r8)
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	20000008 	.word	0x20000008
 80035c0:	20000408 	.word	0x20000408

080035c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  return uwTick;
 80035c8:	4b02      	ldr	r3, [pc, #8]	; (80035d4 <HAL_GetTick+0x10>)
 80035ca:	681b      	ldr	r3, [r3, #0]
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	20000408 	.word	0x20000408

080035d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035e0:	f7ff fff0 	bl	80035c4 <HAL_GetTick>
 80035e4:	0003      	movs	r3, r0
 80035e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	3301      	adds	r3, #1
 80035f0:	d005      	beq.n	80035fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_Delay+0x44>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	001a      	movs	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	189b      	adds	r3, r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	f7ff ffe0 	bl	80035c4 <HAL_GetTick>
 8003604:	0002      	movs	r2, r0
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	429a      	cmp	r2, r3
 800360e:	d8f7      	bhi.n	8003600 <HAL_Delay+0x28>
  {
  }
}
 8003610:	46c0      	nop			; (mov r8, r8)
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	46bd      	mov	sp, r7
 8003616:	b004      	add	sp, #16
 8003618:	bd80      	pop	{r7, pc}
 800361a:	46c0      	nop			; (mov r8, r8)
 800361c:	20000008 	.word	0x20000008

08003620 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a05      	ldr	r2, [pc, #20]	; (8003644 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003630:	401a      	ands	r2, r3
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	601a      	str	r2, [r3, #0]
}
 800363a:	46c0      	nop			; (mov r8, r8)
 800363c:	46bd      	mov	sp, r7
 800363e:	b002      	add	sp, #8
 8003640:	bd80      	pop	{r7, pc}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	fe3fffff 	.word	0xfe3fffff

08003648 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	23e0      	movs	r3, #224	; 0xe0
 8003656:	045b      	lsls	r3, r3, #17
 8003658:	4013      	ands	r3, r2
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	b002      	add	sp, #8
 8003660:	bd80      	pop	{r7, pc}

08003662 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b084      	sub	sp, #16
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	2104      	movs	r1, #4
 8003676:	400a      	ands	r2, r1
 8003678:	2107      	movs	r1, #7
 800367a:	4091      	lsls	r1, r2
 800367c:	000a      	movs	r2, r1
 800367e:	43d2      	mvns	r2, r2
 8003680:	401a      	ands	r2, r3
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2104      	movs	r1, #4
 8003686:	400b      	ands	r3, r1
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	4099      	lsls	r1, r3
 800368c:	000b      	movs	r3, r1
 800368e:	431a      	orrs	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003694:	46c0      	nop			; (mov r8, r8)
 8003696:	46bd      	mov	sp, r7
 8003698:	b004      	add	sp, #16
 800369a:	bd80      	pop	{r7, pc}

0800369c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	2104      	movs	r1, #4
 80036ae:	400a      	ands	r2, r1
 80036b0:	2107      	movs	r1, #7
 80036b2:	4091      	lsls	r1, r2
 80036b4:	000a      	movs	r2, r1
 80036b6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2104      	movs	r1, #4
 80036bc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80036be:	40da      	lsrs	r2, r3
 80036c0:	0013      	movs	r3, r2
}
 80036c2:	0018      	movs	r0, r3
 80036c4:	46bd      	mov	sp, r7
 80036c6:	b002      	add	sp, #8
 80036c8:	bd80      	pop	{r7, pc}

080036ca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b082      	sub	sp, #8
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	23c0      	movs	r3, #192	; 0xc0
 80036d8:	011b      	lsls	r3, r3, #4
 80036da:	4013      	ands	r3, r2
 80036dc:	d101      	bne.n	80036e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	0018      	movs	r0, r3
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b002      	add	sp, #8
 80036ea:	bd80      	pop	{r7, pc}

080036ec <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	211f      	movs	r1, #31
 8003700:	400a      	ands	r2, r1
 8003702:	210f      	movs	r1, #15
 8003704:	4091      	lsls	r1, r2
 8003706:	000a      	movs	r2, r1
 8003708:	43d2      	mvns	r2, r2
 800370a:	401a      	ands	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	0e9b      	lsrs	r3, r3, #26
 8003710:	210f      	movs	r1, #15
 8003712:	4019      	ands	r1, r3
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	201f      	movs	r0, #31
 8003718:	4003      	ands	r3, r0
 800371a:	4099      	lsls	r1, r3
 800371c:	000b      	movs	r3, r1
 800371e:	431a      	orrs	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003724:	46c0      	nop			; (mov r8, r8)
 8003726:	46bd      	mov	sp, r7
 8003728:	b004      	add	sp, #16
 800372a:	bd80      	pop	{r7, pc}

0800372c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	035b      	lsls	r3, r3, #13
 800373e:	0b5b      	lsrs	r3, r3, #13
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	46bd      	mov	sp, r7
 800374a:	b002      	add	sp, #8
 800374c:	bd80      	pop	{r7, pc}

0800374e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b082      	sub	sp, #8
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	0352      	lsls	r2, r2, #13
 8003760:	0b52      	lsrs	r2, r2, #13
 8003762:	43d2      	mvns	r2, r2
 8003764:	401a      	ands	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	629a      	str	r2, [r3, #40]	; 0x28
}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b002      	add	sp, #8
 8003770:	bd80      	pop	{r7, pc}

08003772 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	2203      	movs	r2, #3
 8003780:	4013      	ands	r3, r2
}
 8003782:	0018      	movs	r0, r3
 8003784:	46bd      	mov	sp, r7
 8003786:	b002      	add	sp, #8
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	0212      	lsls	r2, r2, #8
 80037a0:	43d2      	mvns	r2, r2
 80037a2:	401a      	ands	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	021b      	lsls	r3, r3, #8
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	400b      	ands	r3, r1
 80037ac:	4904      	ldr	r1, [pc, #16]	; (80037c0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80037ae:	400b      	ands	r3, r1
 80037b0:	431a      	orrs	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b004      	add	sp, #16
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	07ffff00 	.word	0x07ffff00

080037c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	4a05      	ldr	r2, [pc, #20]	; (80037e8 <LL_ADC_EnableInternalRegulator+0x24>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	2280      	movs	r2, #128	; 0x80
 80037d6:	0552      	lsls	r2, r2, #21
 80037d8:	431a      	orrs	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	46bd      	mov	sp, r7
 80037e2:	b002      	add	sp, #8
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	6fffffe8 	.word	0x6fffffe8

080037ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	055b      	lsls	r3, r3, #21
 80037fc:	401a      	ands	r2, r3
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	055b      	lsls	r3, r3, #21
 8003802:	429a      	cmp	r2, r3
 8003804:	d101      	bne.n	800380a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800380a:	2300      	movs	r3, #0
}
 800380c:	0018      	movs	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	b002      	add	sp, #8
 8003812:	bd80      	pop	{r7, pc}

08003814 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	4a04      	ldr	r2, [pc, #16]	; (8003834 <LL_ADC_Enable+0x20>)
 8003822:	4013      	ands	r3, r2
 8003824:	2201      	movs	r2, #1
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800382c:	46c0      	nop			; (mov r8, r8)
 800382e:	46bd      	mov	sp, r7
 8003830:	b002      	add	sp, #8
 8003832:	bd80      	pop	{r7, pc}
 8003834:	7fffffe8 	.word	0x7fffffe8

08003838 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4a04      	ldr	r2, [pc, #16]	; (8003858 <LL_ADC_Disable+0x20>)
 8003846:	4013      	ands	r3, r2
 8003848:	2202      	movs	r2, #2
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003850:	46c0      	nop			; (mov r8, r8)
 8003852:	46bd      	mov	sp, r7
 8003854:	b002      	add	sp, #8
 8003856:	bd80      	pop	{r7, pc}
 8003858:	7fffffe8 	.word	0x7fffffe8

0800385c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2201      	movs	r2, #1
 800386a:	4013      	ands	r3, r2
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <LL_ADC_IsEnabled+0x18>
 8003870:	2301      	movs	r3, #1
 8003872:	e000      	b.n	8003876 <LL_ADC_IsEnabled+0x1a>
 8003874:	2300      	movs	r3, #0
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b002      	add	sp, #8
 800387c:	bd80      	pop	{r7, pc}

0800387e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2202      	movs	r2, #2
 800388c:	4013      	ands	r3, r2
 800388e:	2b02      	cmp	r3, #2
 8003890:	d101      	bne.n	8003896 <LL_ADC_IsDisableOngoing+0x18>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <LL_ADC_IsDisableOngoing+0x1a>
 8003896:	2300      	movs	r3, #0
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b002      	add	sp, #8
 800389e:	bd80      	pop	{r7, pc}

080038a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a04      	ldr	r2, [pc, #16]	; (80038c0 <LL_ADC_REG_StartConversion+0x20>)
 80038ae:	4013      	ands	r3, r2
 80038b0:	2204      	movs	r2, #4
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80038b8:	46c0      	nop			; (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b002      	add	sp, #8
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	7fffffe8 	.word	0x7fffffe8

080038c4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	4a04      	ldr	r2, [pc, #16]	; (80038e4 <LL_ADC_REG_StopConversion+0x20>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	2210      	movs	r2, #16
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80038dc:	46c0      	nop			; (mov r8, r8)
 80038de:	46bd      	mov	sp, r7
 80038e0:	b002      	add	sp, #8
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	7fffffe8 	.word	0x7fffffe8

080038e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	2204      	movs	r2, #4
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d101      	bne.n	8003900 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038fc:	2301      	movs	r3, #1
 80038fe:	e000      	b.n	8003902 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003900:	2300      	movs	r3, #0
}
 8003902:	0018      	movs	r0, r3
 8003904:	46bd      	mov	sp, r7
 8003906:	b002      	add	sp, #8
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b088      	sub	sp, #32
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003914:	231f      	movs	r3, #31
 8003916:	18fb      	adds	r3, r7, r3
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800391c:	2300      	movs	r3, #0
 800391e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e17f      	b.n	8003c32 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10a      	bne.n	8003950 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	0018      	movs	r0, r3
 800393e:	f7ff fc95 	bl	800326c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2254      	movs	r2, #84	; 0x54
 800394c:	2100      	movs	r1, #0
 800394e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	0018      	movs	r0, r3
 8003956:	f7ff ff49 	bl	80037ec <LL_ADC_IsInternalRegulatorEnabled>
 800395a:	1e03      	subs	r3, r0, #0
 800395c:	d115      	bne.n	800398a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	0018      	movs	r0, r3
 8003964:	f7ff ff2e 	bl	80037c4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003968:	4bb4      	ldr	r3, [pc, #720]	; (8003c3c <HAL_ADC_Init+0x330>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	49b4      	ldr	r1, [pc, #720]	; (8003c40 <HAL_ADC_Init+0x334>)
 800396e:	0018      	movs	r0, r3
 8003970:	f7fc fbd0 	bl	8000114 <__udivsi3>
 8003974:	0003      	movs	r3, r0
 8003976:	3301      	adds	r3, #1
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800397c:	e002      	b.n	8003984 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	3b01      	subs	r3, #1
 8003982:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1f9      	bne.n	800397e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	0018      	movs	r0, r3
 8003990:	f7ff ff2c 	bl	80037ec <LL_ADC_IsInternalRegulatorEnabled>
 8003994:	1e03      	subs	r3, r0, #0
 8003996:	d10f      	bne.n	80039b8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399c:	2210      	movs	r2, #16
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a8:	2201      	movs	r2, #1
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80039b0:	231f      	movs	r3, #31
 80039b2:	18fb      	adds	r3, r7, r3
 80039b4:	2201      	movs	r2, #1
 80039b6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	0018      	movs	r0, r3
 80039be:	f7ff ff93 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 80039c2:	0003      	movs	r3, r0
 80039c4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ca:	2210      	movs	r2, #16
 80039cc:	4013      	ands	r3, r2
 80039ce:	d000      	beq.n	80039d2 <HAL_ADC_Init+0xc6>
 80039d0:	e122      	b.n	8003c18 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d000      	beq.n	80039da <HAL_ADC_Init+0xce>
 80039d8:	e11e      	b.n	8003c18 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	4a99      	ldr	r2, [pc, #612]	; (8003c44 <HAL_ADC_Init+0x338>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	2202      	movs	r2, #2
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	0018      	movs	r0, r3
 80039f0:	f7ff ff34 	bl	800385c <LL_ADC_IsEnabled>
 80039f4:	1e03      	subs	r3, r0, #0
 80039f6:	d000      	beq.n	80039fa <HAL_ADC_Init+0xee>
 80039f8:	e0ad      	b.n	8003b56 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	7e1b      	ldrb	r3, [r3, #24]
 8003a02:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003a04:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	7e5b      	ldrb	r3, [r3, #25]
 8003a0a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003a0c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	7e9b      	ldrb	r3, [r3, #26]
 8003a12:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003a14:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <HAL_ADC_Init+0x118>
 8003a1e:	2380      	movs	r3, #128	; 0x80
 8003a20:	015b      	lsls	r3, r3, #5
 8003a22:	e000      	b.n	8003a26 <HAL_ADC_Init+0x11a>
 8003a24:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003a26:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003a2c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	da04      	bge.n	8003a40 <HAL_ADC_Init+0x134>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	085b      	lsrs	r3, r3, #1
 8003a3e:	e001      	b.n	8003a44 <HAL_ADC_Init+0x138>
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003a44:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	212c      	movs	r1, #44	; 0x2c
 8003a4a:	5c5b      	ldrb	r3, [r3, r1]
 8003a4c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003a4e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	5c9b      	ldrb	r3, [r3, r2]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d115      	bne.n	8003a8c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	7e9b      	ldrb	r3, [r3, #26]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d105      	bne.n	8003a74 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	2280      	movs	r2, #128	; 0x80
 8003a6c:	0252      	lsls	r2, r2, #9
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
 8003a72:	e00b      	b.n	8003a8c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a78:	2220      	movs	r2, #32
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a84:	2201      	movs	r2, #1
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00a      	beq.n	8003aaa <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a98:	23e0      	movs	r3, #224	; 0xe0
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	4a65      	ldr	r2, [pc, #404]	; (8003c48 <HAL_ADC_Init+0x33c>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	0019      	movs	r1, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	0f9b      	lsrs	r3, r3, #30
 8003ac6:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003acc:	4313      	orrs	r3, r2
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	223c      	movs	r2, #60	; 0x3c
 8003ad8:	5c9b      	ldrb	r3, [r3, r2]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d111      	bne.n	8003b02 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	0f9b      	lsrs	r3, r3, #30
 8003ae4:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003aea:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003af0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003af6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	2201      	movs	r2, #1
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	4a50      	ldr	r2, [pc, #320]	; (8003c4c <HAL_ADC_Init+0x340>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	23c0      	movs	r3, #192	; 0xc0
 8003b1e:	061b      	lsls	r3, r3, #24
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d018      	beq.n	8003b56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003b28:	2380      	movs	r3, #128	; 0x80
 8003b2a:	05db      	lsls	r3, r3, #23
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d012      	beq.n	8003b56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003b34:	2380      	movs	r3, #128	; 0x80
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d00c      	beq.n	8003b56 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003b3c:	4b44      	ldr	r3, [pc, #272]	; (8003c50 <HAL_ADC_Init+0x344>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a44      	ldr	r2, [pc, #272]	; (8003c54 <HAL_ADC_Init+0x348>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	0019      	movs	r1, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	23f0      	movs	r3, #240	; 0xf0
 8003b4c:	039b      	lsls	r3, r3, #14
 8003b4e:	401a      	ands	r2, r3
 8003b50:	4b3f      	ldr	r3, [pc, #252]	; (8003c50 <HAL_ADC_Init+0x344>)
 8003b52:	430a      	orrs	r2, r1
 8003b54:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b5e:	001a      	movs	r2, r3
 8003b60:	2100      	movs	r1, #0
 8003b62:	f7ff fd7e 	bl	8003662 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6e:	493a      	ldr	r1, [pc, #232]	; (8003c58 <HAL_ADC_Init+0x34c>)
 8003b70:	001a      	movs	r2, r3
 8003b72:	f7ff fd76 	bl	8003662 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d109      	bne.n	8003b92 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2110      	movs	r1, #16
 8003b8a:	4249      	negs	r1, r1
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28
 8003b90:	e018      	b.n	8003bc4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	2380      	movs	r3, #128	; 0x80
 8003b98:	039b      	lsls	r3, r3, #14
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d112      	bne.n	8003bc4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	221c      	movs	r2, #28
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2210      	movs	r2, #16
 8003bb2:	4252      	negs	r2, r2
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	0011      	movs	r1, r2
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2100      	movs	r1, #0
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f7ff fd66 	bl	800369c <LL_ADC_GetSamplingTimeCommonChannels>
 8003bd0:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d10b      	bne.n	8003bf2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be4:	2203      	movs	r2, #3
 8003be6:	4393      	bics	r3, r2
 8003be8:	2201      	movs	r2, #1
 8003bea:	431a      	orrs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003bf0:	e01c      	b.n	8003c2c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf6:	2212      	movs	r2, #18
 8003bf8:	4393      	bics	r3, r2
 8003bfa:	2210      	movs	r2, #16
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c06:	2201      	movs	r2, #1
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003c0e:	231f      	movs	r3, #31
 8003c10:	18fb      	adds	r3, r7, r3
 8003c12:	2201      	movs	r2, #1
 8003c14:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003c16:	e009      	b.n	8003c2c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1c:	2210      	movs	r2, #16
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003c24:	231f      	movs	r3, #31
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	2201      	movs	r2, #1
 8003c2a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003c2c:	231f      	movs	r3, #31
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	781b      	ldrb	r3, [r3, #0]
}
 8003c32:	0018      	movs	r0, r3
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b008      	add	sp, #32
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	46c0      	nop			; (mov r8, r8)
 8003c3c:	20000000 	.word	0x20000000
 8003c40:	00030d40 	.word	0x00030d40
 8003c44:	fffffefd 	.word	0xfffffefd
 8003c48:	fffe0201 	.word	0xfffe0201
 8003c4c:	1ffffc02 	.word	0x1ffffc02
 8003c50:	40012708 	.word	0x40012708
 8003c54:	ffc3ffff 	.word	0xffc3ffff
 8003c58:	07ffff04 	.word	0x07ffff04

08003c5c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003c5c:	b5b0      	push	{r4, r5, r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f7ff fe3d 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 8003c6e:	1e03      	subs	r3, r0, #0
 8003c70:	d135      	bne.n	8003cde <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2254      	movs	r2, #84	; 0x54
 8003c76:	5c9b      	ldrb	r3, [r3, r2]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d101      	bne.n	8003c80 <HAL_ADC_Start+0x24>
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	e035      	b.n	8003cec <HAL_ADC_Start+0x90>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2254      	movs	r2, #84	; 0x54
 8003c84:	2101      	movs	r1, #1
 8003c86:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c88:	250f      	movs	r5, #15
 8003c8a:	197c      	adds	r4, r7, r5
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f000 fce6 	bl	8004660 <ADC_Enable>
 8003c94:	0003      	movs	r3, r0
 8003c96:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c98:	197b      	adds	r3, r7, r5
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d119      	bne.n	8003cd4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca4:	4a13      	ldr	r2, [pc, #76]	; (8003cf4 <HAL_ADC_Start+0x98>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2280      	movs	r2, #128	; 0x80
 8003caa:	0052      	lsls	r2, r2, #1
 8003cac:	431a      	orrs	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	221c      	movs	r2, #28
 8003cbe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2254      	movs	r2, #84	; 0x54
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f7ff fde7 	bl	80038a0 <LL_ADC_REG_StartConversion>
 8003cd2:	e008      	b.n	8003ce6 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2254      	movs	r2, #84	; 0x54
 8003cd8:	2100      	movs	r1, #0
 8003cda:	5499      	strb	r1, [r3, r2]
 8003cdc:	e003      	b.n	8003ce6 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cde:	230f      	movs	r3, #15
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003ce6:	230f      	movs	r3, #15
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	781b      	ldrb	r3, [r3, #0]
}
 8003cec:	0018      	movs	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b004      	add	sp, #16
 8003cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf4:	fffff0fe 	.word	0xfffff0fe

08003cf8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003cf8:	b5b0      	push	{r4, r5, r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2254      	movs	r2, #84	; 0x54
 8003d04:	5c9b      	ldrb	r3, [r3, r2]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_ADC_Stop+0x16>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	e029      	b.n	8003d62 <HAL_ADC_Stop+0x6a>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2254      	movs	r2, #84	; 0x54
 8003d12:	2101      	movs	r1, #1
 8003d14:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003d16:	250f      	movs	r5, #15
 8003d18:	197c      	adds	r4, r7, r5
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f000 fc5d 	bl	80045dc <ADC_ConversionStop>
 8003d22:	0003      	movs	r3, r0
 8003d24:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003d26:	197b      	adds	r3, r7, r5
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d112      	bne.n	8003d54 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003d2e:	197c      	adds	r4, r7, r5
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	0018      	movs	r0, r3
 8003d34:	f000 fd1a 	bl	800476c <ADC_Disable>
 8003d38:	0003      	movs	r3, r0
 8003d3a:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003d3c:	197b      	adds	r3, r7, r5
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d107      	bne.n	8003d54 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d48:	4a08      	ldr	r2, [pc, #32]	; (8003d6c <HAL_ADC_Stop+0x74>)
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	431a      	orrs	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2254      	movs	r2, #84	; 0x54
 8003d58:	2100      	movs	r1, #0
 8003d5a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003d5c:	230f      	movs	r3, #15
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	781b      	ldrb	r3, [r3, #0]
}
 8003d62:	0018      	movs	r0, r3
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bdb0      	pop	{r4, r5, r7, pc}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	fffffefe 	.word	0xfffffefe

08003d70 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d102      	bne.n	8003d88 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8003d82:	2308      	movs	r3, #8
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	e00f      	b.n	8003da8 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4013      	ands	r3, r2
 8003d92:	d007      	beq.n	8003da4 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d98:	2220      	movs	r2, #32
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e072      	b.n	8003e8a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003da4:	2304      	movs	r3, #4
 8003da6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003da8:	f7ff fc0c 	bl	80035c4 <HAL_GetTick>
 8003dac:	0003      	movs	r3, r0
 8003dae:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003db0:	e01f      	b.n	8003df2 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	3301      	adds	r3, #1
 8003db6:	d01c      	beq.n	8003df2 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003db8:	f7ff fc04 	bl	80035c4 <HAL_GetTick>
 8003dbc:	0002      	movs	r2, r0
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d302      	bcc.n	8003dce <HAL_ADC_PollForConversion+0x5e>
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d111      	bne.n	8003df2 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d10b      	bne.n	8003df2 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dde:	2204      	movs	r2, #4
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2254      	movs	r2, #84	; 0x54
 8003dea:	2100      	movs	r1, #0
 8003dec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e04b      	b.n	8003e8a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	d0d9      	beq.n	8003db2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e02:	2280      	movs	r2, #128	; 0x80
 8003e04:	0092      	lsls	r2, r2, #2
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	0018      	movs	r0, r3
 8003e12:	f7ff fc5a 	bl	80036ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e16:	1e03      	subs	r3, r0, #0
 8003e18:	d02e      	beq.n	8003e78 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	7e9b      	ldrb	r3, [r3, #26]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d12a      	bne.n	8003e78 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2208      	movs	r2, #8
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d123      	bne.n	8003e78 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	0018      	movs	r0, r3
 8003e36:	f7ff fd57 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 8003e3a:	1e03      	subs	r3, r0, #0
 8003e3c:	d110      	bne.n	8003e60 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	210c      	movs	r1, #12
 8003e4a:	438a      	bics	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e52:	4a10      	ldr	r2, [pc, #64]	; (8003e94 <HAL_ADC_PollForConversion+0x124>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	2201      	movs	r2, #1
 8003e58:	431a      	orrs	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	659a      	str	r2, [r3, #88]	; 0x58
 8003e5e:	e00b      	b.n	8003e78 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e64:	2220      	movs	r2, #32
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e70:	2201      	movs	r2, #1
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	7e1b      	ldrb	r3, [r3, #24]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d103      	bne.n	8003e88 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	220c      	movs	r2, #12
 8003e86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	b004      	add	sp, #16
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	fffffefe 	.word	0xfffffefe

08003e98 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003e98:	b5b0      	push	{r4, r5, r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f7ff fd1d 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 8003eae:	1e03      	subs	r3, r0, #0
 8003eb0:	d16c      	bne.n	8003f8c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2254      	movs	r2, #84	; 0x54
 8003eb6:	5c9b      	ldrb	r3, [r3, r2]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d101      	bne.n	8003ec0 <HAL_ADC_Start_DMA+0x28>
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	e06c      	b.n	8003f9a <HAL_ADC_Start_DMA+0x102>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2254      	movs	r2, #84	; 0x54
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d113      	bne.n	8003efc <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	0018      	movs	r0, r3
 8003eda:	f7ff fcbf 	bl	800385c <LL_ADC_IsEnabled>
 8003ede:	1e03      	subs	r3, r0, #0
 8003ee0:	d004      	beq.n	8003eec <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	0018      	movs	r0, r3
 8003ee8:	f7ff fca6 	bl	8003838 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003efc:	2517      	movs	r5, #23
 8003efe:	197c      	adds	r4, r7, r5
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	0018      	movs	r0, r3
 8003f04:	f000 fbac 	bl	8004660 <ADC_Enable>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f0c:	002c      	movs	r4, r5
 8003f0e:	193b      	adds	r3, r7, r4
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d13e      	bne.n	8003f94 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f1a:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <HAL_ADC_Start_DMA+0x10c>)
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2280      	movs	r2, #128	; 0x80
 8003f20:	0052      	lsls	r2, r2, #1
 8003f22:	431a      	orrs	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f32:	4a1d      	ldr	r2, [pc, #116]	; (8003fa8 <HAL_ADC_Start_DMA+0x110>)
 8003f34:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f3a:	4a1c      	ldr	r2, [pc, #112]	; (8003fac <HAL_ADC_Start_DMA+0x114>)
 8003f3c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f42:	4a1b      	ldr	r2, [pc, #108]	; (8003fb0 <HAL_ADC_Start_DMA+0x118>)
 8003f44:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	221c      	movs	r2, #28
 8003f4c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2254      	movs	r2, #84	; 0x54
 8003f52:	2100      	movs	r1, #0
 8003f54:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2110      	movs	r1, #16
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3340      	adds	r3, #64	; 0x40
 8003f70:	0019      	movs	r1, r3
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	193c      	adds	r4, r7, r4
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f000 ffc2 	bl	8004f00 <HAL_DMA_Start_IT>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	0018      	movs	r0, r3
 8003f86:	f7ff fc8b 	bl	80038a0 <LL_ADC_REG_StartConversion>
 8003f8a:	e003      	b.n	8003f94 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003f8c:	2317      	movs	r3, #23
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	2202      	movs	r2, #2
 8003f92:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003f94:	2317      	movs	r3, #23
 8003f96:	18fb      	adds	r3, r7, r3
 8003f98:	781b      	ldrb	r3, [r3, #0]
}
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	b006      	add	sp, #24
 8003fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	fffff0fe 	.word	0xfffff0fe
 8003fa8:	08004829 	.word	0x08004829
 8003fac:	080048f1 	.word	0x080048f1
 8003fb0:	0800490f 	.word	0x0800490f

08003fb4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b002      	add	sp, #8
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	2202      	movs	r2, #2
 8003fec:	4013      	ands	r3, r2
 8003fee:	d017      	beq.n	8004020 <HAL_ADC_IRQHandler+0x54>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d013      	beq.n	8004020 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	4013      	ands	r3, r2
 8004000:	d106      	bne.n	8004010 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004006:	2280      	movs	r2, #128	; 0x80
 8004008:	0112      	lsls	r2, r2, #4
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	0018      	movs	r0, r3
 8004014:	f000 fdfc 	bl	8004c10 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2202      	movs	r2, #2
 800401e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	2204      	movs	r2, #4
 8004024:	4013      	ands	r3, r2
 8004026:	d003      	beq.n	8004030 <HAL_ADC_IRQHandler+0x64>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2204      	movs	r2, #4
 800402c:	4013      	ands	r3, r2
 800402e:	d107      	bne.n	8004040 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2208      	movs	r2, #8
 8004034:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004036:	d04d      	beq.n	80040d4 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2208      	movs	r2, #8
 800403c:	4013      	ands	r3, r2
 800403e:	d049      	beq.n	80040d4 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004044:	2210      	movs	r2, #16
 8004046:	4013      	ands	r3, r2
 8004048:	d106      	bne.n	8004058 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404e:	2280      	movs	r2, #128	; 0x80
 8004050:	0092      	lsls	r2, r2, #2
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	0018      	movs	r0, r3
 800405e:	f7ff fb34 	bl	80036ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8004062:	1e03      	subs	r3, r0, #0
 8004064:	d02e      	beq.n	80040c4 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	7e9b      	ldrb	r3, [r3, #26]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d12a      	bne.n	80040c4 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2208      	movs	r2, #8
 8004076:	4013      	ands	r3, r2
 8004078:	2b08      	cmp	r3, #8
 800407a:	d123      	bne.n	80040c4 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	0018      	movs	r0, r3
 8004082:	f7ff fc31 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 8004086:	1e03      	subs	r3, r0, #0
 8004088:	d110      	bne.n	80040ac <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	210c      	movs	r1, #12
 8004096:	438a      	bics	r2, r1
 8004098:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409e:	4a56      	ldr	r2, [pc, #344]	; (80041f8 <HAL_ADC_IRQHandler+0x22c>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	2201      	movs	r2, #1
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	659a      	str	r2, [r3, #88]	; 0x58
 80040aa:	e00b      	b.n	80040c4 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b0:	2220      	movs	r2, #32
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040bc:	2201      	movs	r2, #1
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	0018      	movs	r0, r3
 80040c8:	f7fe fe3e 	bl	8002d48 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	220c      	movs	r2, #12
 80040d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	2280      	movs	r2, #128	; 0x80
 80040d8:	4013      	ands	r3, r2
 80040da:	d012      	beq.n	8004102 <HAL_ADC_IRQHandler+0x136>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2280      	movs	r2, #128	; 0x80
 80040e0:	4013      	ands	r3, r2
 80040e2:	d00e      	beq.n	8004102 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e8:	2280      	movs	r2, #128	; 0x80
 80040ea:	0252      	lsls	r2, r2, #9
 80040ec:	431a      	orrs	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	0018      	movs	r0, r3
 80040f6:	f000 f889 	bl	800420c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2280      	movs	r2, #128	; 0x80
 8004100:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	4013      	ands	r3, r2
 800410a:	d014      	beq.n	8004136 <HAL_ADC_IRQHandler+0x16a>
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	2380      	movs	r3, #128	; 0x80
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	4013      	ands	r3, r2
 8004114:	d00f      	beq.n	8004136 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411a:	2280      	movs	r2, #128	; 0x80
 800411c:	0292      	lsls	r2, r2, #10
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	0018      	movs	r0, r3
 8004128:	f000 fd62 	bl	8004bf0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2280      	movs	r2, #128	; 0x80
 8004132:	0052      	lsls	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	2380      	movs	r3, #128	; 0x80
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4013      	ands	r3, r2
 800413e:	d014      	beq.n	800416a <HAL_ADC_IRQHandler+0x19e>
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	2380      	movs	r3, #128	; 0x80
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4013      	ands	r3, r2
 8004148:	d00f      	beq.n	800416a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800414e:	2280      	movs	r2, #128	; 0x80
 8004150:	02d2      	lsls	r2, r2, #11
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	0018      	movs	r0, r3
 800415c:	f000 fd50 	bl	8004c00 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2280      	movs	r2, #128	; 0x80
 8004166:	0092      	lsls	r2, r2, #2
 8004168:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2210      	movs	r2, #16
 800416e:	4013      	ands	r3, r2
 8004170:	d02b      	beq.n	80041ca <HAL_ADC_IRQHandler+0x1fe>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2210      	movs	r2, #16
 8004176:	4013      	ands	r3, r2
 8004178:	d027      	beq.n	80041ca <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417e:	2b00      	cmp	r3, #0
 8004180:	d102      	bne.n	8004188 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8004182:	2301      	movs	r3, #1
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	e008      	b.n	800419a <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	0018      	movs	r0, r3
 800418e:	f7ff faf0 	bl	8003772 <LL_ADC_REG_GetDMATransfer>
 8004192:	1e03      	subs	r3, r0, #0
 8004194:	d001      	beq.n	800419a <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8004196:	2301      	movs	r3, #1
 8004198:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d110      	bne.n	80041c2 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a4:	2280      	movs	r2, #128	; 0x80
 80041a6:	00d2      	lsls	r2, r2, #3
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b2:	2202      	movs	r2, #2
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	0018      	movs	r0, r3
 80041be:	f000 f82d 	bl	800421c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2210      	movs	r2, #16
 80041c8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	2380      	movs	r3, #128	; 0x80
 80041ce:	019b      	lsls	r3, r3, #6
 80041d0:	4013      	ands	r3, r2
 80041d2:	d00d      	beq.n	80041f0 <HAL_ADC_IRQHandler+0x224>
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	2380      	movs	r3, #128	; 0x80
 80041d8:	019b      	lsls	r3, r3, #6
 80041da:	4013      	ands	r3, r2
 80041dc:	d008      	beq.n	80041f0 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	0018      	movs	r0, r3
 80041e2:	f000 fd1d 	bl	8004c20 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2280      	movs	r2, #128	; 0x80
 80041ec:	0192      	lsls	r2, r2, #6
 80041ee:	601a      	str	r2, [r3, #0]
  }
}
 80041f0:	46c0      	nop			; (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b006      	add	sp, #24
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	fffffefe 	.word	0xfffffefe

080041fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004204:	46c0      	nop			; (mov r8, r8)
 8004206:	46bd      	mov	sp, r7
 8004208:	b002      	add	sp, #8
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004214:	46c0      	nop			; (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b002      	add	sp, #8
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	b002      	add	sp, #8
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004236:	2317      	movs	r3, #23
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	2200      	movs	r2, #0
 800423c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2254      	movs	r2, #84	; 0x54
 8004246:	5c9b      	ldrb	r3, [r3, r2]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_ADC_ConfigChannel+0x24>
 800424c:	2302      	movs	r3, #2
 800424e:	e1c0      	b.n	80045d2 <HAL_ADC_ConfigChannel+0x3a6>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2254      	movs	r2, #84	; 0x54
 8004254:	2101      	movs	r1, #1
 8004256:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	0018      	movs	r0, r3
 800425e:	f7ff fb43 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 8004262:	1e03      	subs	r3, r0, #0
 8004264:	d000      	beq.n	8004268 <HAL_ADC_ConfigChannel+0x3c>
 8004266:	e1a3      	b.n	80045b0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d100      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x46>
 8004270:	e143      	b.n	80044fa <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	691a      	ldr	r2, [r3, #16]
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	061b      	lsls	r3, r3, #24
 800427a:	429a      	cmp	r2, r3
 800427c:	d004      	beq.n	8004288 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004282:	4ac1      	ldr	r2, [pc, #772]	; (8004588 <HAL_ADC_ConfigChannel+0x35c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d108      	bne.n	800429a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	0019      	movs	r1, r3
 8004292:	0010      	movs	r0, r2
 8004294:	f7ff fa4a 	bl	800372c <LL_ADC_REG_SetSequencerChAdd>
 8004298:	e0c9      	b.n	800442e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	211f      	movs	r1, #31
 80042a4:	400b      	ands	r3, r1
 80042a6:	210f      	movs	r1, #15
 80042a8:	4099      	lsls	r1, r3
 80042aa:	000b      	movs	r3, r1
 80042ac:	43db      	mvns	r3, r3
 80042ae:	4013      	ands	r3, r2
 80042b0:	0019      	movs	r1, r3
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	035b      	lsls	r3, r3, #13
 80042b8:	0b5b      	lsrs	r3, r3, #13
 80042ba:	d105      	bne.n	80042c8 <HAL_ADC_ConfigChannel+0x9c>
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	0e9b      	lsrs	r3, r3, #26
 80042c2:	221f      	movs	r2, #31
 80042c4:	4013      	ands	r3, r2
 80042c6:	e098      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2201      	movs	r2, #1
 80042ce:	4013      	ands	r3, r2
 80042d0:	d000      	beq.n	80042d4 <HAL_ADC_ConfigChannel+0xa8>
 80042d2:	e091      	b.n	80043f8 <HAL_ADC_ConfigChannel+0x1cc>
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2202      	movs	r2, #2
 80042da:	4013      	ands	r3, r2
 80042dc:	d000      	beq.n	80042e0 <HAL_ADC_ConfigChannel+0xb4>
 80042de:	e089      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x1c8>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2204      	movs	r2, #4
 80042e6:	4013      	ands	r3, r2
 80042e8:	d000      	beq.n	80042ec <HAL_ADC_ConfigChannel+0xc0>
 80042ea:	e081      	b.n	80043f0 <HAL_ADC_ConfigChannel+0x1c4>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2208      	movs	r2, #8
 80042f2:	4013      	ands	r3, r2
 80042f4:	d000      	beq.n	80042f8 <HAL_ADC_ConfigChannel+0xcc>
 80042f6:	e079      	b.n	80043ec <HAL_ADC_ConfigChannel+0x1c0>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2210      	movs	r2, #16
 80042fe:	4013      	ands	r3, r2
 8004300:	d000      	beq.n	8004304 <HAL_ADC_ConfigChannel+0xd8>
 8004302:	e071      	b.n	80043e8 <HAL_ADC_ConfigChannel+0x1bc>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2220      	movs	r2, #32
 800430a:	4013      	ands	r3, r2
 800430c:	d000      	beq.n	8004310 <HAL_ADC_ConfigChannel+0xe4>
 800430e:	e069      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x1b8>
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2240      	movs	r2, #64	; 0x40
 8004316:	4013      	ands	r3, r2
 8004318:	d000      	beq.n	800431c <HAL_ADC_ConfigChannel+0xf0>
 800431a:	e061      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x1b4>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2280      	movs	r2, #128	; 0x80
 8004322:	4013      	ands	r3, r2
 8004324:	d000      	beq.n	8004328 <HAL_ADC_ConfigChannel+0xfc>
 8004326:	e059      	b.n	80043dc <HAL_ADC_ConfigChannel+0x1b0>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d151      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x1ac>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	2380      	movs	r3, #128	; 0x80
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4013      	ands	r3, r2
 800433e:	d149      	bne.n	80043d4 <HAL_ADC_ConfigChannel+0x1a8>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4013      	ands	r3, r2
 800434a:	d141      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x1a4>
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	2380      	movs	r3, #128	; 0x80
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	4013      	ands	r3, r2
 8004356:	d139      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x1a0>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	2380      	movs	r3, #128	; 0x80
 800435e:	015b      	lsls	r3, r3, #5
 8004360:	4013      	ands	r3, r2
 8004362:	d131      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x19c>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	2380      	movs	r3, #128	; 0x80
 800436a:	019b      	lsls	r3, r3, #6
 800436c:	4013      	ands	r3, r2
 800436e:	d129      	bne.n	80043c4 <HAL_ADC_ConfigChannel+0x198>
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	; 0x80
 8004376:	01db      	lsls	r3, r3, #7
 8004378:	4013      	ands	r3, r2
 800437a:	d121      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x194>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2380      	movs	r3, #128	; 0x80
 8004382:	021b      	lsls	r3, r3, #8
 8004384:	4013      	ands	r3, r2
 8004386:	d119      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x190>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	2380      	movs	r3, #128	; 0x80
 800438e:	025b      	lsls	r3, r3, #9
 8004390:	4013      	ands	r3, r2
 8004392:	d111      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x18c>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	2380      	movs	r3, #128	; 0x80
 800439a:	029b      	lsls	r3, r3, #10
 800439c:	4013      	ands	r3, r2
 800439e:	d109      	bne.n	80043b4 <HAL_ADC_ConfigChannel+0x188>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	2380      	movs	r3, #128	; 0x80
 80043a6:	02db      	lsls	r3, r3, #11
 80043a8:	4013      	ands	r3, r2
 80043aa:	d001      	beq.n	80043b0 <HAL_ADC_ConfigChannel+0x184>
 80043ac:	2312      	movs	r3, #18
 80043ae:	e024      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043b0:	2300      	movs	r3, #0
 80043b2:	e022      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043b4:	2311      	movs	r3, #17
 80043b6:	e020      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043b8:	2310      	movs	r3, #16
 80043ba:	e01e      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043bc:	230f      	movs	r3, #15
 80043be:	e01c      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043c0:	230e      	movs	r3, #14
 80043c2:	e01a      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043c4:	230d      	movs	r3, #13
 80043c6:	e018      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043c8:	230c      	movs	r3, #12
 80043ca:	e016      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043cc:	230b      	movs	r3, #11
 80043ce:	e014      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043d0:	230a      	movs	r3, #10
 80043d2:	e012      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043d4:	2309      	movs	r3, #9
 80043d6:	e010      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043d8:	2308      	movs	r3, #8
 80043da:	e00e      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043dc:	2307      	movs	r3, #7
 80043de:	e00c      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043e0:	2306      	movs	r3, #6
 80043e2:	e00a      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043e4:	2305      	movs	r3, #5
 80043e6:	e008      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043e8:	2304      	movs	r3, #4
 80043ea:	e006      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043ec:	2303      	movs	r3, #3
 80043ee:	e004      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043f0:	2302      	movs	r3, #2
 80043f2:	e002      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043f4:	2301      	movs	r3, #1
 80043f6:	e000      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1ce>
 80043f8:	2300      	movs	r3, #0
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	6852      	ldr	r2, [r2, #4]
 80043fe:	201f      	movs	r0, #31
 8004400:	4002      	ands	r2, r0
 8004402:	4093      	lsls	r3, r2
 8004404:	000a      	movs	r2, r1
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	089b      	lsrs	r3, r3, #2
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	429a      	cmp	r2, r3
 800441a:	d808      	bhi.n	800442e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6818      	ldr	r0, [r3, #0]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	6859      	ldr	r1, [r3, #4]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	001a      	movs	r2, r3
 800442a:	f7ff f95f 	bl	80036ec <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6819      	ldr	r1, [r3, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	001a      	movs	r2, r3
 800443c:	f7ff f9a6 	bl	800378c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	db00      	blt.n	800444a <HAL_ADC_ConfigChannel+0x21e>
 8004448:	e0bc      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800444a:	4b50      	ldr	r3, [pc, #320]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 800444c:	0018      	movs	r0, r3
 800444e:	f7ff f8fb 	bl	8003648 <LL_ADC_GetCommonPathInternalCh>
 8004452:	0003      	movs	r3, r0
 8004454:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a4d      	ldr	r2, [pc, #308]	; (8004590 <HAL_ADC_ConfigChannel+0x364>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d122      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	2380      	movs	r3, #128	; 0x80
 8004464:	041b      	lsls	r3, r3, #16
 8004466:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004468:	d11d      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	0412      	lsls	r2, r2, #16
 8004470:	4313      	orrs	r3, r2
 8004472:	4a46      	ldr	r2, [pc, #280]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 8004474:	0019      	movs	r1, r3
 8004476:	0010      	movs	r0, r2
 8004478:	f7ff f8d2 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800447c:	4b45      	ldr	r3, [pc, #276]	; (8004594 <HAL_ADC_ConfigChannel+0x368>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4945      	ldr	r1, [pc, #276]	; (8004598 <HAL_ADC_ConfigChannel+0x36c>)
 8004482:	0018      	movs	r0, r3
 8004484:	f7fb fe46 	bl	8000114 <__udivsi3>
 8004488:	0003      	movs	r3, r0
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	0013      	movs	r3, r2
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	189b      	adds	r3, r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004496:	e002      	b.n	800449e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	3b01      	subs	r3, #1
 800449c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1f9      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044a4:	e08e      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a3c      	ldr	r2, [pc, #240]	; (800459c <HAL_ADC_ConfigChannel+0x370>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d10e      	bne.n	80044ce <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	2380      	movs	r3, #128	; 0x80
 80044b4:	045b      	lsls	r3, r3, #17
 80044b6:	4013      	ands	r3, r2
 80044b8:	d109      	bne.n	80044ce <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2280      	movs	r2, #128	; 0x80
 80044be:	0452      	lsls	r2, r2, #17
 80044c0:	4313      	orrs	r3, r2
 80044c2:	4a32      	ldr	r2, [pc, #200]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 80044c4:	0019      	movs	r1, r3
 80044c6:	0010      	movs	r0, r2
 80044c8:	f7ff f8aa 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
 80044cc:	e07a      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a33      	ldr	r2, [pc, #204]	; (80045a0 <HAL_ADC_ConfigChannel+0x374>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d000      	beq.n	80044da <HAL_ADC_ConfigChannel+0x2ae>
 80044d8:	e074      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	03db      	lsls	r3, r3, #15
 80044e0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80044e2:	d000      	beq.n	80044e6 <HAL_ADC_ConfigChannel+0x2ba>
 80044e4:	e06e      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2280      	movs	r2, #128	; 0x80
 80044ea:	03d2      	lsls	r2, r2, #15
 80044ec:	4313      	orrs	r3, r2
 80044ee:	4a27      	ldr	r2, [pc, #156]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 80044f0:	0019      	movs	r1, r3
 80044f2:	0010      	movs	r0, r2
 80044f4:	f7ff f894 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
 80044f8:	e064      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	2380      	movs	r3, #128	; 0x80
 8004500:	061b      	lsls	r3, r3, #24
 8004502:	429a      	cmp	r2, r3
 8004504:	d004      	beq.n	8004510 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800450a:	4a1f      	ldr	r2, [pc, #124]	; (8004588 <HAL_ADC_ConfigChannel+0x35c>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d107      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	0019      	movs	r1, r3
 800451a:	0010      	movs	r0, r2
 800451c:	f7ff f917 	bl	800374e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	da4d      	bge.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004528:	4b18      	ldr	r3, [pc, #96]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 800452a:	0018      	movs	r0, r3
 800452c:	f7ff f88c 	bl	8003648 <LL_ADC_GetCommonPathInternalCh>
 8004530:	0003      	movs	r3, r0
 8004532:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a15      	ldr	r2, [pc, #84]	; (8004590 <HAL_ADC_ConfigChannel+0x364>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d108      	bne.n	8004550 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	4a18      	ldr	r2, [pc, #96]	; (80045a4 <HAL_ADC_ConfigChannel+0x378>)
 8004542:	4013      	ands	r3, r2
 8004544:	4a11      	ldr	r2, [pc, #68]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 8004546:	0019      	movs	r1, r3
 8004548:	0010      	movs	r0, r2
 800454a:	f7ff f869 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
 800454e:	e039      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a11      	ldr	r2, [pc, #68]	; (800459c <HAL_ADC_ConfigChannel+0x370>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d108      	bne.n	800456c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	4a12      	ldr	r2, [pc, #72]	; (80045a8 <HAL_ADC_ConfigChannel+0x37c>)
 800455e:	4013      	ands	r3, r2
 8004560:	4a0a      	ldr	r2, [pc, #40]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 8004562:	0019      	movs	r1, r3
 8004564:	0010      	movs	r0, r2
 8004566:	f7ff f85b 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
 800456a:	e02b      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a0b      	ldr	r2, [pc, #44]	; (80045a0 <HAL_ADC_ConfigChannel+0x374>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d126      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4a0c      	ldr	r2, [pc, #48]	; (80045ac <HAL_ADC_ConfigChannel+0x380>)
 800457a:	4013      	ands	r3, r2
 800457c:	4a03      	ldr	r2, [pc, #12]	; (800458c <HAL_ADC_ConfigChannel+0x360>)
 800457e:	0019      	movs	r1, r3
 8004580:	0010      	movs	r0, r2
 8004582:	f7ff f84d 	bl	8003620 <LL_ADC_SetCommonPathInternalCh>
 8004586:	e01d      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x398>
 8004588:	80000004 	.word	0x80000004
 800458c:	40012708 	.word	0x40012708
 8004590:	b0001000 	.word	0xb0001000
 8004594:	20000000 	.word	0x20000000
 8004598:	00030d40 	.word	0x00030d40
 800459c:	b8004000 	.word	0xb8004000
 80045a0:	b4002000 	.word	0xb4002000
 80045a4:	ff7fffff 	.word	0xff7fffff
 80045a8:	feffffff 	.word	0xfeffffff
 80045ac:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b4:	2220      	movs	r2, #32
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80045bc:	2317      	movs	r3, #23
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	2201      	movs	r2, #1
 80045c2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2254      	movs	r2, #84	; 0x54
 80045c8:	2100      	movs	r1, #0
 80045ca:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80045cc:	2317      	movs	r3, #23
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	781b      	ldrb	r3, [r3, #0]
}
 80045d2:	0018      	movs	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	b006      	add	sp, #24
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	46c0      	nop			; (mov r8, r8)

080045dc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	0018      	movs	r0, r3
 80045ea:	f7ff f97d 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 80045ee:	1e03      	subs	r3, r0, #0
 80045f0:	d031      	beq.n	8004656 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	0018      	movs	r0, r3
 80045f8:	f7ff f941 	bl	800387e <LL_ADC_IsDisableOngoing>
 80045fc:	1e03      	subs	r3, r0, #0
 80045fe:	d104      	bne.n	800460a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	0018      	movs	r0, r3
 8004606:	f7ff f95d 	bl	80038c4 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800460a:	f7fe ffdb 	bl	80035c4 <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004612:	e01a      	b.n	800464a <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004614:	f7fe ffd6 	bl	80035c4 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d913      	bls.n	800464a <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2204      	movs	r2, #4
 800462a:	4013      	ands	r3, r2
 800462c:	d00d      	beq.n	800464a <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004632:	2210      	movs	r2, #16
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800463e:	2201      	movs	r2, #1
 8004640:	431a      	orrs	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e006      	b.n	8004658 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	2204      	movs	r2, #4
 8004652:	4013      	ands	r3, r2
 8004654:	d1de      	bne.n	8004614 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	0018      	movs	r0, r3
 800465a:	46bd      	mov	sp, r7
 800465c:	b004      	add	sp, #16
 800465e:	bd80      	pop	{r7, pc}

08004660 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004668:	2300      	movs	r3, #0
 800466a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	0018      	movs	r0, r3
 8004672:	f7ff f8f3 	bl	800385c <LL_ADC_IsEnabled>
 8004676:	1e03      	subs	r3, r0, #0
 8004678:	d000      	beq.n	800467c <ADC_Enable+0x1c>
 800467a:	e069      	b.n	8004750 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	4a36      	ldr	r2, [pc, #216]	; (800475c <ADC_Enable+0xfc>)
 8004684:	4013      	ands	r3, r2
 8004686:	d00d      	beq.n	80046a4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800468c:	2210      	movs	r2, #16
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004698:	2201      	movs	r2, #1
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e056      	b.n	8004752 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7ff f8b3 	bl	8003814 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80046ae:	4b2c      	ldr	r3, [pc, #176]	; (8004760 <ADC_Enable+0x100>)
 80046b0:	0018      	movs	r0, r3
 80046b2:	f7fe ffc9 	bl	8003648 <LL_ADC_GetCommonPathInternalCh>
 80046b6:	0002      	movs	r2, r0
 80046b8:	2380      	movs	r3, #128	; 0x80
 80046ba:	041b      	lsls	r3, r3, #16
 80046bc:	4013      	ands	r3, r2
 80046be:	d00f      	beq.n	80046e0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046c0:	4b28      	ldr	r3, [pc, #160]	; (8004764 <ADC_Enable+0x104>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4928      	ldr	r1, [pc, #160]	; (8004768 <ADC_Enable+0x108>)
 80046c6:	0018      	movs	r0, r3
 80046c8:	f7fb fd24 	bl	8000114 <__udivsi3>
 80046cc:	0003      	movs	r3, r0
 80046ce:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80046d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046d2:	e002      	b.n	80046da <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f9      	bne.n	80046d4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	7e5b      	ldrb	r3, [r3, #25]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d033      	beq.n	8004750 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80046e8:	f7fe ff6c 	bl	80035c4 <HAL_GetTick>
 80046ec:	0003      	movs	r3, r0
 80046ee:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046f0:	e027      	b.n	8004742 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	0018      	movs	r0, r3
 80046f8:	f7ff f8b0 	bl	800385c <LL_ADC_IsEnabled>
 80046fc:	1e03      	subs	r3, r0, #0
 80046fe:	d104      	bne.n	800470a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	0018      	movs	r0, r3
 8004706:	f7ff f885 	bl	8003814 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800470a:	f7fe ff5b 	bl	80035c4 <HAL_GetTick>
 800470e:	0002      	movs	r2, r0
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d914      	bls.n	8004742 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2201      	movs	r2, #1
 8004720:	4013      	ands	r3, r2
 8004722:	2b01      	cmp	r3, #1
 8004724:	d00d      	beq.n	8004742 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800472a:	2210      	movs	r2, #16
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004736:	2201      	movs	r2, #1
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e007      	b.n	8004752 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2201      	movs	r2, #1
 800474a:	4013      	ands	r3, r2
 800474c:	2b01      	cmp	r3, #1
 800474e:	d1d0      	bne.n	80046f2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	0018      	movs	r0, r3
 8004754:	46bd      	mov	sp, r7
 8004756:	b004      	add	sp, #16
 8004758:	bd80      	pop	{r7, pc}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	80000017 	.word	0x80000017
 8004760:	40012708 	.word	0x40012708
 8004764:	20000000 	.word	0x20000000
 8004768:	00030d40 	.word	0x00030d40

0800476c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	0018      	movs	r0, r3
 800477a:	f7ff f880 	bl	800387e <LL_ADC_IsDisableOngoing>
 800477e:	0003      	movs	r3, r0
 8004780:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	0018      	movs	r0, r3
 8004788:	f7ff f868 	bl	800385c <LL_ADC_IsEnabled>
 800478c:	1e03      	subs	r3, r0, #0
 800478e:	d046      	beq.n	800481e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d143      	bne.n	800481e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	2205      	movs	r2, #5
 800479e:	4013      	ands	r3, r2
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d10d      	bne.n	80047c0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	0018      	movs	r0, r3
 80047aa:	f7ff f845 	bl	8003838 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2203      	movs	r2, #3
 80047b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80047b6:	f7fe ff05 	bl	80035c4 <HAL_GetTick>
 80047ba:	0003      	movs	r3, r0
 80047bc:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047be:	e028      	b.n	8004812 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c4:	2210      	movs	r2, #16
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d0:	2201      	movs	r2, #1
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e021      	b.n	8004820 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047dc:	f7fe fef2 	bl	80035c4 <HAL_GetTick>
 80047e0:	0002      	movs	r2, r0
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d913      	bls.n	8004812 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	2201      	movs	r2, #1
 80047f2:	4013      	ands	r3, r2
 80047f4:	d00d      	beq.n	8004812 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fa:	2210      	movs	r2, #16
 80047fc:	431a      	orrs	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004806:	2201      	movs	r2, #1
 8004808:	431a      	orrs	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e006      	b.n	8004820 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2201      	movs	r2, #1
 800481a:	4013      	ands	r3, r2
 800481c:	d1de      	bne.n	80047dc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	0018      	movs	r0, r3
 8004822:	46bd      	mov	sp, r7
 8004824:	b004      	add	sp, #16
 8004826:	bd80      	pop	{r7, pc}

08004828 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004834:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483a:	2250      	movs	r2, #80	; 0x50
 800483c:	4013      	ands	r3, r2
 800483e:	d141      	bne.n	80048c4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004844:	2280      	movs	r2, #128	; 0x80
 8004846:	0092      	lsls	r2, r2, #2
 8004848:	431a      	orrs	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	0018      	movs	r0, r3
 8004854:	f7fe ff39 	bl	80036ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8004858:	1e03      	subs	r3, r0, #0
 800485a:	d02e      	beq.n	80048ba <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	7e9b      	ldrb	r3, [r3, #26]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d12a      	bne.n	80048ba <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2208      	movs	r2, #8
 800486c:	4013      	ands	r3, r2
 800486e:	2b08      	cmp	r3, #8
 8004870:	d123      	bne.n	80048ba <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	0018      	movs	r0, r3
 8004878:	f7ff f836 	bl	80038e8 <LL_ADC_REG_IsConversionOngoing>
 800487c:	1e03      	subs	r3, r0, #0
 800487e:	d110      	bne.n	80048a2 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685a      	ldr	r2, [r3, #4]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	210c      	movs	r1, #12
 800488c:	438a      	bics	r2, r1
 800488e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004894:	4a15      	ldr	r2, [pc, #84]	; (80048ec <ADC_DMAConvCplt+0xc4>)
 8004896:	4013      	ands	r3, r2
 8004898:	2201      	movs	r2, #1
 800489a:	431a      	orrs	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	659a      	str	r2, [r3, #88]	; 0x58
 80048a0:	e00b      	b.n	80048ba <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a6:	2220      	movs	r2, #32
 80048a8:	431a      	orrs	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	2201      	movs	r2, #1
 80048b4:	431a      	orrs	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	0018      	movs	r0, r3
 80048be:	f7fe fa43 	bl	8002d48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80048c2:	e00f      	b.n	80048e4 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c8:	2210      	movs	r2, #16
 80048ca:	4013      	ands	r3, r2
 80048cc:	d004      	beq.n	80048d8 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	0018      	movs	r0, r3
 80048d2:	f7ff fca3 	bl	800421c <HAL_ADC_ErrorCallback>
}
 80048d6:	e005      	b.n	80048e4 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	0010      	movs	r0, r2
 80048e2:	4798      	blx	r3
}
 80048e4:	46c0      	nop			; (mov r8, r8)
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b004      	add	sp, #16
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	fffffefe 	.word	0xfffffefe

080048f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	0018      	movs	r0, r3
 8004902:	f7ff fc7b 	bl	80041fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	46bd      	mov	sp, r7
 800490a:	b004      	add	sp, #16
 800490c:	bd80      	pop	{r7, pc}

0800490e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b084      	sub	sp, #16
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004920:	2240      	movs	r2, #64	; 0x40
 8004922:	431a      	orrs	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800492c:	2204      	movs	r2, #4
 800492e:	431a      	orrs	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	0018      	movs	r0, r3
 8004938:	f7ff fc70 	bl	800421c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800493c:	46c0      	nop			; (mov r8, r8)
 800493e:	46bd      	mov	sp, r7
 8004940:	b004      	add	sp, #16
 8004942:	bd80      	pop	{r7, pc}

08004944 <LL_ADC_SetCalibrationFactor>:
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	22b4      	movs	r2, #180	; 0xb4
 8004952:	589b      	ldr	r3, [r3, r2]
 8004954:	227f      	movs	r2, #127	; 0x7f
 8004956:	4393      	bics	r3, r2
 8004958:	001a      	movs	r2, r3
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	431a      	orrs	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	21b4      	movs	r1, #180	; 0xb4
 8004962:	505a      	str	r2, [r3, r1]
}
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bd80      	pop	{r7, pc}

0800496c <LL_ADC_GetCalibrationFactor>:
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	22b4      	movs	r2, #180	; 0xb4
 8004978:	589b      	ldr	r3, [r3, r2]
 800497a:	227f      	movs	r2, #127	; 0x7f
 800497c:	4013      	ands	r3, r2
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b002      	add	sp, #8
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <LL_ADC_Enable>:
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4a04      	ldr	r2, [pc, #16]	; (80049a8 <LL_ADC_Enable+0x20>)
 8004996:	4013      	ands	r3, r2
 8004998:	2201      	movs	r2, #1
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	609a      	str	r2, [r3, #8]
}
 80049a0:	46c0      	nop			; (mov r8, r8)
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b002      	add	sp, #8
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	7fffffe8 	.word	0x7fffffe8

080049ac <LL_ADC_Disable>:
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	4a04      	ldr	r2, [pc, #16]	; (80049cc <LL_ADC_Disable+0x20>)
 80049ba:	4013      	ands	r3, r2
 80049bc:	2202      	movs	r2, #2
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	609a      	str	r2, [r3, #8]
}
 80049c4:	46c0      	nop			; (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b002      	add	sp, #8
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	7fffffe8 	.word	0x7fffffe8

080049d0 <LL_ADC_IsEnabled>:
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2201      	movs	r2, #1
 80049de:	4013      	ands	r3, r2
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <LL_ADC_IsEnabled+0x18>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <LL_ADC_IsEnabled+0x1a>
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	0018      	movs	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	b002      	add	sp, #8
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <LL_ADC_StartCalibration>:
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	4a05      	ldr	r2, [pc, #20]	; (8004a18 <LL_ADC_StartCalibration+0x24>)
 8004a02:	4013      	ands	r3, r2
 8004a04:	2280      	movs	r2, #128	; 0x80
 8004a06:	0612      	lsls	r2, r2, #24
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	609a      	str	r2, [r3, #8]
}
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	46bd      	mov	sp, r7
 8004a12:	b002      	add	sp, #8
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	46c0      	nop			; (mov r8, r8)
 8004a18:	7fffffe8 	.word	0x7fffffe8

08004a1c <LL_ADC_IsCalibrationOnGoing>:
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	0fdb      	lsrs	r3, r3, #31
 8004a2a:	07da      	lsls	r2, r3, #31
 8004a2c:	2380      	movs	r3, #128	; 0x80
 8004a2e:	061b      	lsls	r3, r3, #24
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d101      	bne.n	8004a38 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004a34:	2301      	movs	r3, #1
 8004a36:	e000      	b.n	8004a3a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b002      	add	sp, #8
 8004a40:	bd80      	pop	{r7, pc}
	...

08004a44 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004a44:	b590      	push	{r4, r7, lr}
 8004a46:	b089      	sub	sp, #36	; 0x24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2254      	movs	r2, #84	; 0x54
 8004a58:	5c9b      	ldrb	r3, [r3, r2]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_ADCEx_Calibration_Start+0x1e>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e0ba      	b.n	8004bd8 <HAL_ADCEx_Calibration_Start+0x194>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2254      	movs	r2, #84	; 0x54
 8004a66:	2101      	movs	r1, #1
 8004a68:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004a6a:	2317      	movs	r3, #23
 8004a6c:	18fc      	adds	r4, r7, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	0018      	movs	r0, r3
 8004a72:	f7ff fe7b 	bl	800476c <ADC_Disable>
 8004a76:	0003      	movs	r3, r0
 8004a78:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f7ff ffa6 	bl	80049d0 <LL_ADC_IsEnabled>
 8004a84:	1e03      	subs	r3, r0, #0
 8004a86:	d000      	beq.n	8004a8a <HAL_ADCEx_Calibration_Start+0x46>
 8004a88:	e099      	b.n	8004bbe <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8e:	4a54      	ldr	r2, [pc, #336]	; (8004be0 <HAL_ADCEx_Calibration_Start+0x19c>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	2202      	movs	r2, #2
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	4a50      	ldr	r2, [pc, #320]	; (8004be4 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	494d      	ldr	r1, [pc, #308]	; (8004be8 <HAL_ADCEx_Calibration_Start+0x1a4>)
 8004ab2:	400a      	ands	r2, r1
 8004ab4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61fb      	str	r3, [r7, #28]
 8004aba:	e02d      	b.n	8004b18 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f7ff ff97 	bl	80049f4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ac6:	e014      	b.n	8004af2 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	3301      	adds	r3, #1
 8004acc:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	4a46      	ldr	r2, [pc, #280]	; (8004bec <HAL_ADCEx_Calibration_Start+0x1a8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d90d      	bls.n	8004af2 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ada:	2212      	movs	r2, #18
 8004adc:	4393      	bics	r3, r2
 8004ade:	2210      	movs	r2, #16
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2254      	movs	r2, #84	; 0x54
 8004aea:	2100      	movs	r1, #0
 8004aec:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e072      	b.n	8004bd8 <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	0018      	movs	r0, r3
 8004af8:	f7ff ff90 	bl	8004a1c <LL_ADC_IsCalibrationOnGoing>
 8004afc:	1e03      	subs	r3, r0, #0
 8004afe:	d1e3      	bne.n	8004ac8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	0018      	movs	r0, r3
 8004b06:	f7ff ff31 	bl	800496c <LL_ADC_GetCalibrationFactor>
 8004b0a:	0002      	movs	r2, r0
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	189b      	adds	r3, r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3301      	adds	r3, #1
 8004b16:	61fb      	str	r3, [r7, #28]
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	2b07      	cmp	r3, #7
 8004b1c:	d9ce      	bls.n	8004abc <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004b1e:	69f9      	ldr	r1, [r7, #28]
 8004b20:	69b8      	ldr	r0, [r7, #24]
 8004b22:	f7fb faf7 	bl	8000114 <__udivsi3>
 8004b26:	0003      	movs	r3, r0
 8004b28:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7ff ff2a 	bl	8004988 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	0011      	movs	r1, r2
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f7ff ff01 	bl	8004944 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7ff ff30 	bl	80049ac <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b4c:	f7fe fd3a 	bl	80035c4 <HAL_GetTick>
 8004b50:	0003      	movs	r3, r0
 8004b52:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b54:	e01b      	b.n	8004b8e <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b56:	f7fe fd35 	bl	80035c4 <HAL_GetTick>
 8004b5a:	0002      	movs	r2, r0
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d914      	bls.n	8004b8e <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7ff ff31 	bl	80049d0 <LL_ADC_IsEnabled>
 8004b6e:	1e03      	subs	r3, r0, #0
 8004b70:	d00d      	beq.n	8004b8e <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b76:	2210      	movs	r2, #16
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b82:	2201      	movs	r2, #1
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e024      	b.n	8004bd8 <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	0018      	movs	r0, r3
 8004b94:	f7ff ff1c 	bl	80049d0 <LL_ADC_IsEnabled>
 8004b98:	1e03      	subs	r3, r0, #0
 8004b9a:	d1dc      	bne.n	8004b56 <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68d9      	ldr	r1, [r3, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb0:	2203      	movs	r2, #3
 8004bb2:	4393      	bics	r3, r2
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	659a      	str	r2, [r3, #88]	; 0x58
 8004bbc:	e005      	b.n	8004bca <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc2:	2210      	movs	r2, #16
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2254      	movs	r2, #84	; 0x54
 8004bce:	2100      	movs	r1, #0
 8004bd0:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004bd2:	2317      	movs	r3, #23
 8004bd4:	18fb      	adds	r3, r7, r3
 8004bd6:	781b      	ldrb	r3, [r3, #0]
}
 8004bd8:	0018      	movs	r0, r3
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	b009      	add	sp, #36	; 0x24
 8004bde:	bd90      	pop	{r4, r7, pc}
 8004be0:	fffffefd 	.word	0xfffffefd
 8004be4:	00008003 	.word	0x00008003
 8004be8:	ffff7ffc 	.word	0xffff7ffc
 8004bec:	0002f1ff 	.word	0x0002f1ff

08004bf0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004bf8:	46c0      	nop			; (mov r8, r8)
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	b002      	add	sp, #8
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004c08:	46c0      	nop			; (mov r8, r8)
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	b002      	add	sp, #8
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004c18:	46c0      	nop			; (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b002      	add	sp, #8
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8004c28:	46c0      	nop			; (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b002      	add	sp, #8
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	0002      	movs	r2, r0
 8004c38:	1dfb      	adds	r3, r7, #7
 8004c3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c3c:	1dfb      	adds	r3, r7, #7
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b7f      	cmp	r3, #127	; 0x7f
 8004c42:	d809      	bhi.n	8004c58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c44:	1dfb      	adds	r3, r7, #7
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	001a      	movs	r2, r3
 8004c4a:	231f      	movs	r3, #31
 8004c4c:	401a      	ands	r2, r3
 8004c4e:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <__NVIC_EnableIRQ+0x30>)
 8004c50:	2101      	movs	r1, #1
 8004c52:	4091      	lsls	r1, r2
 8004c54:	000a      	movs	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	b002      	add	sp, #8
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	e000e100 	.word	0xe000e100

08004c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c64:	b590      	push	{r4, r7, lr}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	0002      	movs	r2, r0
 8004c6c:	6039      	str	r1, [r7, #0]
 8004c6e:	1dfb      	adds	r3, r7, #7
 8004c70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c72:	1dfb      	adds	r3, r7, #7
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b7f      	cmp	r3, #127	; 0x7f
 8004c78:	d828      	bhi.n	8004ccc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c7a:	4a2f      	ldr	r2, [pc, #188]	; (8004d38 <__NVIC_SetPriority+0xd4>)
 8004c7c:	1dfb      	adds	r3, r7, #7
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	b25b      	sxtb	r3, r3
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	33c0      	adds	r3, #192	; 0xc0
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	589b      	ldr	r3, [r3, r2]
 8004c8a:	1dfa      	adds	r2, r7, #7
 8004c8c:	7812      	ldrb	r2, [r2, #0]
 8004c8e:	0011      	movs	r1, r2
 8004c90:	2203      	movs	r2, #3
 8004c92:	400a      	ands	r2, r1
 8004c94:	00d2      	lsls	r2, r2, #3
 8004c96:	21ff      	movs	r1, #255	; 0xff
 8004c98:	4091      	lsls	r1, r2
 8004c9a:	000a      	movs	r2, r1
 8004c9c:	43d2      	mvns	r2, r2
 8004c9e:	401a      	ands	r2, r3
 8004ca0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	019b      	lsls	r3, r3, #6
 8004ca6:	22ff      	movs	r2, #255	; 0xff
 8004ca8:	401a      	ands	r2, r3
 8004caa:	1dfb      	adds	r3, r7, #7
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	0018      	movs	r0, r3
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	4003      	ands	r3, r0
 8004cb4:	00db      	lsls	r3, r3, #3
 8004cb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cb8:	481f      	ldr	r0, [pc, #124]	; (8004d38 <__NVIC_SetPriority+0xd4>)
 8004cba:	1dfb      	adds	r3, r7, #7
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	b25b      	sxtb	r3, r3
 8004cc0:	089b      	lsrs	r3, r3, #2
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	33c0      	adds	r3, #192	; 0xc0
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004cca:	e031      	b.n	8004d30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ccc:	4a1b      	ldr	r2, [pc, #108]	; (8004d3c <__NVIC_SetPriority+0xd8>)
 8004cce:	1dfb      	adds	r3, r7, #7
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	230f      	movs	r3, #15
 8004cd6:	400b      	ands	r3, r1
 8004cd8:	3b08      	subs	r3, #8
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	3306      	adds	r3, #6
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	18d3      	adds	r3, r2, r3
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	1dfa      	adds	r2, r7, #7
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	0011      	movs	r1, r2
 8004cec:	2203      	movs	r2, #3
 8004cee:	400a      	ands	r2, r1
 8004cf0:	00d2      	lsls	r2, r2, #3
 8004cf2:	21ff      	movs	r1, #255	; 0xff
 8004cf4:	4091      	lsls	r1, r2
 8004cf6:	000a      	movs	r2, r1
 8004cf8:	43d2      	mvns	r2, r2
 8004cfa:	401a      	ands	r2, r3
 8004cfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	019b      	lsls	r3, r3, #6
 8004d02:	22ff      	movs	r2, #255	; 0xff
 8004d04:	401a      	ands	r2, r3
 8004d06:	1dfb      	adds	r3, r7, #7
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	4003      	ands	r3, r0
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d14:	4809      	ldr	r0, [pc, #36]	; (8004d3c <__NVIC_SetPriority+0xd8>)
 8004d16:	1dfb      	adds	r3, r7, #7
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	001c      	movs	r4, r3
 8004d1c:	230f      	movs	r3, #15
 8004d1e:	4023      	ands	r3, r4
 8004d20:	3b08      	subs	r3, #8
 8004d22:	089b      	lsrs	r3, r3, #2
 8004d24:	430a      	orrs	r2, r1
 8004d26:	3306      	adds	r3, #6
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	18c3      	adds	r3, r0, r3
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	601a      	str	r2, [r3, #0]
}
 8004d30:	46c0      	nop			; (mov r8, r8)
 8004d32:	46bd      	mov	sp, r7
 8004d34:	b003      	add	sp, #12
 8004d36:	bd90      	pop	{r4, r7, pc}
 8004d38:	e000e100 	.word	0xe000e100
 8004d3c:	e000ed00 	.word	0xe000ed00

08004d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	1e5a      	subs	r2, r3, #1
 8004d4c:	2380      	movs	r3, #128	; 0x80
 8004d4e:	045b      	lsls	r3, r3, #17
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d301      	bcc.n	8004d58 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d54:	2301      	movs	r3, #1
 8004d56:	e010      	b.n	8004d7a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d58:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <SysTick_Config+0x44>)
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	3a01      	subs	r2, #1
 8004d5e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d60:	2301      	movs	r3, #1
 8004d62:	425b      	negs	r3, r3
 8004d64:	2103      	movs	r1, #3
 8004d66:	0018      	movs	r0, r3
 8004d68:	f7ff ff7c 	bl	8004c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d6c:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <SysTick_Config+0x44>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d72:	4b04      	ldr	r3, [pc, #16]	; (8004d84 <SysTick_Config+0x44>)
 8004d74:	2207      	movs	r2, #7
 8004d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	b002      	add	sp, #8
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	46c0      	nop			; (mov r8, r8)
 8004d84:	e000e010 	.word	0xe000e010

08004d88 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
 8004d92:	210f      	movs	r1, #15
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	1c02      	adds	r2, r0, #0
 8004d98:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	187b      	adds	r3, r7, r1
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	b25b      	sxtb	r3, r3
 8004da2:	0011      	movs	r1, r2
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7ff ff5d 	bl	8004c64 <__NVIC_SetPriority>
}
 8004daa:	46c0      	nop			; (mov r8, r8)
 8004dac:	46bd      	mov	sp, r7
 8004dae:	b004      	add	sp, #16
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b082      	sub	sp, #8
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	0002      	movs	r2, r0
 8004dba:	1dfb      	adds	r3, r7, #7
 8004dbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dbe:	1dfb      	adds	r3, r7, #7
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	b25b      	sxtb	r3, r3
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	f7ff ff33 	bl	8004c30 <__NVIC_EnableIRQ>
}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b002      	add	sp, #8
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b082      	sub	sp, #8
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f7ff ffaf 	bl	8004d40 <SysTick_Config>
 8004de2:	0003      	movs	r3, r0
}
 8004de4:	0018      	movs	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	b002      	add	sp, #8
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e077      	b.n	8004eee <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a3d      	ldr	r2, [pc, #244]	; (8004ef8 <HAL_DMA_Init+0x10c>)
 8004e04:	4694      	mov	ip, r2
 8004e06:	4463      	add	r3, ip
 8004e08:	2114      	movs	r1, #20
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f7fb f982 	bl	8000114 <__udivsi3>
 8004e10:	0003      	movs	r3, r0
 8004e12:	009a      	lsls	r2, r3, #2
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2225      	movs	r2, #37	; 0x25
 8004e1c:	2102      	movs	r1, #2
 8004e1e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4934      	ldr	r1, [pc, #208]	; (8004efc <HAL_DMA_Init+0x110>)
 8004e2c:	400a      	ands	r2, r1
 8004e2e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6819      	ldr	r1, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f000 f9c1 	bl	80051f0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	2380      	movs	r3, #128	; 0x80
 8004e74:	01db      	lsls	r3, r3, #7
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d102      	bne.n	8004e80 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e88:	213f      	movs	r1, #63	; 0x3f
 8004e8a:	400a      	ands	r2, r1
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004e96:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d011      	beq.n	8004ec4 <HAL_DMA_Init+0xd8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d80d      	bhi.n	8004ec4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f000 f9cc 	bl	8005248 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	e008      	b.n	8004ed6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2225      	movs	r2, #37	; 0x25
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2224      	movs	r2, #36	; 0x24
 8004ee8:	2100      	movs	r1, #0
 8004eea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	0018      	movs	r0, r3
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	b002      	add	sp, #8
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	bffdfff8 	.word	0xbffdfff8
 8004efc:	ffff800f 	.word	0xffff800f

08004f00 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
 8004f0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0e:	2317      	movs	r3, #23
 8004f10:	18fb      	adds	r3, r7, r3
 8004f12:	2200      	movs	r2, #0
 8004f14:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2224      	movs	r2, #36	; 0x24
 8004f1a:	5c9b      	ldrb	r3, [r3, r2]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_DMA_Start_IT+0x24>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e06f      	b.n	8005004 <HAL_DMA_Start_IT+0x104>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2224      	movs	r2, #36	; 0x24
 8004f28:	2101      	movs	r1, #1
 8004f2a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2225      	movs	r2, #37	; 0x25
 8004f30:	5c9b      	ldrb	r3, [r3, r2]
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d157      	bne.n	8004fe8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2225      	movs	r2, #37	; 0x25
 8004f3c:	2102      	movs	r1, #2
 8004f3e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2101      	movs	r1, #1
 8004f52:	438a      	bics	r2, r1
 8004f54:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	68b9      	ldr	r1, [r7, #8]
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 f907 	bl	8005170 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d008      	beq.n	8004f7c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	210e      	movs	r1, #14
 8004f76:	430a      	orrs	r2, r1
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e00f      	b.n	8004f9c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2104      	movs	r1, #4
 8004f88:	438a      	bics	r2, r1
 8004f8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	210a      	movs	r1, #10
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	2380      	movs	r3, #128	; 0x80
 8004fa4:	025b      	lsls	r3, r3, #9
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d008      	beq.n	8004fbc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb4:	2180      	movs	r1, #128	; 0x80
 8004fb6:	0049      	lsls	r1, r1, #1
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d008      	beq.n	8004fd6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fce:	2180      	movs	r1, #128	; 0x80
 8004fd0:	0049      	lsls	r1, r1, #1
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	e00a      	b.n	8004ffe <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2280      	movs	r2, #128	; 0x80
 8004fec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2224      	movs	r2, #36	; 0x24
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8004ff6:	2317      	movs	r3, #23
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004ffe:	2317      	movs	r3, #23
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	781b      	ldrb	r3, [r3, #0]
}
 8005004:	0018      	movs	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	b006      	add	sp, #24
 800500a:	bd80      	pop	{r7, pc}

0800500c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005014:	4b55      	ldr	r3, [pc, #340]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	221c      	movs	r2, #28
 8005028:	4013      	ands	r3, r2
 800502a:	2204      	movs	r2, #4
 800502c:	409a      	lsls	r2, r3
 800502e:	0013      	movs	r3, r2
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	4013      	ands	r3, r2
 8005034:	d027      	beq.n	8005086 <HAL_DMA_IRQHandler+0x7a>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2204      	movs	r2, #4
 800503a:	4013      	ands	r3, r2
 800503c:	d023      	beq.n	8005086 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2220      	movs	r2, #32
 8005046:	4013      	ands	r3, r2
 8005048:	d107      	bne.n	800505a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2104      	movs	r1, #4
 8005056:	438a      	bics	r2, r1
 8005058:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800505a:	4b44      	ldr	r3, [pc, #272]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 800505c:	6859      	ldr	r1, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	221c      	movs	r2, #28
 8005064:	4013      	ands	r3, r2
 8005066:	2204      	movs	r2, #4
 8005068:	409a      	lsls	r2, r3
 800506a:	4b40      	ldr	r3, [pc, #256]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 800506c:	430a      	orrs	r2, r1
 800506e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005074:	2b00      	cmp	r3, #0
 8005076:	d100      	bne.n	800507a <HAL_DMA_IRQHandler+0x6e>
 8005078:	e073      	b.n	8005162 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	0010      	movs	r0, r2
 8005082:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005084:	e06d      	b.n	8005162 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	221c      	movs	r2, #28
 800508c:	4013      	ands	r3, r2
 800508e:	2202      	movs	r2, #2
 8005090:	409a      	lsls	r2, r3
 8005092:	0013      	movs	r3, r2
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4013      	ands	r3, r2
 8005098:	d02e      	beq.n	80050f8 <HAL_DMA_IRQHandler+0xec>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2202      	movs	r2, #2
 800509e:	4013      	ands	r3, r2
 80050a0:	d02a      	beq.n	80050f8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2220      	movs	r2, #32
 80050aa:	4013      	ands	r3, r2
 80050ac:	d10b      	bne.n	80050c6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	210a      	movs	r1, #10
 80050ba:	438a      	bics	r2, r1
 80050bc:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2225      	movs	r2, #37	; 0x25
 80050c2:	2101      	movs	r1, #1
 80050c4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80050c6:	4b29      	ldr	r3, [pc, #164]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 80050c8:	6859      	ldr	r1, [r3, #4]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	221c      	movs	r2, #28
 80050d0:	4013      	ands	r3, r2
 80050d2:	2202      	movs	r2, #2
 80050d4:	409a      	lsls	r2, r3
 80050d6:	4b25      	ldr	r3, [pc, #148]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 80050d8:	430a      	orrs	r2, r1
 80050da:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2224      	movs	r2, #36	; 0x24
 80050e0:	2100      	movs	r1, #0
 80050e2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d03a      	beq.n	8005162 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	0010      	movs	r0, r2
 80050f4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80050f6:	e034      	b.n	8005162 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fc:	221c      	movs	r2, #28
 80050fe:	4013      	ands	r3, r2
 8005100:	2208      	movs	r2, #8
 8005102:	409a      	lsls	r2, r3
 8005104:	0013      	movs	r3, r2
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	4013      	ands	r3, r2
 800510a:	d02b      	beq.n	8005164 <HAL_DMA_IRQHandler+0x158>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2208      	movs	r2, #8
 8005110:	4013      	ands	r3, r2
 8005112:	d027      	beq.n	8005164 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	210e      	movs	r1, #14
 8005120:	438a      	bics	r2, r1
 8005122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005124:	4b11      	ldr	r3, [pc, #68]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 8005126:	6859      	ldr	r1, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	221c      	movs	r2, #28
 800512e:	4013      	ands	r3, r2
 8005130:	2201      	movs	r2, #1
 8005132:	409a      	lsls	r2, r3
 8005134:	4b0d      	ldr	r3, [pc, #52]	; (800516c <HAL_DMA_IRQHandler+0x160>)
 8005136:	430a      	orrs	r2, r1
 8005138:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2225      	movs	r2, #37	; 0x25
 8005144:	2101      	movs	r1, #1
 8005146:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2224      	movs	r2, #36	; 0x24
 800514c:	2100      	movs	r1, #0
 800514e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005154:	2b00      	cmp	r3, #0
 8005156:	d005      	beq.n	8005164 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	0010      	movs	r0, r2
 8005160:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005162:	46c0      	nop			; (mov r8, r8)
 8005164:	46c0      	nop			; (mov r8, r8)
}
 8005166:	46bd      	mov	sp, r7
 8005168:	b004      	add	sp, #16
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40020000 	.word	0x40020000

08005170 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
 800517c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005186:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800518c:	2b00      	cmp	r3, #0
 800518e:	d004      	beq.n	800519a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005198:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800519a:	4b14      	ldr	r3, [pc, #80]	; (80051ec <DMA_SetConfig+0x7c>)
 800519c:	6859      	ldr	r1, [r3, #4]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	221c      	movs	r2, #28
 80051a4:	4013      	ands	r3, r2
 80051a6:	2201      	movs	r2, #1
 80051a8:	409a      	lsls	r2, r3
 80051aa:	4b10      	ldr	r3, [pc, #64]	; (80051ec <DMA_SetConfig+0x7c>)
 80051ac:	430a      	orrs	r2, r1
 80051ae:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2b10      	cmp	r3, #16
 80051be:	d108      	bne.n	80051d2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051d0:	e007      	b.n	80051e2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	60da      	str	r2, [r3, #12]
}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	46bd      	mov	sp, r7
 80051e6:	b004      	add	sp, #16
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	46c0      	nop			; (mov r8, r8)
 80051ec:	40020000 	.word	0x40020000

080051f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fc:	089b      	lsrs	r3, r3, #2
 80051fe:	4a10      	ldr	r2, [pc, #64]	; (8005240 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005200:	4694      	mov	ip, r2
 8005202:	4463      	add	r3, ip
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	001a      	movs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	001a      	movs	r2, r3
 8005212:	23ff      	movs	r3, #255	; 0xff
 8005214:	4013      	ands	r3, r2
 8005216:	3b08      	subs	r3, #8
 8005218:	2114      	movs	r1, #20
 800521a:	0018      	movs	r0, r3
 800521c:	f7fa ff7a 	bl	8000114 <__udivsi3>
 8005220:	0003      	movs	r3, r0
 8005222:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a07      	ldr	r2, [pc, #28]	; (8005244 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005228:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	221f      	movs	r2, #31
 800522e:	4013      	ands	r3, r2
 8005230:	2201      	movs	r2, #1
 8005232:	409a      	lsls	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005238:	46c0      	nop			; (mov r8, r8)
 800523a:	46bd      	mov	sp, r7
 800523c:	b004      	add	sp, #16
 800523e:	bd80      	pop	{r7, pc}
 8005240:	10008200 	.word	0x10008200
 8005244:	40020880 	.word	0x40020880

08005248 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	223f      	movs	r2, #63	; 0x3f
 8005256:	4013      	ands	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	4a0a      	ldr	r2, [pc, #40]	; (8005288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800525e:	4694      	mov	ip, r2
 8005260:	4463      	add	r3, ip
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	001a      	movs	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a07      	ldr	r2, [pc, #28]	; (800528c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800526e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	3b01      	subs	r3, #1
 8005274:	2203      	movs	r2, #3
 8005276:	4013      	ands	r3, r2
 8005278:	2201      	movs	r2, #1
 800527a:	409a      	lsls	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005280:	46c0      	nop			; (mov r8, r8)
 8005282:	46bd      	mov	sp, r7
 8005284:	b004      	add	sp, #16
 8005286:	bd80      	pop	{r7, pc}
 8005288:	1000823f 	.word	0x1000823f
 800528c:	40020940 	.word	0x40020940

08005290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800529e:	e147      	b.n	8005530 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2101      	movs	r1, #1
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	4091      	lsls	r1, r2
 80052aa:	000a      	movs	r2, r1
 80052ac:	4013      	ands	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d100      	bne.n	80052b8 <HAL_GPIO_Init+0x28>
 80052b6:	e138      	b.n	800552a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2203      	movs	r2, #3
 80052be:	4013      	ands	r3, r2
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d005      	beq.n	80052d0 <HAL_GPIO_Init+0x40>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2203      	movs	r2, #3
 80052ca:	4013      	ands	r3, r2
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d130      	bne.n	8005332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	2203      	movs	r2, #3
 80052dc:	409a      	lsls	r2, r3
 80052de:	0013      	movs	r3, r2
 80052e0:	43da      	mvns	r2, r3
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	4013      	ands	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	68da      	ldr	r2, [r3, #12]
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	409a      	lsls	r2, r3
 80052f2:	0013      	movs	r3, r2
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005306:	2201      	movs	r2, #1
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	409a      	lsls	r2, r3
 800530c:	0013      	movs	r3, r2
 800530e:	43da      	mvns	r2, r3
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	4013      	ands	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	091b      	lsrs	r3, r3, #4
 800531c:	2201      	movs	r2, #1
 800531e:	401a      	ands	r2, r3
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	409a      	lsls	r2, r3
 8005324:	0013      	movs	r3, r2
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	4313      	orrs	r3, r2
 800532a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2203      	movs	r2, #3
 8005338:	4013      	ands	r3, r2
 800533a:	2b03      	cmp	r3, #3
 800533c:	d017      	beq.n	800536e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	2203      	movs	r2, #3
 800534a:	409a      	lsls	r2, r3
 800534c:	0013      	movs	r3, r2
 800534e:	43da      	mvns	r2, r3
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4013      	ands	r3, r2
 8005354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	689a      	ldr	r2, [r3, #8]
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	409a      	lsls	r2, r3
 8005360:	0013      	movs	r3, r2
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	2203      	movs	r2, #3
 8005374:	4013      	ands	r3, r2
 8005376:	2b02      	cmp	r3, #2
 8005378:	d123      	bne.n	80053c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	08da      	lsrs	r2, r3, #3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3208      	adds	r2, #8
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	58d3      	ldr	r3, [r2, r3]
 8005386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2207      	movs	r2, #7
 800538c:	4013      	ands	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	220f      	movs	r2, #15
 8005392:	409a      	lsls	r2, r3
 8005394:	0013      	movs	r3, r2
 8005396:	43da      	mvns	r2, r3
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	4013      	ands	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	2107      	movs	r1, #7
 80053a6:	400b      	ands	r3, r1
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	409a      	lsls	r2, r3
 80053ac:	0013      	movs	r3, r2
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	08da      	lsrs	r2, r3, #3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	3208      	adds	r2, #8
 80053bc:	0092      	lsls	r2, r2, #2
 80053be:	6939      	ldr	r1, [r7, #16]
 80053c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	2203      	movs	r2, #3
 80053ce:	409a      	lsls	r2, r3
 80053d0:	0013      	movs	r3, r2
 80053d2:	43da      	mvns	r2, r3
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4013      	ands	r3, r2
 80053d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	2203      	movs	r2, #3
 80053e0:	401a      	ands	r2, r3
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	409a      	lsls	r2, r3
 80053e8:	0013      	movs	r3, r2
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	23c0      	movs	r3, #192	; 0xc0
 80053fc:	029b      	lsls	r3, r3, #10
 80053fe:	4013      	ands	r3, r2
 8005400:	d100      	bne.n	8005404 <HAL_GPIO_Init+0x174>
 8005402:	e092      	b.n	800552a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005404:	4a50      	ldr	r2, [pc, #320]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	089b      	lsrs	r3, r3, #2
 800540a:	3318      	adds	r3, #24
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	589b      	ldr	r3, [r3, r2]
 8005410:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2203      	movs	r2, #3
 8005416:	4013      	ands	r3, r2
 8005418:	00db      	lsls	r3, r3, #3
 800541a:	220f      	movs	r2, #15
 800541c:	409a      	lsls	r2, r3
 800541e:	0013      	movs	r3, r2
 8005420:	43da      	mvns	r2, r3
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4013      	ands	r3, r2
 8005426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	23a0      	movs	r3, #160	; 0xa0
 800542c:	05db      	lsls	r3, r3, #23
 800542e:	429a      	cmp	r2, r3
 8005430:	d013      	beq.n	800545a <HAL_GPIO_Init+0x1ca>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a45      	ldr	r2, [pc, #276]	; (800554c <HAL_GPIO_Init+0x2bc>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00d      	beq.n	8005456 <HAL_GPIO_Init+0x1c6>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a44      	ldr	r2, [pc, #272]	; (8005550 <HAL_GPIO_Init+0x2c0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d007      	beq.n	8005452 <HAL_GPIO_Init+0x1c2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a43      	ldr	r2, [pc, #268]	; (8005554 <HAL_GPIO_Init+0x2c4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d101      	bne.n	800544e <HAL_GPIO_Init+0x1be>
 800544a:	2303      	movs	r3, #3
 800544c:	e006      	b.n	800545c <HAL_GPIO_Init+0x1cc>
 800544e:	2305      	movs	r3, #5
 8005450:	e004      	b.n	800545c <HAL_GPIO_Init+0x1cc>
 8005452:	2302      	movs	r3, #2
 8005454:	e002      	b.n	800545c <HAL_GPIO_Init+0x1cc>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <HAL_GPIO_Init+0x1cc>
 800545a:	2300      	movs	r3, #0
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	2103      	movs	r1, #3
 8005460:	400a      	ands	r2, r1
 8005462:	00d2      	lsls	r2, r2, #3
 8005464:	4093      	lsls	r3, r2
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	4313      	orrs	r3, r2
 800546a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800546c:	4936      	ldr	r1, [pc, #216]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	089b      	lsrs	r3, r3, #2
 8005472:	3318      	adds	r3, #24
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800547a:	4b33      	ldr	r3, [pc, #204]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	43da      	mvns	r2, r3
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	4013      	ands	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	2380      	movs	r3, #128	; 0x80
 8005490:	035b      	lsls	r3, r3, #13
 8005492:	4013      	ands	r3, r2
 8005494:	d003      	beq.n	800549e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4313      	orrs	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800549e:	4b2a      	ldr	r3, [pc, #168]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80054a4:	4b28      	ldr	r3, [pc, #160]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	43da      	mvns	r2, r3
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	4013      	ands	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	2380      	movs	r3, #128	; 0x80
 80054ba:	039b      	lsls	r3, r3, #14
 80054bc:	4013      	ands	r3, r2
 80054be:	d003      	beq.n	80054c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054c8:	4b1f      	ldr	r3, [pc, #124]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80054ce:	4a1e      	ldr	r2, [pc, #120]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054d0:	2384      	movs	r3, #132	; 0x84
 80054d2:	58d3      	ldr	r3, [r2, r3]
 80054d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	43da      	mvns	r2, r3
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	4013      	ands	r3, r2
 80054de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	2380      	movs	r3, #128	; 0x80
 80054e6:	029b      	lsls	r3, r3, #10
 80054e8:	4013      	ands	r3, r2
 80054ea:	d003      	beq.n	80054f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054f4:	4914      	ldr	r1, [pc, #80]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054f6:	2284      	movs	r2, #132	; 0x84
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80054fc:	4a12      	ldr	r2, [pc, #72]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 80054fe:	2380      	movs	r3, #128	; 0x80
 8005500:	58d3      	ldr	r3, [r2, r3]
 8005502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	43da      	mvns	r2, r3
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	4013      	ands	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	2380      	movs	r3, #128	; 0x80
 8005514:	025b      	lsls	r3, r3, #9
 8005516:	4013      	ands	r3, r2
 8005518:	d003      	beq.n	8005522 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005522:	4909      	ldr	r1, [pc, #36]	; (8005548 <HAL_GPIO_Init+0x2b8>)
 8005524:	2280      	movs	r2, #128	; 0x80
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	3301      	adds	r3, #1
 800552e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	40da      	lsrs	r2, r3
 8005538:	1e13      	subs	r3, r2, #0
 800553a:	d000      	beq.n	800553e <HAL_GPIO_Init+0x2ae>
 800553c:	e6b0      	b.n	80052a0 <HAL_GPIO_Init+0x10>
  }
}
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	46c0      	nop			; (mov r8, r8)
 8005542:	46bd      	mov	sp, r7
 8005544:	b006      	add	sp, #24
 8005546:	bd80      	pop	{r7, pc}
 8005548:	40021800 	.word	0x40021800
 800554c:	50000400 	.word	0x50000400
 8005550:	50000800 	.word	0x50000800
 8005554:	50000c00 	.word	0x50000c00

08005558 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	0008      	movs	r0, r1
 8005562:	0011      	movs	r1, r2
 8005564:	1cbb      	adds	r3, r7, #2
 8005566:	1c02      	adds	r2, r0, #0
 8005568:	801a      	strh	r2, [r3, #0]
 800556a:	1c7b      	adds	r3, r7, #1
 800556c:	1c0a      	adds	r2, r1, #0
 800556e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005570:	1c7b      	adds	r3, r7, #1
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005578:	1cbb      	adds	r3, r7, #2
 800557a:	881a      	ldrh	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005580:	e003      	b.n	800558a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005582:	1cbb      	adds	r3, r7, #2
 8005584:	881a      	ldrh	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	629a      	str	r2, [r3, #40]	; 0x28
}
 800558a:	46c0      	nop			; (mov r8, r8)
 800558c:	46bd      	mov	sp, r7
 800558e:	b002      	add	sp, #8
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b084      	sub	sp, #16
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
 800559a:	000a      	movs	r2, r1
 800559c:	1cbb      	adds	r3, r7, #2
 800559e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80055a6:	1cbb      	adds	r3, r7, #2
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4013      	ands	r3, r2
 80055ae:	041a      	lsls	r2, r3, #16
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	43db      	mvns	r3, r3
 80055b4:	1cb9      	adds	r1, r7, #2
 80055b6:	8809      	ldrh	r1, [r1, #0]
 80055b8:	400b      	ands	r3, r1
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	619a      	str	r2, [r3, #24]
}
 80055c0:	46c0      	nop			; (mov r8, r8)
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b004      	add	sp, #16
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80055d0:	4b19      	ldr	r3, [pc, #100]	; (8005638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a19      	ldr	r2, [pc, #100]	; (800563c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80055d6:	4013      	ands	r3, r2
 80055d8:	0019      	movs	r1, r3
 80055da:	4b17      	ldr	r3, [pc, #92]	; (8005638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	430a      	orrs	r2, r1
 80055e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	2380      	movs	r3, #128	; 0x80
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d11f      	bne.n	800562c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80055ec:	4b14      	ldr	r3, [pc, #80]	; (8005640 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	0013      	movs	r3, r2
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	189b      	adds	r3, r3, r2
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	4912      	ldr	r1, [pc, #72]	; (8005644 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80055fa:	0018      	movs	r0, r3
 80055fc:	f7fa fd8a 	bl	8000114 <__udivsi3>
 8005600:	0003      	movs	r3, r0
 8005602:	3301      	adds	r3, #1
 8005604:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005606:	e008      	b.n	800561a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	3b01      	subs	r3, #1
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	e001      	b.n	800561a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e009      	b.n	800562e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800561a:	4b07      	ldr	r3, [pc, #28]	; (8005638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800561c:	695a      	ldr	r2, [r3, #20]
 800561e:	2380      	movs	r3, #128	; 0x80
 8005620:	00db      	lsls	r3, r3, #3
 8005622:	401a      	ands	r2, r3
 8005624:	2380      	movs	r3, #128	; 0x80
 8005626:	00db      	lsls	r3, r3, #3
 8005628:	429a      	cmp	r2, r3
 800562a:	d0ed      	beq.n	8005608 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	0018      	movs	r0, r3
 8005630:	46bd      	mov	sp, r7
 8005632:	b004      	add	sp, #16
 8005634:	bd80      	pop	{r7, pc}
 8005636:	46c0      	nop			; (mov r8, r8)
 8005638:	40007000 	.word	0x40007000
 800563c:	fffff9ff 	.word	0xfffff9ff
 8005640:	20000000 	.word	0x20000000
 8005644:	000f4240 	.word	0x000f4240

08005648 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e2f3      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2201      	movs	r2, #1
 8005660:	4013      	ands	r3, r2
 8005662:	d100      	bne.n	8005666 <HAL_RCC_OscConfig+0x1e>
 8005664:	e07c      	b.n	8005760 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005666:	4bc3      	ldr	r3, [pc, #780]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	2238      	movs	r2, #56	; 0x38
 800566c:	4013      	ands	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005670:	4bc0      	ldr	r3, [pc, #768]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	2203      	movs	r2, #3
 8005676:	4013      	ands	r3, r2
 8005678:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	2b10      	cmp	r3, #16
 800567e:	d102      	bne.n	8005686 <HAL_RCC_OscConfig+0x3e>
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	2b03      	cmp	r3, #3
 8005684:	d002      	beq.n	800568c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	2b08      	cmp	r3, #8
 800568a:	d10b      	bne.n	80056a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800568c:	4bb9      	ldr	r3, [pc, #740]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	2380      	movs	r3, #128	; 0x80
 8005692:	029b      	lsls	r3, r3, #10
 8005694:	4013      	ands	r3, r2
 8005696:	d062      	beq.n	800575e <HAL_RCC_OscConfig+0x116>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d15e      	bne.n	800575e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e2ce      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685a      	ldr	r2, [r3, #4]
 80056a8:	2380      	movs	r3, #128	; 0x80
 80056aa:	025b      	lsls	r3, r3, #9
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d107      	bne.n	80056c0 <HAL_RCC_OscConfig+0x78>
 80056b0:	4bb0      	ldr	r3, [pc, #704]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	4baf      	ldr	r3, [pc, #700]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056b6:	2180      	movs	r1, #128	; 0x80
 80056b8:	0249      	lsls	r1, r1, #9
 80056ba:	430a      	orrs	r2, r1
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	e020      	b.n	8005702 <HAL_RCC_OscConfig+0xba>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	23a0      	movs	r3, #160	; 0xa0
 80056c6:	02db      	lsls	r3, r3, #11
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d10e      	bne.n	80056ea <HAL_RCC_OscConfig+0xa2>
 80056cc:	4ba9      	ldr	r3, [pc, #676]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	4ba8      	ldr	r3, [pc, #672]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056d2:	2180      	movs	r1, #128	; 0x80
 80056d4:	02c9      	lsls	r1, r1, #11
 80056d6:	430a      	orrs	r2, r1
 80056d8:	601a      	str	r2, [r3, #0]
 80056da:	4ba6      	ldr	r3, [pc, #664]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	4ba5      	ldr	r3, [pc, #660]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056e0:	2180      	movs	r1, #128	; 0x80
 80056e2:	0249      	lsls	r1, r1, #9
 80056e4:	430a      	orrs	r2, r1
 80056e6:	601a      	str	r2, [r3, #0]
 80056e8:	e00b      	b.n	8005702 <HAL_RCC_OscConfig+0xba>
 80056ea:	4ba2      	ldr	r3, [pc, #648]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	4ba1      	ldr	r3, [pc, #644]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056f0:	49a1      	ldr	r1, [pc, #644]	; (8005978 <HAL_RCC_OscConfig+0x330>)
 80056f2:	400a      	ands	r2, r1
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	4b9f      	ldr	r3, [pc, #636]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	4b9e      	ldr	r3, [pc, #632]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80056fc:	499f      	ldr	r1, [pc, #636]	; (800597c <HAL_RCC_OscConfig+0x334>)
 80056fe:	400a      	ands	r2, r1
 8005700:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d014      	beq.n	8005734 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800570a:	f7fd ff5b 	bl	80035c4 <HAL_GetTick>
 800570e:	0003      	movs	r3, r0
 8005710:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005712:	e008      	b.n	8005726 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005714:	f7fd ff56 	bl	80035c4 <HAL_GetTick>
 8005718:	0002      	movs	r2, r0
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b64      	cmp	r3, #100	; 0x64
 8005720:	d901      	bls.n	8005726 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e28d      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005726:	4b93      	ldr	r3, [pc, #588]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	2380      	movs	r3, #128	; 0x80
 800572c:	029b      	lsls	r3, r3, #10
 800572e:	4013      	ands	r3, r2
 8005730:	d0f0      	beq.n	8005714 <HAL_RCC_OscConfig+0xcc>
 8005732:	e015      	b.n	8005760 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005734:	f7fd ff46 	bl	80035c4 <HAL_GetTick>
 8005738:	0003      	movs	r3, r0
 800573a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800573e:	f7fd ff41 	bl	80035c4 <HAL_GetTick>
 8005742:	0002      	movs	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b64      	cmp	r3, #100	; 0x64
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e278      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005750:	4b88      	ldr	r3, [pc, #544]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	2380      	movs	r3, #128	; 0x80
 8005756:	029b      	lsls	r3, r3, #10
 8005758:	4013      	ands	r3, r2
 800575a:	d1f0      	bne.n	800573e <HAL_RCC_OscConfig+0xf6>
 800575c:	e000      	b.n	8005760 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800575e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2202      	movs	r2, #2
 8005766:	4013      	ands	r3, r2
 8005768:	d100      	bne.n	800576c <HAL_RCC_OscConfig+0x124>
 800576a:	e099      	b.n	80058a0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800576c:	4b81      	ldr	r3, [pc, #516]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	2238      	movs	r2, #56	; 0x38
 8005772:	4013      	ands	r3, r2
 8005774:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005776:	4b7f      	ldr	r3, [pc, #508]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2203      	movs	r2, #3
 800577c:	4013      	ands	r3, r2
 800577e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	2b10      	cmp	r3, #16
 8005784:	d102      	bne.n	800578c <HAL_RCC_OscConfig+0x144>
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b02      	cmp	r3, #2
 800578a:	d002      	beq.n	8005792 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d135      	bne.n	80057fe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005792:	4b78      	ldr	r3, [pc, #480]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	2380      	movs	r3, #128	; 0x80
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	4013      	ands	r3, r2
 800579c:	d005      	beq.n	80057aa <HAL_RCC_OscConfig+0x162>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e24b      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057aa:	4b72      	ldr	r3, [pc, #456]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	4a74      	ldr	r2, [pc, #464]	; (8005980 <HAL_RCC_OscConfig+0x338>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	0019      	movs	r1, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	021a      	lsls	r2, r3, #8
 80057ba:	4b6e      	ldr	r3, [pc, #440]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80057bc:	430a      	orrs	r2, r1
 80057be:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d112      	bne.n	80057ec <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80057c6:	4b6b      	ldr	r3, [pc, #428]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a6e      	ldr	r2, [pc, #440]	; (8005984 <HAL_RCC_OscConfig+0x33c>)
 80057cc:	4013      	ands	r3, r2
 80057ce:	0019      	movs	r1, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	691a      	ldr	r2, [r3, #16]
 80057d4:	4b67      	ldr	r3, [pc, #412]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80057d6:	430a      	orrs	r2, r1
 80057d8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80057da:	4b66      	ldr	r3, [pc, #408]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	0adb      	lsrs	r3, r3, #11
 80057e0:	2207      	movs	r2, #7
 80057e2:	4013      	ands	r3, r2
 80057e4:	4a68      	ldr	r2, [pc, #416]	; (8005988 <HAL_RCC_OscConfig+0x340>)
 80057e6:	40da      	lsrs	r2, r3
 80057e8:	4b68      	ldr	r3, [pc, #416]	; (800598c <HAL_RCC_OscConfig+0x344>)
 80057ea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80057ec:	4b68      	ldr	r3, [pc, #416]	; (8005990 <HAL_RCC_OscConfig+0x348>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fd fe8b 	bl	800350c <HAL_InitTick>
 80057f6:	1e03      	subs	r3, r0, #0
 80057f8:	d051      	beq.n	800589e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e221      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d030      	beq.n	8005868 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005806:	4b5b      	ldr	r3, [pc, #364]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a5e      	ldr	r2, [pc, #376]	; (8005984 <HAL_RCC_OscConfig+0x33c>)
 800580c:	4013      	ands	r3, r2
 800580e:	0019      	movs	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	4b57      	ldr	r3, [pc, #348]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005816:	430a      	orrs	r2, r1
 8005818:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800581a:	4b56      	ldr	r3, [pc, #344]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	4b55      	ldr	r3, [pc, #340]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005820:	2180      	movs	r1, #128	; 0x80
 8005822:	0049      	lsls	r1, r1, #1
 8005824:	430a      	orrs	r2, r1
 8005826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005828:	f7fd fecc 	bl	80035c4 <HAL_GetTick>
 800582c:	0003      	movs	r3, r0
 800582e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005832:	f7fd fec7 	bl	80035c4 <HAL_GetTick>
 8005836:	0002      	movs	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e1fe      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005844:	4b4b      	ldr	r3, [pc, #300]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	2380      	movs	r3, #128	; 0x80
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	4013      	ands	r3, r2
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005850:	4b48      	ldr	r3, [pc, #288]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	4a4a      	ldr	r2, [pc, #296]	; (8005980 <HAL_RCC_OscConfig+0x338>)
 8005856:	4013      	ands	r3, r2
 8005858:	0019      	movs	r1, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	021a      	lsls	r2, r3, #8
 8005860:	4b44      	ldr	r3, [pc, #272]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005862:	430a      	orrs	r2, r1
 8005864:	605a      	str	r2, [r3, #4]
 8005866:	e01b      	b.n	80058a0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005868:	4b42      	ldr	r3, [pc, #264]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	4b41      	ldr	r3, [pc, #260]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800586e:	4949      	ldr	r1, [pc, #292]	; (8005994 <HAL_RCC_OscConfig+0x34c>)
 8005870:	400a      	ands	r2, r1
 8005872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005874:	f7fd fea6 	bl	80035c4 <HAL_GetTick>
 8005878:	0003      	movs	r3, r0
 800587a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800587c:	e008      	b.n	8005890 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800587e:	f7fd fea1 	bl	80035c4 <HAL_GetTick>
 8005882:	0002      	movs	r2, r0
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d901      	bls.n	8005890 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e1d8      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005890:	4b38      	ldr	r3, [pc, #224]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	2380      	movs	r3, #128	; 0x80
 8005896:	00db      	lsls	r3, r3, #3
 8005898:	4013      	ands	r3, r2
 800589a:	d1f0      	bne.n	800587e <HAL_RCC_OscConfig+0x236>
 800589c:	e000      	b.n	80058a0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800589e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2208      	movs	r2, #8
 80058a6:	4013      	ands	r3, r2
 80058a8:	d047      	beq.n	800593a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058aa:	4b32      	ldr	r3, [pc, #200]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2238      	movs	r2, #56	; 0x38
 80058b0:	4013      	ands	r3, r2
 80058b2:	2b18      	cmp	r3, #24
 80058b4:	d10a      	bne.n	80058cc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80058b6:	4b2f      	ldr	r3, [pc, #188]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80058b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058ba:	2202      	movs	r2, #2
 80058bc:	4013      	ands	r3, r2
 80058be:	d03c      	beq.n	800593a <HAL_RCC_OscConfig+0x2f2>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d138      	bne.n	800593a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e1ba      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d019      	beq.n	8005908 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80058d4:	4b27      	ldr	r3, [pc, #156]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80058d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80058d8:	4b26      	ldr	r3, [pc, #152]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80058da:	2101      	movs	r1, #1
 80058dc:	430a      	orrs	r2, r1
 80058de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e0:	f7fd fe70 	bl	80035c4 <HAL_GetTick>
 80058e4:	0003      	movs	r3, r0
 80058e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058ea:	f7fd fe6b 	bl	80035c4 <HAL_GetTick>
 80058ee:	0002      	movs	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e1a2      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058fc:	4b1d      	ldr	r3, [pc, #116]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 80058fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005900:	2202      	movs	r2, #2
 8005902:	4013      	ands	r3, r2
 8005904:	d0f1      	beq.n	80058ea <HAL_RCC_OscConfig+0x2a2>
 8005906:	e018      	b.n	800593a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005908:	4b1a      	ldr	r3, [pc, #104]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800590a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800590c:	4b19      	ldr	r3, [pc, #100]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800590e:	2101      	movs	r1, #1
 8005910:	438a      	bics	r2, r1
 8005912:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005914:	f7fd fe56 	bl	80035c4 <HAL_GetTick>
 8005918:	0003      	movs	r3, r0
 800591a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800591c:	e008      	b.n	8005930 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800591e:	f7fd fe51 	bl	80035c4 <HAL_GetTick>
 8005922:	0002      	movs	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e188      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005930:	4b10      	ldr	r3, [pc, #64]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005934:	2202      	movs	r2, #2
 8005936:	4013      	ands	r3, r2
 8005938:	d1f1      	bne.n	800591e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2204      	movs	r2, #4
 8005940:	4013      	ands	r3, r2
 8005942:	d100      	bne.n	8005946 <HAL_RCC_OscConfig+0x2fe>
 8005944:	e0c6      	b.n	8005ad4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005946:	231f      	movs	r3, #31
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	2200      	movs	r2, #0
 800594c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800594e:	4b09      	ldr	r3, [pc, #36]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2238      	movs	r2, #56	; 0x38
 8005954:	4013      	ands	r3, r2
 8005956:	2b20      	cmp	r3, #32
 8005958:	d11e      	bne.n	8005998 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800595a:	4b06      	ldr	r3, [pc, #24]	; (8005974 <HAL_RCC_OscConfig+0x32c>)
 800595c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	d100      	bne.n	8005966 <HAL_RCC_OscConfig+0x31e>
 8005964:	e0b6      	b.n	8005ad4 <HAL_RCC_OscConfig+0x48c>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d000      	beq.n	8005970 <HAL_RCC_OscConfig+0x328>
 800596e:	e0b1      	b.n	8005ad4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e166      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
 8005974:	40021000 	.word	0x40021000
 8005978:	fffeffff 	.word	0xfffeffff
 800597c:	fffbffff 	.word	0xfffbffff
 8005980:	ffff80ff 	.word	0xffff80ff
 8005984:	ffffc7ff 	.word	0xffffc7ff
 8005988:	00f42400 	.word	0x00f42400
 800598c:	20000000 	.word	0x20000000
 8005990:	20000004 	.word	0x20000004
 8005994:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005998:	4bac      	ldr	r3, [pc, #688]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 800599a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800599c:	2380      	movs	r3, #128	; 0x80
 800599e:	055b      	lsls	r3, r3, #21
 80059a0:	4013      	ands	r3, r2
 80059a2:	d101      	bne.n	80059a8 <HAL_RCC_OscConfig+0x360>
 80059a4:	2301      	movs	r3, #1
 80059a6:	e000      	b.n	80059aa <HAL_RCC_OscConfig+0x362>
 80059a8:	2300      	movs	r3, #0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d011      	beq.n	80059d2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80059ae:	4ba7      	ldr	r3, [pc, #668]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 80059b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059b2:	4ba6      	ldr	r3, [pc, #664]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 80059b4:	2180      	movs	r1, #128	; 0x80
 80059b6:	0549      	lsls	r1, r1, #21
 80059b8:	430a      	orrs	r2, r1
 80059ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80059bc:	4ba3      	ldr	r3, [pc, #652]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 80059be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059c0:	2380      	movs	r3, #128	; 0x80
 80059c2:	055b      	lsls	r3, r3, #21
 80059c4:	4013      	ands	r3, r2
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80059ca:	231f      	movs	r3, #31
 80059cc:	18fb      	adds	r3, r7, r3
 80059ce:	2201      	movs	r2, #1
 80059d0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059d2:	4b9f      	ldr	r3, [pc, #636]	; (8005c50 <HAL_RCC_OscConfig+0x608>)
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	2380      	movs	r3, #128	; 0x80
 80059d8:	005b      	lsls	r3, r3, #1
 80059da:	4013      	ands	r3, r2
 80059dc:	d11a      	bne.n	8005a14 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059de:	4b9c      	ldr	r3, [pc, #624]	; (8005c50 <HAL_RCC_OscConfig+0x608>)
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	4b9b      	ldr	r3, [pc, #620]	; (8005c50 <HAL_RCC_OscConfig+0x608>)
 80059e4:	2180      	movs	r1, #128	; 0x80
 80059e6:	0049      	lsls	r1, r1, #1
 80059e8:	430a      	orrs	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80059ec:	f7fd fdea 	bl	80035c4 <HAL_GetTick>
 80059f0:	0003      	movs	r3, r0
 80059f2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059f4:	e008      	b.n	8005a08 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059f6:	f7fd fde5 	bl	80035c4 <HAL_GetTick>
 80059fa:	0002      	movs	r2, r0
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d901      	bls.n	8005a08 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e11c      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a08:	4b91      	ldr	r3, [pc, #580]	; (8005c50 <HAL_RCC_OscConfig+0x608>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	2380      	movs	r3, #128	; 0x80
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	4013      	ands	r3, r2
 8005a12:	d0f0      	beq.n	80059f6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d106      	bne.n	8005a2a <HAL_RCC_OscConfig+0x3e2>
 8005a1c:	4b8b      	ldr	r3, [pc, #556]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a20:	4b8a      	ldr	r3, [pc, #552]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a22:	2101      	movs	r1, #1
 8005a24:	430a      	orrs	r2, r1
 8005a26:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a28:	e01c      	b.n	8005a64 <HAL_RCC_OscConfig+0x41c>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b05      	cmp	r3, #5
 8005a30:	d10c      	bne.n	8005a4c <HAL_RCC_OscConfig+0x404>
 8005a32:	4b86      	ldr	r3, [pc, #536]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a36:	4b85      	ldr	r3, [pc, #532]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a38:	2104      	movs	r1, #4
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a3e:	4b83      	ldr	r3, [pc, #524]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a42:	4b82      	ldr	r3, [pc, #520]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a44:	2101      	movs	r1, #1
 8005a46:	430a      	orrs	r2, r1
 8005a48:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a4a:	e00b      	b.n	8005a64 <HAL_RCC_OscConfig+0x41c>
 8005a4c:	4b7f      	ldr	r3, [pc, #508]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a50:	4b7e      	ldr	r3, [pc, #504]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a52:	2101      	movs	r1, #1
 8005a54:	438a      	bics	r2, r1
 8005a56:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a58:	4b7c      	ldr	r3, [pc, #496]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a5c:	4b7b      	ldr	r3, [pc, #492]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a5e:	2104      	movs	r1, #4
 8005a60:	438a      	bics	r2, r1
 8005a62:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d014      	beq.n	8005a96 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fd fdaa 	bl	80035c4 <HAL_GetTick>
 8005a70:	0003      	movs	r3, r0
 8005a72:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a74:	e009      	b.n	8005a8a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a76:	f7fd fda5 	bl	80035c4 <HAL_GetTick>
 8005a7a:	0002      	movs	r2, r0
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	4a74      	ldr	r2, [pc, #464]	; (8005c54 <HAL_RCC_OscConfig+0x60c>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e0db      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a8a:	4b70      	ldr	r3, [pc, #448]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a8e:	2202      	movs	r2, #2
 8005a90:	4013      	ands	r3, r2
 8005a92:	d0f0      	beq.n	8005a76 <HAL_RCC_OscConfig+0x42e>
 8005a94:	e013      	b.n	8005abe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a96:	f7fd fd95 	bl	80035c4 <HAL_GetTick>
 8005a9a:	0003      	movs	r3, r0
 8005a9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a9e:	e009      	b.n	8005ab4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aa0:	f7fd fd90 	bl	80035c4 <HAL_GetTick>
 8005aa4:	0002      	movs	r2, r0
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	4a6a      	ldr	r2, [pc, #424]	; (8005c54 <HAL_RCC_OscConfig+0x60c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e0c6      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ab4:	4b65      	ldr	r3, [pc, #404]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab8:	2202      	movs	r2, #2
 8005aba:	4013      	ands	r3, r2
 8005abc:	d1f0      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005abe:	231f      	movs	r3, #31
 8005ac0:	18fb      	adds	r3, r7, r3
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d105      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005ac8:	4b60      	ldr	r3, [pc, #384]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005aca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005acc:	4b5f      	ldr	r3, [pc, #380]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005ace:	4962      	ldr	r1, [pc, #392]	; (8005c58 <HAL_RCC_OscConfig+0x610>)
 8005ad0:	400a      	ands	r2, r1
 8005ad2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	69db      	ldr	r3, [r3, #28]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d100      	bne.n	8005ade <HAL_RCC_OscConfig+0x496>
 8005adc:	e0b0      	b.n	8005c40 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ade:	4b5b      	ldr	r3, [pc, #364]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2238      	movs	r2, #56	; 0x38
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	2b10      	cmp	r3, #16
 8005ae8:	d100      	bne.n	8005aec <HAL_RCC_OscConfig+0x4a4>
 8005aea:	e078      	b.n	8005bde <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d153      	bne.n	8005b9c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005af4:	4b55      	ldr	r3, [pc, #340]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	4b54      	ldr	r3, [pc, #336]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005afa:	4958      	ldr	r1, [pc, #352]	; (8005c5c <HAL_RCC_OscConfig+0x614>)
 8005afc:	400a      	ands	r2, r1
 8005afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b00:	f7fd fd60 	bl	80035c4 <HAL_GetTick>
 8005b04:	0003      	movs	r3, r0
 8005b06:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b08:	e008      	b.n	8005b1c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b0a:	f7fd fd5b 	bl	80035c4 <HAL_GetTick>
 8005b0e:	0002      	movs	r2, r0
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e092      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b1c:	4b4b      	ldr	r3, [pc, #300]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	2380      	movs	r3, #128	; 0x80
 8005b22:	049b      	lsls	r3, r3, #18
 8005b24:	4013      	ands	r3, r2
 8005b26:	d1f0      	bne.n	8005b0a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b28:	4b48      	ldr	r3, [pc, #288]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	4a4c      	ldr	r2, [pc, #304]	; (8005c60 <HAL_RCC_OscConfig+0x618>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	0019      	movs	r1, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1a      	ldr	r2, [r3, #32]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b40:	021b      	lsls	r3, r3, #8
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b48:	431a      	orrs	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	4b3e      	ldr	r3, [pc, #248]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b52:	430a      	orrs	r2, r1
 8005b54:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b56:	4b3d      	ldr	r3, [pc, #244]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	4b3c      	ldr	r3, [pc, #240]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b5c:	2180      	movs	r1, #128	; 0x80
 8005b5e:	0449      	lsls	r1, r1, #17
 8005b60:	430a      	orrs	r2, r1
 8005b62:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005b64:	4b39      	ldr	r3, [pc, #228]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	4b38      	ldr	r3, [pc, #224]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b6a:	2180      	movs	r1, #128	; 0x80
 8005b6c:	0549      	lsls	r1, r1, #21
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b72:	f7fd fd27 	bl	80035c4 <HAL_GetTick>
 8005b76:	0003      	movs	r3, r0
 8005b78:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b7a:	e008      	b.n	8005b8e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b7c:	f7fd fd22 	bl	80035c4 <HAL_GetTick>
 8005b80:	0002      	movs	r2, r0
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d901      	bls.n	8005b8e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e059      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b8e:	4b2f      	ldr	r3, [pc, #188]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	2380      	movs	r3, #128	; 0x80
 8005b94:	049b      	lsls	r3, r3, #18
 8005b96:	4013      	ands	r3, r2
 8005b98:	d0f0      	beq.n	8005b7c <HAL_RCC_OscConfig+0x534>
 8005b9a:	e051      	b.n	8005c40 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b9c:	4b2b      	ldr	r3, [pc, #172]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	4b2a      	ldr	r3, [pc, #168]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005ba2:	492e      	ldr	r1, [pc, #184]	; (8005c5c <HAL_RCC_OscConfig+0x614>)
 8005ba4:	400a      	ands	r2, r1
 8005ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba8:	f7fd fd0c 	bl	80035c4 <HAL_GetTick>
 8005bac:	0003      	movs	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb2:	f7fd fd07 	bl	80035c4 <HAL_GetTick>
 8005bb6:	0002      	movs	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e03e      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bc4:	4b21      	ldr	r3, [pc, #132]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	2380      	movs	r3, #128	; 0x80
 8005bca:	049b      	lsls	r3, r3, #18
 8005bcc:	4013      	ands	r3, r2
 8005bce:	d1f0      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005bd0:	4b1e      	ldr	r3, [pc, #120]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	4b1d      	ldr	r3, [pc, #116]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005bd6:	4923      	ldr	r1, [pc, #140]	; (8005c64 <HAL_RCC_OscConfig+0x61c>)
 8005bd8:	400a      	ands	r2, r1
 8005bda:	60da      	str	r2, [r3, #12]
 8005bdc:	e030      	b.n	8005c40 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d101      	bne.n	8005bea <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e02b      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005bea:	4b18      	ldr	r3, [pc, #96]	; (8005c4c <HAL_RCC_OscConfig+0x604>)
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	2203      	movs	r2, #3
 8005bf4:	401a      	ands	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d11e      	bne.n	8005c3c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2270      	movs	r2, #112	; 0x70
 8005c02:	401a      	ands	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d117      	bne.n	8005c3c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	23fe      	movs	r3, #254	; 0xfe
 8005c10:	01db      	lsls	r3, r3, #7
 8005c12:	401a      	ands	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c18:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d10e      	bne.n	8005c3c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	23f8      	movs	r3, #248	; 0xf8
 8005c22:	039b      	lsls	r3, r3, #14
 8005c24:	401a      	ands	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d106      	bne.n	8005c3c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	0f5b      	lsrs	r3, r3, #29
 8005c32:	075a      	lsls	r2, r3, #29
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d001      	beq.n	8005c40 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e000      	b.n	8005c42 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	0018      	movs	r0, r3
 8005c44:	46bd      	mov	sp, r7
 8005c46:	b008      	add	sp, #32
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	46c0      	nop			; (mov r8, r8)
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	40007000 	.word	0x40007000
 8005c54:	00001388 	.word	0x00001388
 8005c58:	efffffff 	.word	0xefffffff
 8005c5c:	feffffff 	.word	0xfeffffff
 8005c60:	1fc1808c 	.word	0x1fc1808c
 8005c64:	effefffc 	.word	0xeffefffc

08005c68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e0e9      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c7c:	4b76      	ldr	r3, [pc, #472]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2207      	movs	r2, #7
 8005c82:	4013      	ands	r3, r2
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d91e      	bls.n	8005cc8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c8a:	4b73      	ldr	r3, [pc, #460]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2207      	movs	r2, #7
 8005c90:	4393      	bics	r3, r2
 8005c92:	0019      	movs	r1, r3
 8005c94:	4b70      	ldr	r3, [pc, #448]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005c9c:	f7fd fc92 	bl	80035c4 <HAL_GetTick>
 8005ca0:	0003      	movs	r3, r0
 8005ca2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ca4:	e009      	b.n	8005cba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca6:	f7fd fc8d 	bl	80035c4 <HAL_GetTick>
 8005caa:	0002      	movs	r2, r0
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	4a6a      	ldr	r2, [pc, #424]	; (8005e5c <HAL_RCC_ClockConfig+0x1f4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e0ca      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005cba:	4b67      	ldr	r3, [pc, #412]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2207      	movs	r2, #7
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d1ee      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	4013      	ands	r3, r2
 8005cd0:	d015      	beq.n	8005cfe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	4013      	ands	r3, r2
 8005cda:	d006      	beq.n	8005cea <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005cdc:	4b60      	ldr	r3, [pc, #384]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	4b5f      	ldr	r3, [pc, #380]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005ce2:	21e0      	movs	r1, #224	; 0xe0
 8005ce4:	01c9      	lsls	r1, r1, #7
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cea:	4b5d      	ldr	r3, [pc, #372]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	4a5d      	ldr	r2, [pc, #372]	; (8005e64 <HAL_RCC_ClockConfig+0x1fc>)
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	0019      	movs	r1, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	4b59      	ldr	r3, [pc, #356]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2201      	movs	r2, #1
 8005d04:	4013      	ands	r3, r2
 8005d06:	d057      	beq.n	8005db8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d107      	bne.n	8005d20 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d10:	4b53      	ldr	r3, [pc, #332]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	2380      	movs	r3, #128	; 0x80
 8005d16:	029b      	lsls	r3, r3, #10
 8005d18:	4013      	ands	r3, r2
 8005d1a:	d12b      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e097      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d107      	bne.n	8005d38 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d28:	4b4d      	ldr	r3, [pc, #308]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	2380      	movs	r3, #128	; 0x80
 8005d2e:	049b      	lsls	r3, r3, #18
 8005d30:	4013      	ands	r3, r2
 8005d32:	d11f      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e08b      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d107      	bne.n	8005d50 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d40:	4b47      	ldr	r3, [pc, #284]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	2380      	movs	r3, #128	; 0x80
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4013      	ands	r3, r2
 8005d4a:	d113      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e07f      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	d106      	bne.n	8005d66 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d58:	4b41      	ldr	r3, [pc, #260]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	4013      	ands	r3, r2
 8005d60:	d108      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e074      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d66:	4b3e      	ldr	r3, [pc, #248]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	d101      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e06d      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d74:	4b3a      	ldr	r3, [pc, #232]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2207      	movs	r2, #7
 8005d7a:	4393      	bics	r3, r2
 8005d7c:	0019      	movs	r1, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	4b37      	ldr	r3, [pc, #220]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005d84:	430a      	orrs	r2, r1
 8005d86:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d88:	f7fd fc1c 	bl	80035c4 <HAL_GetTick>
 8005d8c:	0003      	movs	r3, r0
 8005d8e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d90:	e009      	b.n	8005da6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d92:	f7fd fc17 	bl	80035c4 <HAL_GetTick>
 8005d96:	0002      	movs	r2, r0
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	4a2f      	ldr	r2, [pc, #188]	; (8005e5c <HAL_RCC_ClockConfig+0x1f4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e054      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005da6:	4b2e      	ldr	r3, [pc, #184]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	2238      	movs	r2, #56	; 0x38
 8005dac:	401a      	ands	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d1ec      	bne.n	8005d92 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005db8:	4b27      	ldr	r3, [pc, #156]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2207      	movs	r2, #7
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d21e      	bcs.n	8005e04 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc6:	4b24      	ldr	r3, [pc, #144]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2207      	movs	r2, #7
 8005dcc:	4393      	bics	r3, r2
 8005dce:	0019      	movs	r1, r3
 8005dd0:	4b21      	ldr	r3, [pc, #132]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005dd8:	f7fd fbf4 	bl	80035c4 <HAL_GetTick>
 8005ddc:	0003      	movs	r3, r0
 8005dde:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005de0:	e009      	b.n	8005df6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005de2:	f7fd fbef 	bl	80035c4 <HAL_GetTick>
 8005de6:	0002      	movs	r2, r0
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	4a1b      	ldr	r2, [pc, #108]	; (8005e5c <HAL_RCC_ClockConfig+0x1f4>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e02c      	b.n	8005e50 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005df6:	4b18      	ldr	r3, [pc, #96]	; (8005e58 <HAL_RCC_ClockConfig+0x1f0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2207      	movs	r2, #7
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	683a      	ldr	r2, [r7, #0]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d1ee      	bne.n	8005de2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2204      	movs	r2, #4
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	d009      	beq.n	8005e22 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005e0e:	4b14      	ldr	r3, [pc, #80]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	4a15      	ldr	r2, [pc, #84]	; (8005e68 <HAL_RCC_ClockConfig+0x200>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	0019      	movs	r1, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005e22:	f000 f829 	bl	8005e78 <HAL_RCC_GetSysClockFreq>
 8005e26:	0001      	movs	r1, r0
 8005e28:	4b0d      	ldr	r3, [pc, #52]	; (8005e60 <HAL_RCC_ClockConfig+0x1f8>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	0a1b      	lsrs	r3, r3, #8
 8005e2e:	220f      	movs	r2, #15
 8005e30:	401a      	ands	r2, r3
 8005e32:	4b0e      	ldr	r3, [pc, #56]	; (8005e6c <HAL_RCC_ClockConfig+0x204>)
 8005e34:	0092      	lsls	r2, r2, #2
 8005e36:	58d3      	ldr	r3, [r2, r3]
 8005e38:	221f      	movs	r2, #31
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	000a      	movs	r2, r1
 8005e3e:	40da      	lsrs	r2, r3
 8005e40:	4b0b      	ldr	r3, [pc, #44]	; (8005e70 <HAL_RCC_ClockConfig+0x208>)
 8005e42:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005e44:	4b0b      	ldr	r3, [pc, #44]	; (8005e74 <HAL_RCC_ClockConfig+0x20c>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f7fd fb5f 	bl	800350c <HAL_InitTick>
 8005e4e:	0003      	movs	r3, r0
}
 8005e50:	0018      	movs	r0, r3
 8005e52:	46bd      	mov	sp, r7
 8005e54:	b004      	add	sp, #16
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	40022000 	.word	0x40022000
 8005e5c:	00001388 	.word	0x00001388
 8005e60:	40021000 	.word	0x40021000
 8005e64:	fffff0ff 	.word	0xfffff0ff
 8005e68:	ffff8fff 	.word	0xffff8fff
 8005e6c:	08007118 	.word	0x08007118
 8005e70:	20000000 	.word	0x20000000
 8005e74:	20000004 	.word	0x20000004

08005e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e7e:	4b3c      	ldr	r3, [pc, #240]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2238      	movs	r2, #56	; 0x38
 8005e84:	4013      	ands	r3, r2
 8005e86:	d10f      	bne.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005e88:	4b39      	ldr	r3, [pc, #228]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	0adb      	lsrs	r3, r3, #11
 8005e8e:	2207      	movs	r2, #7
 8005e90:	4013      	ands	r3, r2
 8005e92:	2201      	movs	r2, #1
 8005e94:	409a      	lsls	r2, r3
 8005e96:	0013      	movs	r3, r2
 8005e98:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005e9a:	6839      	ldr	r1, [r7, #0]
 8005e9c:	4835      	ldr	r0, [pc, #212]	; (8005f74 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005e9e:	f7fa f939 	bl	8000114 <__udivsi3>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	613b      	str	r3, [r7, #16]
 8005ea6:	e05d      	b.n	8005f64 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ea8:	4b31      	ldr	r3, [pc, #196]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	2238      	movs	r2, #56	; 0x38
 8005eae:	4013      	ands	r3, r2
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d102      	bne.n	8005eba <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005eb4:	4b30      	ldr	r3, [pc, #192]	; (8005f78 <HAL_RCC_GetSysClockFreq+0x100>)
 8005eb6:	613b      	str	r3, [r7, #16]
 8005eb8:	e054      	b.n	8005f64 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005eba:	4b2d      	ldr	r3, [pc, #180]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	2238      	movs	r2, #56	; 0x38
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	2b10      	cmp	r3, #16
 8005ec4:	d138      	bne.n	8005f38 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005ec6:	4b2a      	ldr	r3, [pc, #168]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	2203      	movs	r2, #3
 8005ecc:	4013      	ands	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ed0:	4b27      	ldr	r3, [pc, #156]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	091b      	lsrs	r3, r3, #4
 8005ed6:	2207      	movs	r2, #7
 8005ed8:	4013      	ands	r3, r2
 8005eda:	3301      	adds	r3, #1
 8005edc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2b03      	cmp	r3, #3
 8005ee2:	d10d      	bne.n	8005f00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ee4:	68b9      	ldr	r1, [r7, #8]
 8005ee6:	4824      	ldr	r0, [pc, #144]	; (8005f78 <HAL_RCC_GetSysClockFreq+0x100>)
 8005ee8:	f7fa f914 	bl	8000114 <__udivsi3>
 8005eec:	0003      	movs	r3, r0
 8005eee:	0019      	movs	r1, r3
 8005ef0:	4b1f      	ldr	r3, [pc, #124]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	0a1b      	lsrs	r3, r3, #8
 8005ef6:	227f      	movs	r2, #127	; 0x7f
 8005ef8:	4013      	ands	r3, r2
 8005efa:	434b      	muls	r3, r1
 8005efc:	617b      	str	r3, [r7, #20]
        break;
 8005efe:	e00d      	b.n	8005f1c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005f00:	68b9      	ldr	r1, [r7, #8]
 8005f02:	481c      	ldr	r0, [pc, #112]	; (8005f74 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f04:	f7fa f906 	bl	8000114 <__udivsi3>
 8005f08:	0003      	movs	r3, r0
 8005f0a:	0019      	movs	r1, r3
 8005f0c:	4b18      	ldr	r3, [pc, #96]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	0a1b      	lsrs	r3, r3, #8
 8005f12:	227f      	movs	r2, #127	; 0x7f
 8005f14:	4013      	ands	r3, r2
 8005f16:	434b      	muls	r3, r1
 8005f18:	617b      	str	r3, [r7, #20]
        break;
 8005f1a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005f1c:	4b14      	ldr	r3, [pc, #80]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	0f5b      	lsrs	r3, r3, #29
 8005f22:	2207      	movs	r2, #7
 8005f24:	4013      	ands	r3, r2
 8005f26:	3301      	adds	r3, #1
 8005f28:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	6978      	ldr	r0, [r7, #20]
 8005f2e:	f7fa f8f1 	bl	8000114 <__udivsi3>
 8005f32:	0003      	movs	r3, r0
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	e015      	b.n	8005f64 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005f38:	4b0d      	ldr	r3, [pc, #52]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2238      	movs	r2, #56	; 0x38
 8005f3e:	4013      	ands	r3, r2
 8005f40:	2b20      	cmp	r3, #32
 8005f42:	d103      	bne.n	8005f4c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005f44:	2380      	movs	r3, #128	; 0x80
 8005f46:	021b      	lsls	r3, r3, #8
 8005f48:	613b      	str	r3, [r7, #16]
 8005f4a:	e00b      	b.n	8005f64 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005f4c:	4b08      	ldr	r3, [pc, #32]	; (8005f70 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	2238      	movs	r2, #56	; 0x38
 8005f52:	4013      	ands	r3, r2
 8005f54:	2b18      	cmp	r3, #24
 8005f56:	d103      	bne.n	8005f60 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005f58:	23fa      	movs	r3, #250	; 0xfa
 8005f5a:	01db      	lsls	r3, r3, #7
 8005f5c:	613b      	str	r3, [r7, #16]
 8005f5e:	e001      	b.n	8005f64 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005f64:	693b      	ldr	r3, [r7, #16]
}
 8005f66:	0018      	movs	r0, r3
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	b006      	add	sp, #24
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	46c0      	nop			; (mov r8, r8)
 8005f70:	40021000 	.word	0x40021000
 8005f74:	00f42400 	.word	0x00f42400
 8005f78:	007a1200 	.word	0x007a1200

08005f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e04a      	b.n	8006024 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	223d      	movs	r2, #61	; 0x3d
 8005f92:	5c9b      	ldrb	r3, [r3, r2]
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d107      	bne.n	8005faa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	223c      	movs	r2, #60	; 0x3c
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	0018      	movs	r0, r3
 8005fa6:	f7fd f9db 	bl	8003360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	223d      	movs	r2, #61	; 0x3d
 8005fae:	2102      	movs	r1, #2
 8005fb0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	3304      	adds	r3, #4
 8005fba:	0019      	movs	r1, r3
 8005fbc:	0010      	movs	r0, r2
 8005fbe:	f000 f90b 	bl	80061d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2248      	movs	r2, #72	; 0x48
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	223e      	movs	r2, #62	; 0x3e
 8005fce:	2101      	movs	r1, #1
 8005fd0:	5499      	strb	r1, [r3, r2]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	223f      	movs	r2, #63	; 0x3f
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	5499      	strb	r1, [r3, r2]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2240      	movs	r2, #64	; 0x40
 8005fde:	2101      	movs	r1, #1
 8005fe0:	5499      	strb	r1, [r3, r2]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2241      	movs	r2, #65	; 0x41
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	5499      	strb	r1, [r3, r2]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2242      	movs	r2, #66	; 0x42
 8005fee:	2101      	movs	r1, #1
 8005ff0:	5499      	strb	r1, [r3, r2]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2243      	movs	r2, #67	; 0x43
 8005ff6:	2101      	movs	r1, #1
 8005ff8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2244      	movs	r2, #68	; 0x44
 8005ffe:	2101      	movs	r1, #1
 8006000:	5499      	strb	r1, [r3, r2]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2245      	movs	r2, #69	; 0x45
 8006006:	2101      	movs	r1, #1
 8006008:	5499      	strb	r1, [r3, r2]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2246      	movs	r2, #70	; 0x46
 800600e:	2101      	movs	r1, #1
 8006010:	5499      	strb	r1, [r3, r2]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2247      	movs	r2, #71	; 0x47
 8006016:	2101      	movs	r1, #1
 8006018:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	223d      	movs	r2, #61	; 0x3d
 800601e:	2101      	movs	r1, #1
 8006020:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	0018      	movs	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	b002      	add	sp, #8
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006036:	230f      	movs	r3, #15
 8006038:	18fb      	adds	r3, r7, r3
 800603a:	2200      	movs	r2, #0
 800603c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	223c      	movs	r2, #60	; 0x3c
 8006042:	5c9b      	ldrb	r3, [r3, r2]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d101      	bne.n	800604c <HAL_TIM_ConfigClockSource+0x20>
 8006048:	2302      	movs	r3, #2
 800604a:	e0bc      	b.n	80061c6 <HAL_TIM_ConfigClockSource+0x19a>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	223c      	movs	r2, #60	; 0x3c
 8006050:	2101      	movs	r1, #1
 8006052:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	223d      	movs	r2, #61	; 0x3d
 8006058:	2102      	movs	r1, #2
 800605a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	4a5a      	ldr	r2, [pc, #360]	; (80061d0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006068:	4013      	ands	r3, r2
 800606a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4a59      	ldr	r2, [pc, #356]	; (80061d4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8006070:	4013      	ands	r3, r2
 8006072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2280      	movs	r2, #128	; 0x80
 8006082:	0192      	lsls	r2, r2, #6
 8006084:	4293      	cmp	r3, r2
 8006086:	d040      	beq.n	800610a <HAL_TIM_ConfigClockSource+0xde>
 8006088:	2280      	movs	r2, #128	; 0x80
 800608a:	0192      	lsls	r2, r2, #6
 800608c:	4293      	cmp	r3, r2
 800608e:	d900      	bls.n	8006092 <HAL_TIM_ConfigClockSource+0x66>
 8006090:	e088      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 8006092:	2280      	movs	r2, #128	; 0x80
 8006094:	0152      	lsls	r2, r2, #5
 8006096:	4293      	cmp	r3, r2
 8006098:	d100      	bne.n	800609c <HAL_TIM_ConfigClockSource+0x70>
 800609a:	e088      	b.n	80061ae <HAL_TIM_ConfigClockSource+0x182>
 800609c:	2280      	movs	r2, #128	; 0x80
 800609e:	0152      	lsls	r2, r2, #5
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d900      	bls.n	80060a6 <HAL_TIM_ConfigClockSource+0x7a>
 80060a4:	e07e      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060a6:	2b70      	cmp	r3, #112	; 0x70
 80060a8:	d018      	beq.n	80060dc <HAL_TIM_ConfigClockSource+0xb0>
 80060aa:	d900      	bls.n	80060ae <HAL_TIM_ConfigClockSource+0x82>
 80060ac:	e07a      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060ae:	2b60      	cmp	r3, #96	; 0x60
 80060b0:	d04f      	beq.n	8006152 <HAL_TIM_ConfigClockSource+0x126>
 80060b2:	d900      	bls.n	80060b6 <HAL_TIM_ConfigClockSource+0x8a>
 80060b4:	e076      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060b6:	2b50      	cmp	r3, #80	; 0x50
 80060b8:	d03b      	beq.n	8006132 <HAL_TIM_ConfigClockSource+0x106>
 80060ba:	d900      	bls.n	80060be <HAL_TIM_ConfigClockSource+0x92>
 80060bc:	e072      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060be:	2b40      	cmp	r3, #64	; 0x40
 80060c0:	d057      	beq.n	8006172 <HAL_TIM_ConfigClockSource+0x146>
 80060c2:	d900      	bls.n	80060c6 <HAL_TIM_ConfigClockSource+0x9a>
 80060c4:	e06e      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060c6:	2b30      	cmp	r3, #48	; 0x30
 80060c8:	d063      	beq.n	8006192 <HAL_TIM_ConfigClockSource+0x166>
 80060ca:	d86b      	bhi.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060cc:	2b20      	cmp	r3, #32
 80060ce:	d060      	beq.n	8006192 <HAL_TIM_ConfigClockSource+0x166>
 80060d0:	d868      	bhi.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d05d      	beq.n	8006192 <HAL_TIM_ConfigClockSource+0x166>
 80060d6:	2b10      	cmp	r3, #16
 80060d8:	d05b      	beq.n	8006192 <HAL_TIM_ConfigClockSource+0x166>
 80060da:	e063      	b.n	80061a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ec:	f000 f95c 	bl	80063a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	2277      	movs	r2, #119	; 0x77
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	609a      	str	r2, [r3, #8]
      break;
 8006108:	e052      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800611a:	f000 f945 	bl	80063a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2180      	movs	r1, #128	; 0x80
 800612a:	01c9      	lsls	r1, r1, #7
 800612c:	430a      	orrs	r2, r1
 800612e:	609a      	str	r2, [r3, #8]
      break;
 8006130:	e03e      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800613e:	001a      	movs	r2, r3
 8006140:	f000 f8b6 	bl	80062b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2150      	movs	r1, #80	; 0x50
 800614a:	0018      	movs	r0, r3
 800614c:	f000 f910 	bl	8006370 <TIM_ITRx_SetConfig>
      break;
 8006150:	e02e      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800615e:	001a      	movs	r2, r3
 8006160:	f000 f8d4 	bl	800630c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2160      	movs	r1, #96	; 0x60
 800616a:	0018      	movs	r0, r3
 800616c:	f000 f900 	bl	8006370 <TIM_ITRx_SetConfig>
      break;
 8006170:	e01e      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800617e:	001a      	movs	r2, r3
 8006180:	f000 f896 	bl	80062b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2140      	movs	r1, #64	; 0x40
 800618a:	0018      	movs	r0, r3
 800618c:	f000 f8f0 	bl	8006370 <TIM_ITRx_SetConfig>
      break;
 8006190:	e00e      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	0019      	movs	r1, r3
 800619c:	0010      	movs	r0, r2
 800619e:	f000 f8e7 	bl	8006370 <TIM_ITRx_SetConfig>
      break;
 80061a2:	e005      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80061a4:	230f      	movs	r3, #15
 80061a6:	18fb      	adds	r3, r7, r3
 80061a8:	2201      	movs	r2, #1
 80061aa:	701a      	strb	r2, [r3, #0]
      break;
 80061ac:	e000      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80061ae:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	223d      	movs	r2, #61	; 0x3d
 80061b4:	2101      	movs	r1, #1
 80061b6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	223c      	movs	r2, #60	; 0x3c
 80061bc:	2100      	movs	r1, #0
 80061be:	5499      	strb	r1, [r3, r2]

  return status;
 80061c0:	230f      	movs	r3, #15
 80061c2:	18fb      	adds	r3, r7, r3
 80061c4:	781b      	ldrb	r3, [r3, #0]
}
 80061c6:	0018      	movs	r0, r3
 80061c8:	46bd      	mov	sp, r7
 80061ca:	b004      	add	sp, #16
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	46c0      	nop			; (mov r8, r8)
 80061d0:	ffceff88 	.word	0xffceff88
 80061d4:	ffff00ff 	.word	0xffff00ff

080061d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a2b      	ldr	r2, [pc, #172]	; (8006298 <TIM_Base_SetConfig+0xc0>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d003      	beq.n	80061f8 <TIM_Base_SetConfig+0x20>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a2a      	ldr	r2, [pc, #168]	; (800629c <TIM_Base_SetConfig+0xc4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d108      	bne.n	800620a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2270      	movs	r2, #112	; 0x70
 80061fc:	4393      	bics	r3, r2
 80061fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a22      	ldr	r2, [pc, #136]	; (8006298 <TIM_Base_SetConfig+0xc0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d00f      	beq.n	8006232 <TIM_Base_SetConfig+0x5a>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a21      	ldr	r2, [pc, #132]	; (800629c <TIM_Base_SetConfig+0xc4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00b      	beq.n	8006232 <TIM_Base_SetConfig+0x5a>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a20      	ldr	r2, [pc, #128]	; (80062a0 <TIM_Base_SetConfig+0xc8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d007      	beq.n	8006232 <TIM_Base_SetConfig+0x5a>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a1f      	ldr	r2, [pc, #124]	; (80062a4 <TIM_Base_SetConfig+0xcc>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d003      	beq.n	8006232 <TIM_Base_SetConfig+0x5a>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a1e      	ldr	r2, [pc, #120]	; (80062a8 <TIM_Base_SetConfig+0xd0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d108      	bne.n	8006244 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a1d      	ldr	r2, [pc, #116]	; (80062ac <TIM_Base_SetConfig+0xd4>)
 8006236:	4013      	ands	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2280      	movs	r2, #128	; 0x80
 8006248:	4393      	bics	r3, r2
 800624a:	001a      	movs	r2, r3
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	695b      	ldr	r3, [r3, #20]
 8006250:	4313      	orrs	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	689a      	ldr	r2, [r3, #8]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a0a      	ldr	r2, [pc, #40]	; (8006298 <TIM_Base_SetConfig+0xc0>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d007      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a0b      	ldr	r2, [pc, #44]	; (80062a4 <TIM_Base_SetConfig+0xcc>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d003      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a0a      	ldr	r2, [pc, #40]	; (80062a8 <TIM_Base_SetConfig+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d103      	bne.n	800628a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	615a      	str	r2, [r3, #20]
}
 8006290:	46c0      	nop			; (mov r8, r8)
 8006292:	46bd      	mov	sp, r7
 8006294:	b004      	add	sp, #16
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40012c00 	.word	0x40012c00
 800629c:	40000400 	.word	0x40000400
 80062a0:	40002000 	.word	0x40002000
 80062a4:	40014400 	.word	0x40014400
 80062a8:	40014800 	.word	0x40014800
 80062ac:	fffffcff 	.word	0xfffffcff

080062b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a1b      	ldr	r3, [r3, #32]
 80062c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	2201      	movs	r2, #1
 80062c8:	4393      	bics	r3, r2
 80062ca:	001a      	movs	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	22f0      	movs	r2, #240	; 0xf0
 80062da:	4393      	bics	r3, r2
 80062dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	220a      	movs	r2, #10
 80062ec:	4393      	bics	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	621a      	str	r2, [r3, #32]
}
 8006304:	46c0      	nop			; (mov r8, r8)
 8006306:	46bd      	mov	sp, r7
 8006308:	b006      	add	sp, #24
 800630a:	bd80      	pop	{r7, pc}

0800630c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6a1b      	ldr	r3, [r3, #32]
 800631c:	2210      	movs	r2, #16
 800631e:	4393      	bics	r3, r2
 8006320:	001a      	movs	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	4a0d      	ldr	r2, [pc, #52]	; (800636c <TIM_TI2_ConfigInputStage+0x60>)
 8006336:	4013      	ands	r3, r2
 8006338:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	031b      	lsls	r3, r3, #12
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	22a0      	movs	r2, #160	; 0xa0
 8006348:	4393      	bics	r3, r2
 800634a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	4313      	orrs	r3, r2
 8006354:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	621a      	str	r2, [r3, #32]
}
 8006362:	46c0      	nop			; (mov r8, r8)
 8006364:	46bd      	mov	sp, r7
 8006366:	b006      	add	sp, #24
 8006368:	bd80      	pop	{r7, pc}
 800636a:	46c0      	nop			; (mov r8, r8)
 800636c:	ffff0fff 	.word	0xffff0fff

08006370 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4a08      	ldr	r2, [pc, #32]	; (80063a4 <TIM_ITRx_SetConfig+0x34>)
 8006384:	4013      	ands	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4313      	orrs	r3, r2
 800638e:	2207      	movs	r2, #7
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	609a      	str	r2, [r3, #8]
}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	46bd      	mov	sp, r7
 800639e:	b004      	add	sp, #16
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	46c0      	nop			; (mov r8, r8)
 80063a4:	ffcfff8f 	.word	0xffcfff8f

080063a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b086      	sub	sp, #24
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
 80063b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	4a09      	ldr	r2, [pc, #36]	; (80063e4 <TIM_ETR_SetConfig+0x3c>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	021a      	lsls	r2, r3, #8
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	609a      	str	r2, [r3, #8]
}
 80063dc:	46c0      	nop			; (mov r8, r8)
 80063de:	46bd      	mov	sp, r7
 80063e0:	b006      	add	sp, #24
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	ffff00ff 	.word	0xffff00ff

080063e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	223c      	movs	r2, #60	; 0x3c
 80063f6:	5c9b      	ldrb	r3, [r3, r2]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d101      	bne.n	8006400 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063fc:	2302      	movs	r3, #2
 80063fe:	e04a      	b.n	8006496 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	223c      	movs	r2, #60	; 0x3c
 8006404:	2101      	movs	r1, #1
 8006406:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	223d      	movs	r2, #61	; 0x3d
 800640c:	2102      	movs	r1, #2
 800640e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d108      	bne.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4a1d      	ldr	r2, [pc, #116]	; (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800642e:	4013      	ands	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	4313      	orrs	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2270      	movs	r2, #112	; 0x70
 8006440:	4393      	bics	r3, r2
 8006442:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a11      	ldr	r2, [pc, #68]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d004      	beq.n	800646a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a10      	ldr	r2, [pc, #64]	; (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d10c      	bne.n	8006484 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2280      	movs	r2, #128	; 0x80
 800646e:	4393      	bics	r3, r2
 8006470:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	4313      	orrs	r3, r2
 800647a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	223d      	movs	r2, #61	; 0x3d
 8006488:	2101      	movs	r1, #1
 800648a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	223c      	movs	r2, #60	; 0x3c
 8006490:	2100      	movs	r1, #0
 8006492:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	0018      	movs	r0, r3
 8006498:	46bd      	mov	sp, r7
 800649a:	b004      	add	sp, #16
 800649c:	bd80      	pop	{r7, pc}
 800649e:	46c0      	nop			; (mov r8, r8)
 80064a0:	40012c00 	.word	0x40012c00
 80064a4:	ff0fffff 	.word	0xff0fffff
 80064a8:	40000400 	.word	0x40000400

080064ac <siprintf>:
 80064ac:	b40e      	push	{r1, r2, r3}
 80064ae:	b500      	push	{lr}
 80064b0:	490b      	ldr	r1, [pc, #44]	; (80064e0 <siprintf+0x34>)
 80064b2:	b09c      	sub	sp, #112	; 0x70
 80064b4:	ab1d      	add	r3, sp, #116	; 0x74
 80064b6:	9002      	str	r0, [sp, #8]
 80064b8:	9006      	str	r0, [sp, #24]
 80064ba:	9107      	str	r1, [sp, #28]
 80064bc:	9104      	str	r1, [sp, #16]
 80064be:	4809      	ldr	r0, [pc, #36]	; (80064e4 <siprintf+0x38>)
 80064c0:	4909      	ldr	r1, [pc, #36]	; (80064e8 <siprintf+0x3c>)
 80064c2:	cb04      	ldmia	r3!, {r2}
 80064c4:	9105      	str	r1, [sp, #20]
 80064c6:	6800      	ldr	r0, [r0, #0]
 80064c8:	a902      	add	r1, sp, #8
 80064ca:	9301      	str	r3, [sp, #4]
 80064cc:	f000 f9a2 	bl	8006814 <_svfiprintf_r>
 80064d0:	2200      	movs	r2, #0
 80064d2:	9b02      	ldr	r3, [sp, #8]
 80064d4:	701a      	strb	r2, [r3, #0]
 80064d6:	b01c      	add	sp, #112	; 0x70
 80064d8:	bc08      	pop	{r3}
 80064da:	b003      	add	sp, #12
 80064dc:	4718      	bx	r3
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	7fffffff 	.word	0x7fffffff
 80064e4:	20000058 	.word	0x20000058
 80064e8:	ffff0208 	.word	0xffff0208

080064ec <memset>:
 80064ec:	0003      	movs	r3, r0
 80064ee:	1882      	adds	r2, r0, r2
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d100      	bne.n	80064f6 <memset+0xa>
 80064f4:	4770      	bx	lr
 80064f6:	7019      	strb	r1, [r3, #0]
 80064f8:	3301      	adds	r3, #1
 80064fa:	e7f9      	b.n	80064f0 <memset+0x4>

080064fc <__errno>:
 80064fc:	4b01      	ldr	r3, [pc, #4]	; (8006504 <__errno+0x8>)
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	4770      	bx	lr
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	20000058 	.word	0x20000058

08006508 <__libc_init_array>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	2600      	movs	r6, #0
 800650c:	4c0c      	ldr	r4, [pc, #48]	; (8006540 <__libc_init_array+0x38>)
 800650e:	4d0d      	ldr	r5, [pc, #52]	; (8006544 <__libc_init_array+0x3c>)
 8006510:	1b64      	subs	r4, r4, r5
 8006512:	10a4      	asrs	r4, r4, #2
 8006514:	42a6      	cmp	r6, r4
 8006516:	d109      	bne.n	800652c <__libc_init_array+0x24>
 8006518:	2600      	movs	r6, #0
 800651a:	f000 fd7f 	bl	800701c <_init>
 800651e:	4c0a      	ldr	r4, [pc, #40]	; (8006548 <__libc_init_array+0x40>)
 8006520:	4d0a      	ldr	r5, [pc, #40]	; (800654c <__libc_init_array+0x44>)
 8006522:	1b64      	subs	r4, r4, r5
 8006524:	10a4      	asrs	r4, r4, #2
 8006526:	42a6      	cmp	r6, r4
 8006528:	d105      	bne.n	8006536 <__libc_init_array+0x2e>
 800652a:	bd70      	pop	{r4, r5, r6, pc}
 800652c:	00b3      	lsls	r3, r6, #2
 800652e:	58eb      	ldr	r3, [r5, r3]
 8006530:	4798      	blx	r3
 8006532:	3601      	adds	r6, #1
 8006534:	e7ee      	b.n	8006514 <__libc_init_array+0xc>
 8006536:	00b3      	lsls	r3, r6, #2
 8006538:	58eb      	ldr	r3, [r5, r3]
 800653a:	4798      	blx	r3
 800653c:	3601      	adds	r6, #1
 800653e:	e7f2      	b.n	8006526 <__libc_init_array+0x1e>
 8006540:	0800718c 	.word	0x0800718c
 8006544:	0800718c 	.word	0x0800718c
 8006548:	08007190 	.word	0x08007190
 800654c:	0800718c 	.word	0x0800718c

08006550 <__retarget_lock_acquire_recursive>:
 8006550:	4770      	bx	lr

08006552 <__retarget_lock_release_recursive>:
 8006552:	4770      	bx	lr

08006554 <_free_r>:
 8006554:	b570      	push	{r4, r5, r6, lr}
 8006556:	0005      	movs	r5, r0
 8006558:	2900      	cmp	r1, #0
 800655a:	d010      	beq.n	800657e <_free_r+0x2a>
 800655c:	1f0c      	subs	r4, r1, #4
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	da00      	bge.n	8006566 <_free_r+0x12>
 8006564:	18e4      	adds	r4, r4, r3
 8006566:	0028      	movs	r0, r5
 8006568:	f000 f8e2 	bl	8006730 <__malloc_lock>
 800656c:	4a1d      	ldr	r2, [pc, #116]	; (80065e4 <_free_r+0x90>)
 800656e:	6813      	ldr	r3, [r2, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d105      	bne.n	8006580 <_free_r+0x2c>
 8006574:	6063      	str	r3, [r4, #4]
 8006576:	6014      	str	r4, [r2, #0]
 8006578:	0028      	movs	r0, r5
 800657a:	f000 f8e1 	bl	8006740 <__malloc_unlock>
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	42a3      	cmp	r3, r4
 8006582:	d908      	bls.n	8006596 <_free_r+0x42>
 8006584:	6820      	ldr	r0, [r4, #0]
 8006586:	1821      	adds	r1, r4, r0
 8006588:	428b      	cmp	r3, r1
 800658a:	d1f3      	bne.n	8006574 <_free_r+0x20>
 800658c:	6819      	ldr	r1, [r3, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	1809      	adds	r1, r1, r0
 8006592:	6021      	str	r1, [r4, #0]
 8006594:	e7ee      	b.n	8006574 <_free_r+0x20>
 8006596:	001a      	movs	r2, r3
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <_free_r+0x4e>
 800659e:	42a3      	cmp	r3, r4
 80065a0:	d9f9      	bls.n	8006596 <_free_r+0x42>
 80065a2:	6811      	ldr	r1, [r2, #0]
 80065a4:	1850      	adds	r0, r2, r1
 80065a6:	42a0      	cmp	r0, r4
 80065a8:	d10b      	bne.n	80065c2 <_free_r+0x6e>
 80065aa:	6820      	ldr	r0, [r4, #0]
 80065ac:	1809      	adds	r1, r1, r0
 80065ae:	1850      	adds	r0, r2, r1
 80065b0:	6011      	str	r1, [r2, #0]
 80065b2:	4283      	cmp	r3, r0
 80065b4:	d1e0      	bne.n	8006578 <_free_r+0x24>
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	1841      	adds	r1, r0, r1
 80065bc:	6011      	str	r1, [r2, #0]
 80065be:	6053      	str	r3, [r2, #4]
 80065c0:	e7da      	b.n	8006578 <_free_r+0x24>
 80065c2:	42a0      	cmp	r0, r4
 80065c4:	d902      	bls.n	80065cc <_free_r+0x78>
 80065c6:	230c      	movs	r3, #12
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	e7d5      	b.n	8006578 <_free_r+0x24>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	1821      	adds	r1, r4, r0
 80065d0:	428b      	cmp	r3, r1
 80065d2:	d103      	bne.n	80065dc <_free_r+0x88>
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	1809      	adds	r1, r1, r0
 80065da:	6021      	str	r1, [r4, #0]
 80065dc:	6063      	str	r3, [r4, #4]
 80065de:	6054      	str	r4, [r2, #4]
 80065e0:	e7ca      	b.n	8006578 <_free_r+0x24>
 80065e2:	46c0      	nop			; (mov r8, r8)
 80065e4:	2000054c 	.word	0x2000054c

080065e8 <sbrk_aligned>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	4e0f      	ldr	r6, [pc, #60]	; (8006628 <sbrk_aligned+0x40>)
 80065ec:	000d      	movs	r5, r1
 80065ee:	6831      	ldr	r1, [r6, #0]
 80065f0:	0004      	movs	r4, r0
 80065f2:	2900      	cmp	r1, #0
 80065f4:	d102      	bne.n	80065fc <sbrk_aligned+0x14>
 80065f6:	f000 fba1 	bl	8006d3c <_sbrk_r>
 80065fa:	6030      	str	r0, [r6, #0]
 80065fc:	0029      	movs	r1, r5
 80065fe:	0020      	movs	r0, r4
 8006600:	f000 fb9c 	bl	8006d3c <_sbrk_r>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d00a      	beq.n	800661e <sbrk_aligned+0x36>
 8006608:	2303      	movs	r3, #3
 800660a:	1cc5      	adds	r5, r0, #3
 800660c:	439d      	bics	r5, r3
 800660e:	42a8      	cmp	r0, r5
 8006610:	d007      	beq.n	8006622 <sbrk_aligned+0x3a>
 8006612:	1a29      	subs	r1, r5, r0
 8006614:	0020      	movs	r0, r4
 8006616:	f000 fb91 	bl	8006d3c <_sbrk_r>
 800661a:	3001      	adds	r0, #1
 800661c:	d101      	bne.n	8006622 <sbrk_aligned+0x3a>
 800661e:	2501      	movs	r5, #1
 8006620:	426d      	negs	r5, r5
 8006622:	0028      	movs	r0, r5
 8006624:	bd70      	pop	{r4, r5, r6, pc}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	20000550 	.word	0x20000550

0800662c <_malloc_r>:
 800662c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800662e:	2203      	movs	r2, #3
 8006630:	1ccb      	adds	r3, r1, #3
 8006632:	4393      	bics	r3, r2
 8006634:	3308      	adds	r3, #8
 8006636:	0006      	movs	r6, r0
 8006638:	001f      	movs	r7, r3
 800663a:	2b0c      	cmp	r3, #12
 800663c:	d238      	bcs.n	80066b0 <_malloc_r+0x84>
 800663e:	270c      	movs	r7, #12
 8006640:	42b9      	cmp	r1, r7
 8006642:	d837      	bhi.n	80066b4 <_malloc_r+0x88>
 8006644:	0030      	movs	r0, r6
 8006646:	f000 f873 	bl	8006730 <__malloc_lock>
 800664a:	4b38      	ldr	r3, [pc, #224]	; (800672c <_malloc_r+0x100>)
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	001c      	movs	r4, r3
 8006652:	2c00      	cmp	r4, #0
 8006654:	d133      	bne.n	80066be <_malloc_r+0x92>
 8006656:	0039      	movs	r1, r7
 8006658:	0030      	movs	r0, r6
 800665a:	f7ff ffc5 	bl	80065e8 <sbrk_aligned>
 800665e:	0004      	movs	r4, r0
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d15e      	bne.n	8006722 <_malloc_r+0xf6>
 8006664:	9b00      	ldr	r3, [sp, #0]
 8006666:	681c      	ldr	r4, [r3, #0]
 8006668:	0025      	movs	r5, r4
 800666a:	2d00      	cmp	r5, #0
 800666c:	d14e      	bne.n	800670c <_malloc_r+0xe0>
 800666e:	2c00      	cmp	r4, #0
 8006670:	d051      	beq.n	8006716 <_malloc_r+0xea>
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	0029      	movs	r1, r5
 8006676:	18e3      	adds	r3, r4, r3
 8006678:	0030      	movs	r0, r6
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	f000 fb5e 	bl	8006d3c <_sbrk_r>
 8006680:	9b01      	ldr	r3, [sp, #4]
 8006682:	4283      	cmp	r3, r0
 8006684:	d147      	bne.n	8006716 <_malloc_r+0xea>
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	0030      	movs	r0, r6
 800668a:	1aff      	subs	r7, r7, r3
 800668c:	0039      	movs	r1, r7
 800668e:	f7ff ffab 	bl	80065e8 <sbrk_aligned>
 8006692:	3001      	adds	r0, #1
 8006694:	d03f      	beq.n	8006716 <_malloc_r+0xea>
 8006696:	6823      	ldr	r3, [r4, #0]
 8006698:	19db      	adds	r3, r3, r7
 800669a:	6023      	str	r3, [r4, #0]
 800669c:	9b00      	ldr	r3, [sp, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d040      	beq.n	8006726 <_malloc_r+0xfa>
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	42a2      	cmp	r2, r4
 80066a8:	d133      	bne.n	8006712 <_malloc_r+0xe6>
 80066aa:	2200      	movs	r2, #0
 80066ac:	605a      	str	r2, [r3, #4]
 80066ae:	e014      	b.n	80066da <_malloc_r+0xae>
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	dac5      	bge.n	8006640 <_malloc_r+0x14>
 80066b4:	230c      	movs	r3, #12
 80066b6:	2500      	movs	r5, #0
 80066b8:	6033      	str	r3, [r6, #0]
 80066ba:	0028      	movs	r0, r5
 80066bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066be:	6821      	ldr	r1, [r4, #0]
 80066c0:	1bc9      	subs	r1, r1, r7
 80066c2:	d420      	bmi.n	8006706 <_malloc_r+0xda>
 80066c4:	290b      	cmp	r1, #11
 80066c6:	d918      	bls.n	80066fa <_malloc_r+0xce>
 80066c8:	19e2      	adds	r2, r4, r7
 80066ca:	6027      	str	r7, [r4, #0]
 80066cc:	42a3      	cmp	r3, r4
 80066ce:	d112      	bne.n	80066f6 <_malloc_r+0xca>
 80066d0:	9b00      	ldr	r3, [sp, #0]
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	6863      	ldr	r3, [r4, #4]
 80066d6:	6011      	str	r1, [r2, #0]
 80066d8:	6053      	str	r3, [r2, #4]
 80066da:	0030      	movs	r0, r6
 80066dc:	0025      	movs	r5, r4
 80066de:	f000 f82f 	bl	8006740 <__malloc_unlock>
 80066e2:	2207      	movs	r2, #7
 80066e4:	350b      	adds	r5, #11
 80066e6:	1d23      	adds	r3, r4, #4
 80066e8:	4395      	bics	r5, r2
 80066ea:	1aea      	subs	r2, r5, r3
 80066ec:	429d      	cmp	r5, r3
 80066ee:	d0e4      	beq.n	80066ba <_malloc_r+0x8e>
 80066f0:	1b5b      	subs	r3, r3, r5
 80066f2:	50a3      	str	r3, [r4, r2]
 80066f4:	e7e1      	b.n	80066ba <_malloc_r+0x8e>
 80066f6:	605a      	str	r2, [r3, #4]
 80066f8:	e7ec      	b.n	80066d4 <_malloc_r+0xa8>
 80066fa:	6862      	ldr	r2, [r4, #4]
 80066fc:	42a3      	cmp	r3, r4
 80066fe:	d1d5      	bne.n	80066ac <_malloc_r+0x80>
 8006700:	9b00      	ldr	r3, [sp, #0]
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	e7e9      	b.n	80066da <_malloc_r+0xae>
 8006706:	0023      	movs	r3, r4
 8006708:	6864      	ldr	r4, [r4, #4]
 800670a:	e7a2      	b.n	8006652 <_malloc_r+0x26>
 800670c:	002c      	movs	r4, r5
 800670e:	686d      	ldr	r5, [r5, #4]
 8006710:	e7ab      	b.n	800666a <_malloc_r+0x3e>
 8006712:	0013      	movs	r3, r2
 8006714:	e7c4      	b.n	80066a0 <_malloc_r+0x74>
 8006716:	230c      	movs	r3, #12
 8006718:	0030      	movs	r0, r6
 800671a:	6033      	str	r3, [r6, #0]
 800671c:	f000 f810 	bl	8006740 <__malloc_unlock>
 8006720:	e7cb      	b.n	80066ba <_malloc_r+0x8e>
 8006722:	6027      	str	r7, [r4, #0]
 8006724:	e7d9      	b.n	80066da <_malloc_r+0xae>
 8006726:	605b      	str	r3, [r3, #4]
 8006728:	deff      	udf	#255	; 0xff
 800672a:	46c0      	nop			; (mov r8, r8)
 800672c:	2000054c 	.word	0x2000054c

08006730 <__malloc_lock>:
 8006730:	b510      	push	{r4, lr}
 8006732:	4802      	ldr	r0, [pc, #8]	; (800673c <__malloc_lock+0xc>)
 8006734:	f7ff ff0c 	bl	8006550 <__retarget_lock_acquire_recursive>
 8006738:	bd10      	pop	{r4, pc}
 800673a:	46c0      	nop			; (mov r8, r8)
 800673c:	20000548 	.word	0x20000548

08006740 <__malloc_unlock>:
 8006740:	b510      	push	{r4, lr}
 8006742:	4802      	ldr	r0, [pc, #8]	; (800674c <__malloc_unlock+0xc>)
 8006744:	f7ff ff05 	bl	8006552 <__retarget_lock_release_recursive>
 8006748:	bd10      	pop	{r4, pc}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	20000548 	.word	0x20000548

08006750 <__ssputs_r>:
 8006750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006752:	b085      	sub	sp, #20
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	9203      	str	r2, [sp, #12]
 8006758:	688e      	ldr	r6, [r1, #8]
 800675a:	9a01      	ldr	r2, [sp, #4]
 800675c:	0007      	movs	r7, r0
 800675e:	000c      	movs	r4, r1
 8006760:	680b      	ldr	r3, [r1, #0]
 8006762:	4296      	cmp	r6, r2
 8006764:	d831      	bhi.n	80067ca <__ssputs_r+0x7a>
 8006766:	898a      	ldrh	r2, [r1, #12]
 8006768:	2190      	movs	r1, #144	; 0x90
 800676a:	00c9      	lsls	r1, r1, #3
 800676c:	420a      	tst	r2, r1
 800676e:	d029      	beq.n	80067c4 <__ssputs_r+0x74>
 8006770:	2003      	movs	r0, #3
 8006772:	6921      	ldr	r1, [r4, #16]
 8006774:	1a5b      	subs	r3, r3, r1
 8006776:	9302      	str	r3, [sp, #8]
 8006778:	6963      	ldr	r3, [r4, #20]
 800677a:	4343      	muls	r3, r0
 800677c:	0fdd      	lsrs	r5, r3, #31
 800677e:	18ed      	adds	r5, r5, r3
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	9802      	ldr	r0, [sp, #8]
 8006784:	3301      	adds	r3, #1
 8006786:	181b      	adds	r3, r3, r0
 8006788:	106d      	asrs	r5, r5, #1
 800678a:	42ab      	cmp	r3, r5
 800678c:	d900      	bls.n	8006790 <__ssputs_r+0x40>
 800678e:	001d      	movs	r5, r3
 8006790:	0552      	lsls	r2, r2, #21
 8006792:	d529      	bpl.n	80067e8 <__ssputs_r+0x98>
 8006794:	0029      	movs	r1, r5
 8006796:	0038      	movs	r0, r7
 8006798:	f7ff ff48 	bl	800662c <_malloc_r>
 800679c:	1e06      	subs	r6, r0, #0
 800679e:	d02d      	beq.n	80067fc <__ssputs_r+0xac>
 80067a0:	9a02      	ldr	r2, [sp, #8]
 80067a2:	6921      	ldr	r1, [r4, #16]
 80067a4:	f000 fae7 	bl	8006d76 <memcpy>
 80067a8:	89a2      	ldrh	r2, [r4, #12]
 80067aa:	4b19      	ldr	r3, [pc, #100]	; (8006810 <__ssputs_r+0xc0>)
 80067ac:	401a      	ands	r2, r3
 80067ae:	2380      	movs	r3, #128	; 0x80
 80067b0:	4313      	orrs	r3, r2
 80067b2:	81a3      	strh	r3, [r4, #12]
 80067b4:	9b02      	ldr	r3, [sp, #8]
 80067b6:	6126      	str	r6, [r4, #16]
 80067b8:	18f6      	adds	r6, r6, r3
 80067ba:	6026      	str	r6, [r4, #0]
 80067bc:	6165      	str	r5, [r4, #20]
 80067be:	9e01      	ldr	r6, [sp, #4]
 80067c0:	1aed      	subs	r5, r5, r3
 80067c2:	60a5      	str	r5, [r4, #8]
 80067c4:	9b01      	ldr	r3, [sp, #4]
 80067c6:	429e      	cmp	r6, r3
 80067c8:	d900      	bls.n	80067cc <__ssputs_r+0x7c>
 80067ca:	9e01      	ldr	r6, [sp, #4]
 80067cc:	0032      	movs	r2, r6
 80067ce:	9903      	ldr	r1, [sp, #12]
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	f000 fa9f 	bl	8006d14 <memmove>
 80067d6:	2000      	movs	r0, #0
 80067d8:	68a3      	ldr	r3, [r4, #8]
 80067da:	1b9b      	subs	r3, r3, r6
 80067dc:	60a3      	str	r3, [r4, #8]
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	199b      	adds	r3, r3, r6
 80067e2:	6023      	str	r3, [r4, #0]
 80067e4:	b005      	add	sp, #20
 80067e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e8:	002a      	movs	r2, r5
 80067ea:	0038      	movs	r0, r7
 80067ec:	f000 facc 	bl	8006d88 <_realloc_r>
 80067f0:	1e06      	subs	r6, r0, #0
 80067f2:	d1df      	bne.n	80067b4 <__ssputs_r+0x64>
 80067f4:	0038      	movs	r0, r7
 80067f6:	6921      	ldr	r1, [r4, #16]
 80067f8:	f7ff feac 	bl	8006554 <_free_r>
 80067fc:	230c      	movs	r3, #12
 80067fe:	2001      	movs	r0, #1
 8006800:	603b      	str	r3, [r7, #0]
 8006802:	89a2      	ldrh	r2, [r4, #12]
 8006804:	3334      	adds	r3, #52	; 0x34
 8006806:	4313      	orrs	r3, r2
 8006808:	81a3      	strh	r3, [r4, #12]
 800680a:	4240      	negs	r0, r0
 800680c:	e7ea      	b.n	80067e4 <__ssputs_r+0x94>
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	fffffb7f 	.word	0xfffffb7f

08006814 <_svfiprintf_r>:
 8006814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006816:	b0a1      	sub	sp, #132	; 0x84
 8006818:	9003      	str	r0, [sp, #12]
 800681a:	001d      	movs	r5, r3
 800681c:	898b      	ldrh	r3, [r1, #12]
 800681e:	000f      	movs	r7, r1
 8006820:	0016      	movs	r6, r2
 8006822:	061b      	lsls	r3, r3, #24
 8006824:	d511      	bpl.n	800684a <_svfiprintf_r+0x36>
 8006826:	690b      	ldr	r3, [r1, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10e      	bne.n	800684a <_svfiprintf_r+0x36>
 800682c:	2140      	movs	r1, #64	; 0x40
 800682e:	f7ff fefd 	bl	800662c <_malloc_r>
 8006832:	6038      	str	r0, [r7, #0]
 8006834:	6138      	str	r0, [r7, #16]
 8006836:	2800      	cmp	r0, #0
 8006838:	d105      	bne.n	8006846 <_svfiprintf_r+0x32>
 800683a:	230c      	movs	r3, #12
 800683c:	9a03      	ldr	r2, [sp, #12]
 800683e:	3801      	subs	r0, #1
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	b021      	add	sp, #132	; 0x84
 8006844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006846:	2340      	movs	r3, #64	; 0x40
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	2300      	movs	r3, #0
 800684c:	ac08      	add	r4, sp, #32
 800684e:	6163      	str	r3, [r4, #20]
 8006850:	3320      	adds	r3, #32
 8006852:	7663      	strb	r3, [r4, #25]
 8006854:	3310      	adds	r3, #16
 8006856:	76a3      	strb	r3, [r4, #26]
 8006858:	9507      	str	r5, [sp, #28]
 800685a:	0035      	movs	r5, r6
 800685c:	782b      	ldrb	r3, [r5, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <_svfiprintf_r+0x52>
 8006862:	2b25      	cmp	r3, #37	; 0x25
 8006864:	d148      	bne.n	80068f8 <_svfiprintf_r+0xe4>
 8006866:	1bab      	subs	r3, r5, r6
 8006868:	9305      	str	r3, [sp, #20]
 800686a:	42b5      	cmp	r5, r6
 800686c:	d00b      	beq.n	8006886 <_svfiprintf_r+0x72>
 800686e:	0032      	movs	r2, r6
 8006870:	0039      	movs	r1, r7
 8006872:	9803      	ldr	r0, [sp, #12]
 8006874:	f7ff ff6c 	bl	8006750 <__ssputs_r>
 8006878:	3001      	adds	r0, #1
 800687a:	d100      	bne.n	800687e <_svfiprintf_r+0x6a>
 800687c:	e0af      	b.n	80069de <_svfiprintf_r+0x1ca>
 800687e:	6963      	ldr	r3, [r4, #20]
 8006880:	9a05      	ldr	r2, [sp, #20]
 8006882:	189b      	adds	r3, r3, r2
 8006884:	6163      	str	r3, [r4, #20]
 8006886:	782b      	ldrb	r3, [r5, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d100      	bne.n	800688e <_svfiprintf_r+0x7a>
 800688c:	e0a7      	b.n	80069de <_svfiprintf_r+0x1ca>
 800688e:	2201      	movs	r2, #1
 8006890:	2300      	movs	r3, #0
 8006892:	4252      	negs	r2, r2
 8006894:	6062      	str	r2, [r4, #4]
 8006896:	a904      	add	r1, sp, #16
 8006898:	3254      	adds	r2, #84	; 0x54
 800689a:	1852      	adds	r2, r2, r1
 800689c:	1c6e      	adds	r6, r5, #1
 800689e:	6023      	str	r3, [r4, #0]
 80068a0:	60e3      	str	r3, [r4, #12]
 80068a2:	60a3      	str	r3, [r4, #8]
 80068a4:	7013      	strb	r3, [r2, #0]
 80068a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80068a8:	4b55      	ldr	r3, [pc, #340]	; (8006a00 <_svfiprintf_r+0x1ec>)
 80068aa:	2205      	movs	r2, #5
 80068ac:	0018      	movs	r0, r3
 80068ae:	7831      	ldrb	r1, [r6, #0]
 80068b0:	9305      	str	r3, [sp, #20]
 80068b2:	f000 fa55 	bl	8006d60 <memchr>
 80068b6:	1c75      	adds	r5, r6, #1
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d11f      	bne.n	80068fc <_svfiprintf_r+0xe8>
 80068bc:	6822      	ldr	r2, [r4, #0]
 80068be:	06d3      	lsls	r3, r2, #27
 80068c0:	d504      	bpl.n	80068cc <_svfiprintf_r+0xb8>
 80068c2:	2353      	movs	r3, #83	; 0x53
 80068c4:	a904      	add	r1, sp, #16
 80068c6:	185b      	adds	r3, r3, r1
 80068c8:	2120      	movs	r1, #32
 80068ca:	7019      	strb	r1, [r3, #0]
 80068cc:	0713      	lsls	r3, r2, #28
 80068ce:	d504      	bpl.n	80068da <_svfiprintf_r+0xc6>
 80068d0:	2353      	movs	r3, #83	; 0x53
 80068d2:	a904      	add	r1, sp, #16
 80068d4:	185b      	adds	r3, r3, r1
 80068d6:	212b      	movs	r1, #43	; 0x2b
 80068d8:	7019      	strb	r1, [r3, #0]
 80068da:	7833      	ldrb	r3, [r6, #0]
 80068dc:	2b2a      	cmp	r3, #42	; 0x2a
 80068de:	d016      	beq.n	800690e <_svfiprintf_r+0xfa>
 80068e0:	0035      	movs	r5, r6
 80068e2:	2100      	movs	r1, #0
 80068e4:	200a      	movs	r0, #10
 80068e6:	68e3      	ldr	r3, [r4, #12]
 80068e8:	782a      	ldrb	r2, [r5, #0]
 80068ea:	1c6e      	adds	r6, r5, #1
 80068ec:	3a30      	subs	r2, #48	; 0x30
 80068ee:	2a09      	cmp	r2, #9
 80068f0:	d94e      	bls.n	8006990 <_svfiprintf_r+0x17c>
 80068f2:	2900      	cmp	r1, #0
 80068f4:	d111      	bne.n	800691a <_svfiprintf_r+0x106>
 80068f6:	e017      	b.n	8006928 <_svfiprintf_r+0x114>
 80068f8:	3501      	adds	r5, #1
 80068fa:	e7af      	b.n	800685c <_svfiprintf_r+0x48>
 80068fc:	9b05      	ldr	r3, [sp, #20]
 80068fe:	6822      	ldr	r2, [r4, #0]
 8006900:	1ac0      	subs	r0, r0, r3
 8006902:	2301      	movs	r3, #1
 8006904:	4083      	lsls	r3, r0
 8006906:	4313      	orrs	r3, r2
 8006908:	002e      	movs	r6, r5
 800690a:	6023      	str	r3, [r4, #0]
 800690c:	e7cc      	b.n	80068a8 <_svfiprintf_r+0x94>
 800690e:	9b07      	ldr	r3, [sp, #28]
 8006910:	1d19      	adds	r1, r3, #4
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	9107      	str	r1, [sp, #28]
 8006916:	2b00      	cmp	r3, #0
 8006918:	db01      	blt.n	800691e <_svfiprintf_r+0x10a>
 800691a:	930b      	str	r3, [sp, #44]	; 0x2c
 800691c:	e004      	b.n	8006928 <_svfiprintf_r+0x114>
 800691e:	425b      	negs	r3, r3
 8006920:	60e3      	str	r3, [r4, #12]
 8006922:	2302      	movs	r3, #2
 8006924:	4313      	orrs	r3, r2
 8006926:	6023      	str	r3, [r4, #0]
 8006928:	782b      	ldrb	r3, [r5, #0]
 800692a:	2b2e      	cmp	r3, #46	; 0x2e
 800692c:	d10a      	bne.n	8006944 <_svfiprintf_r+0x130>
 800692e:	786b      	ldrb	r3, [r5, #1]
 8006930:	2b2a      	cmp	r3, #42	; 0x2a
 8006932:	d135      	bne.n	80069a0 <_svfiprintf_r+0x18c>
 8006934:	9b07      	ldr	r3, [sp, #28]
 8006936:	3502      	adds	r5, #2
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	9207      	str	r2, [sp, #28]
 800693e:	2b00      	cmp	r3, #0
 8006940:	db2b      	blt.n	800699a <_svfiprintf_r+0x186>
 8006942:	9309      	str	r3, [sp, #36]	; 0x24
 8006944:	4e2f      	ldr	r6, [pc, #188]	; (8006a04 <_svfiprintf_r+0x1f0>)
 8006946:	2203      	movs	r2, #3
 8006948:	0030      	movs	r0, r6
 800694a:	7829      	ldrb	r1, [r5, #0]
 800694c:	f000 fa08 	bl	8006d60 <memchr>
 8006950:	2800      	cmp	r0, #0
 8006952:	d006      	beq.n	8006962 <_svfiprintf_r+0x14e>
 8006954:	2340      	movs	r3, #64	; 0x40
 8006956:	1b80      	subs	r0, r0, r6
 8006958:	4083      	lsls	r3, r0
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	3501      	adds	r5, #1
 800695e:	4313      	orrs	r3, r2
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	7829      	ldrb	r1, [r5, #0]
 8006964:	2206      	movs	r2, #6
 8006966:	4828      	ldr	r0, [pc, #160]	; (8006a08 <_svfiprintf_r+0x1f4>)
 8006968:	1c6e      	adds	r6, r5, #1
 800696a:	7621      	strb	r1, [r4, #24]
 800696c:	f000 f9f8 	bl	8006d60 <memchr>
 8006970:	2800      	cmp	r0, #0
 8006972:	d03c      	beq.n	80069ee <_svfiprintf_r+0x1da>
 8006974:	4b25      	ldr	r3, [pc, #148]	; (8006a0c <_svfiprintf_r+0x1f8>)
 8006976:	2b00      	cmp	r3, #0
 8006978:	d125      	bne.n	80069c6 <_svfiprintf_r+0x1b2>
 800697a:	2207      	movs	r2, #7
 800697c:	9b07      	ldr	r3, [sp, #28]
 800697e:	3307      	adds	r3, #7
 8006980:	4393      	bics	r3, r2
 8006982:	3308      	adds	r3, #8
 8006984:	9307      	str	r3, [sp, #28]
 8006986:	6963      	ldr	r3, [r4, #20]
 8006988:	9a04      	ldr	r2, [sp, #16]
 800698a:	189b      	adds	r3, r3, r2
 800698c:	6163      	str	r3, [r4, #20]
 800698e:	e764      	b.n	800685a <_svfiprintf_r+0x46>
 8006990:	4343      	muls	r3, r0
 8006992:	0035      	movs	r5, r6
 8006994:	2101      	movs	r1, #1
 8006996:	189b      	adds	r3, r3, r2
 8006998:	e7a6      	b.n	80068e8 <_svfiprintf_r+0xd4>
 800699a:	2301      	movs	r3, #1
 800699c:	425b      	negs	r3, r3
 800699e:	e7d0      	b.n	8006942 <_svfiprintf_r+0x12e>
 80069a0:	2300      	movs	r3, #0
 80069a2:	200a      	movs	r0, #10
 80069a4:	001a      	movs	r2, r3
 80069a6:	3501      	adds	r5, #1
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	7829      	ldrb	r1, [r5, #0]
 80069ac:	1c6e      	adds	r6, r5, #1
 80069ae:	3930      	subs	r1, #48	; 0x30
 80069b0:	2909      	cmp	r1, #9
 80069b2:	d903      	bls.n	80069bc <_svfiprintf_r+0x1a8>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0c5      	beq.n	8006944 <_svfiprintf_r+0x130>
 80069b8:	9209      	str	r2, [sp, #36]	; 0x24
 80069ba:	e7c3      	b.n	8006944 <_svfiprintf_r+0x130>
 80069bc:	4342      	muls	r2, r0
 80069be:	0035      	movs	r5, r6
 80069c0:	2301      	movs	r3, #1
 80069c2:	1852      	adds	r2, r2, r1
 80069c4:	e7f1      	b.n	80069aa <_svfiprintf_r+0x196>
 80069c6:	aa07      	add	r2, sp, #28
 80069c8:	9200      	str	r2, [sp, #0]
 80069ca:	0021      	movs	r1, r4
 80069cc:	003a      	movs	r2, r7
 80069ce:	4b10      	ldr	r3, [pc, #64]	; (8006a10 <_svfiprintf_r+0x1fc>)
 80069d0:	9803      	ldr	r0, [sp, #12]
 80069d2:	e000      	b.n	80069d6 <_svfiprintf_r+0x1c2>
 80069d4:	bf00      	nop
 80069d6:	9004      	str	r0, [sp, #16]
 80069d8:	9b04      	ldr	r3, [sp, #16]
 80069da:	3301      	adds	r3, #1
 80069dc:	d1d3      	bne.n	8006986 <_svfiprintf_r+0x172>
 80069de:	89bb      	ldrh	r3, [r7, #12]
 80069e0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80069e2:	065b      	lsls	r3, r3, #25
 80069e4:	d400      	bmi.n	80069e8 <_svfiprintf_r+0x1d4>
 80069e6:	e72c      	b.n	8006842 <_svfiprintf_r+0x2e>
 80069e8:	2001      	movs	r0, #1
 80069ea:	4240      	negs	r0, r0
 80069ec:	e729      	b.n	8006842 <_svfiprintf_r+0x2e>
 80069ee:	aa07      	add	r2, sp, #28
 80069f0:	9200      	str	r2, [sp, #0]
 80069f2:	0021      	movs	r1, r4
 80069f4:	003a      	movs	r2, r7
 80069f6:	4b06      	ldr	r3, [pc, #24]	; (8006a10 <_svfiprintf_r+0x1fc>)
 80069f8:	9803      	ldr	r0, [sp, #12]
 80069fa:	f000 f87b 	bl	8006af4 <_printf_i>
 80069fe:	e7ea      	b.n	80069d6 <_svfiprintf_r+0x1c2>
 8006a00:	08007158 	.word	0x08007158
 8006a04:	0800715e 	.word	0x0800715e
 8006a08:	08007162 	.word	0x08007162
 8006a0c:	00000000 	.word	0x00000000
 8006a10:	08006751 	.word	0x08006751

08006a14 <_printf_common>:
 8006a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a16:	0016      	movs	r6, r2
 8006a18:	9301      	str	r3, [sp, #4]
 8006a1a:	688a      	ldr	r2, [r1, #8]
 8006a1c:	690b      	ldr	r3, [r1, #16]
 8006a1e:	000c      	movs	r4, r1
 8006a20:	9000      	str	r0, [sp, #0]
 8006a22:	4293      	cmp	r3, r2
 8006a24:	da00      	bge.n	8006a28 <_printf_common+0x14>
 8006a26:	0013      	movs	r3, r2
 8006a28:	0022      	movs	r2, r4
 8006a2a:	6033      	str	r3, [r6, #0]
 8006a2c:	3243      	adds	r2, #67	; 0x43
 8006a2e:	7812      	ldrb	r2, [r2, #0]
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d001      	beq.n	8006a38 <_printf_common+0x24>
 8006a34:	3301      	adds	r3, #1
 8006a36:	6033      	str	r3, [r6, #0]
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	069b      	lsls	r3, r3, #26
 8006a3c:	d502      	bpl.n	8006a44 <_printf_common+0x30>
 8006a3e:	6833      	ldr	r3, [r6, #0]
 8006a40:	3302      	adds	r3, #2
 8006a42:	6033      	str	r3, [r6, #0]
 8006a44:	6822      	ldr	r2, [r4, #0]
 8006a46:	2306      	movs	r3, #6
 8006a48:	0015      	movs	r5, r2
 8006a4a:	401d      	ands	r5, r3
 8006a4c:	421a      	tst	r2, r3
 8006a4e:	d027      	beq.n	8006aa0 <_printf_common+0x8c>
 8006a50:	0023      	movs	r3, r4
 8006a52:	3343      	adds	r3, #67	; 0x43
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	1e5a      	subs	r2, r3, #1
 8006a58:	4193      	sbcs	r3, r2
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	0692      	lsls	r2, r2, #26
 8006a5e:	d430      	bmi.n	8006ac2 <_printf_common+0xae>
 8006a60:	0022      	movs	r2, r4
 8006a62:	9901      	ldr	r1, [sp, #4]
 8006a64:	9800      	ldr	r0, [sp, #0]
 8006a66:	9d08      	ldr	r5, [sp, #32]
 8006a68:	3243      	adds	r2, #67	; 0x43
 8006a6a:	47a8      	blx	r5
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d025      	beq.n	8006abc <_printf_common+0xa8>
 8006a70:	2206      	movs	r2, #6
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	2500      	movs	r5, #0
 8006a76:	4013      	ands	r3, r2
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	d105      	bne.n	8006a88 <_printf_common+0x74>
 8006a7c:	6833      	ldr	r3, [r6, #0]
 8006a7e:	68e5      	ldr	r5, [r4, #12]
 8006a80:	1aed      	subs	r5, r5, r3
 8006a82:	43eb      	mvns	r3, r5
 8006a84:	17db      	asrs	r3, r3, #31
 8006a86:	401d      	ands	r5, r3
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	6922      	ldr	r2, [r4, #16]
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	dd01      	ble.n	8006a94 <_printf_common+0x80>
 8006a90:	1a9b      	subs	r3, r3, r2
 8006a92:	18ed      	adds	r5, r5, r3
 8006a94:	2600      	movs	r6, #0
 8006a96:	42b5      	cmp	r5, r6
 8006a98:	d120      	bne.n	8006adc <_printf_common+0xc8>
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	e010      	b.n	8006ac0 <_printf_common+0xac>
 8006a9e:	3501      	adds	r5, #1
 8006aa0:	68e3      	ldr	r3, [r4, #12]
 8006aa2:	6832      	ldr	r2, [r6, #0]
 8006aa4:	1a9b      	subs	r3, r3, r2
 8006aa6:	42ab      	cmp	r3, r5
 8006aa8:	ddd2      	ble.n	8006a50 <_printf_common+0x3c>
 8006aaa:	0022      	movs	r2, r4
 8006aac:	2301      	movs	r3, #1
 8006aae:	9901      	ldr	r1, [sp, #4]
 8006ab0:	9800      	ldr	r0, [sp, #0]
 8006ab2:	9f08      	ldr	r7, [sp, #32]
 8006ab4:	3219      	adds	r2, #25
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d1f0      	bne.n	8006a9e <_printf_common+0x8a>
 8006abc:	2001      	movs	r0, #1
 8006abe:	4240      	negs	r0, r0
 8006ac0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ac2:	2030      	movs	r0, #48	; 0x30
 8006ac4:	18e1      	adds	r1, r4, r3
 8006ac6:	3143      	adds	r1, #67	; 0x43
 8006ac8:	7008      	strb	r0, [r1, #0]
 8006aca:	0021      	movs	r1, r4
 8006acc:	1c5a      	adds	r2, r3, #1
 8006ace:	3145      	adds	r1, #69	; 0x45
 8006ad0:	7809      	ldrb	r1, [r1, #0]
 8006ad2:	18a2      	adds	r2, r4, r2
 8006ad4:	3243      	adds	r2, #67	; 0x43
 8006ad6:	3302      	adds	r3, #2
 8006ad8:	7011      	strb	r1, [r2, #0]
 8006ada:	e7c1      	b.n	8006a60 <_printf_common+0x4c>
 8006adc:	0022      	movs	r2, r4
 8006ade:	2301      	movs	r3, #1
 8006ae0:	9901      	ldr	r1, [sp, #4]
 8006ae2:	9800      	ldr	r0, [sp, #0]
 8006ae4:	9f08      	ldr	r7, [sp, #32]
 8006ae6:	321a      	adds	r2, #26
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	d0e6      	beq.n	8006abc <_printf_common+0xa8>
 8006aee:	3601      	adds	r6, #1
 8006af0:	e7d1      	b.n	8006a96 <_printf_common+0x82>
	...

08006af4 <_printf_i>:
 8006af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006af6:	b08b      	sub	sp, #44	; 0x2c
 8006af8:	9206      	str	r2, [sp, #24]
 8006afa:	000a      	movs	r2, r1
 8006afc:	3243      	adds	r2, #67	; 0x43
 8006afe:	9307      	str	r3, [sp, #28]
 8006b00:	9005      	str	r0, [sp, #20]
 8006b02:	9204      	str	r2, [sp, #16]
 8006b04:	7e0a      	ldrb	r2, [r1, #24]
 8006b06:	000c      	movs	r4, r1
 8006b08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b0a:	2a78      	cmp	r2, #120	; 0x78
 8006b0c:	d809      	bhi.n	8006b22 <_printf_i+0x2e>
 8006b0e:	2a62      	cmp	r2, #98	; 0x62
 8006b10:	d80b      	bhi.n	8006b2a <_printf_i+0x36>
 8006b12:	2a00      	cmp	r2, #0
 8006b14:	d100      	bne.n	8006b18 <_printf_i+0x24>
 8006b16:	e0be      	b.n	8006c96 <_printf_i+0x1a2>
 8006b18:	497c      	ldr	r1, [pc, #496]	; (8006d0c <_printf_i+0x218>)
 8006b1a:	9103      	str	r1, [sp, #12]
 8006b1c:	2a58      	cmp	r2, #88	; 0x58
 8006b1e:	d100      	bne.n	8006b22 <_printf_i+0x2e>
 8006b20:	e093      	b.n	8006c4a <_printf_i+0x156>
 8006b22:	0026      	movs	r6, r4
 8006b24:	3642      	adds	r6, #66	; 0x42
 8006b26:	7032      	strb	r2, [r6, #0]
 8006b28:	e022      	b.n	8006b70 <_printf_i+0x7c>
 8006b2a:	0010      	movs	r0, r2
 8006b2c:	3863      	subs	r0, #99	; 0x63
 8006b2e:	2815      	cmp	r0, #21
 8006b30:	d8f7      	bhi.n	8006b22 <_printf_i+0x2e>
 8006b32:	f7f9 fae5 	bl	8000100 <__gnu_thumb1_case_shi>
 8006b36:	0016      	.short	0x0016
 8006b38:	fff6001f 	.word	0xfff6001f
 8006b3c:	fff6fff6 	.word	0xfff6fff6
 8006b40:	001ffff6 	.word	0x001ffff6
 8006b44:	fff6fff6 	.word	0xfff6fff6
 8006b48:	fff6fff6 	.word	0xfff6fff6
 8006b4c:	003600a3 	.word	0x003600a3
 8006b50:	fff60083 	.word	0xfff60083
 8006b54:	00b4fff6 	.word	0x00b4fff6
 8006b58:	0036fff6 	.word	0x0036fff6
 8006b5c:	fff6fff6 	.word	0xfff6fff6
 8006b60:	0087      	.short	0x0087
 8006b62:	0026      	movs	r6, r4
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	3642      	adds	r6, #66	; 0x42
 8006b68:	1d11      	adds	r1, r2, #4
 8006b6a:	6019      	str	r1, [r3, #0]
 8006b6c:	6813      	ldr	r3, [r2, #0]
 8006b6e:	7033      	strb	r3, [r6, #0]
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0a2      	b.n	8006cba <_printf_i+0x1c6>
 8006b74:	6818      	ldr	r0, [r3, #0]
 8006b76:	6809      	ldr	r1, [r1, #0]
 8006b78:	1d02      	adds	r2, r0, #4
 8006b7a:	060d      	lsls	r5, r1, #24
 8006b7c:	d50b      	bpl.n	8006b96 <_printf_i+0xa2>
 8006b7e:	6805      	ldr	r5, [r0, #0]
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	2d00      	cmp	r5, #0
 8006b84:	da03      	bge.n	8006b8e <_printf_i+0x9a>
 8006b86:	232d      	movs	r3, #45	; 0x2d
 8006b88:	9a04      	ldr	r2, [sp, #16]
 8006b8a:	426d      	negs	r5, r5
 8006b8c:	7013      	strb	r3, [r2, #0]
 8006b8e:	4b5f      	ldr	r3, [pc, #380]	; (8006d0c <_printf_i+0x218>)
 8006b90:	270a      	movs	r7, #10
 8006b92:	9303      	str	r3, [sp, #12]
 8006b94:	e01b      	b.n	8006bce <_printf_i+0xda>
 8006b96:	6805      	ldr	r5, [r0, #0]
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	0649      	lsls	r1, r1, #25
 8006b9c:	d5f1      	bpl.n	8006b82 <_printf_i+0x8e>
 8006b9e:	b22d      	sxth	r5, r5
 8006ba0:	e7ef      	b.n	8006b82 <_printf_i+0x8e>
 8006ba2:	680d      	ldr	r5, [r1, #0]
 8006ba4:	6819      	ldr	r1, [r3, #0]
 8006ba6:	1d08      	adds	r0, r1, #4
 8006ba8:	6018      	str	r0, [r3, #0]
 8006baa:	062e      	lsls	r6, r5, #24
 8006bac:	d501      	bpl.n	8006bb2 <_printf_i+0xbe>
 8006bae:	680d      	ldr	r5, [r1, #0]
 8006bb0:	e003      	b.n	8006bba <_printf_i+0xc6>
 8006bb2:	066d      	lsls	r5, r5, #25
 8006bb4:	d5fb      	bpl.n	8006bae <_printf_i+0xba>
 8006bb6:	680d      	ldr	r5, [r1, #0]
 8006bb8:	b2ad      	uxth	r5, r5
 8006bba:	4b54      	ldr	r3, [pc, #336]	; (8006d0c <_printf_i+0x218>)
 8006bbc:	2708      	movs	r7, #8
 8006bbe:	9303      	str	r3, [sp, #12]
 8006bc0:	2a6f      	cmp	r2, #111	; 0x6f
 8006bc2:	d000      	beq.n	8006bc6 <_printf_i+0xd2>
 8006bc4:	3702      	adds	r7, #2
 8006bc6:	0023      	movs	r3, r4
 8006bc8:	2200      	movs	r2, #0
 8006bca:	3343      	adds	r3, #67	; 0x43
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	6863      	ldr	r3, [r4, #4]
 8006bd0:	60a3      	str	r3, [r4, #8]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	db03      	blt.n	8006bde <_printf_i+0xea>
 8006bd6:	2104      	movs	r1, #4
 8006bd8:	6822      	ldr	r2, [r4, #0]
 8006bda:	438a      	bics	r2, r1
 8006bdc:	6022      	str	r2, [r4, #0]
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	d102      	bne.n	8006be8 <_printf_i+0xf4>
 8006be2:	9e04      	ldr	r6, [sp, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00c      	beq.n	8006c02 <_printf_i+0x10e>
 8006be8:	9e04      	ldr	r6, [sp, #16]
 8006bea:	0028      	movs	r0, r5
 8006bec:	0039      	movs	r1, r7
 8006bee:	f7f9 fb17 	bl	8000220 <__aeabi_uidivmod>
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	3e01      	subs	r6, #1
 8006bf6:	5c5b      	ldrb	r3, [r3, r1]
 8006bf8:	7033      	strb	r3, [r6, #0]
 8006bfa:	002b      	movs	r3, r5
 8006bfc:	0005      	movs	r5, r0
 8006bfe:	429f      	cmp	r7, r3
 8006c00:	d9f3      	bls.n	8006bea <_printf_i+0xf6>
 8006c02:	2f08      	cmp	r7, #8
 8006c04:	d109      	bne.n	8006c1a <_printf_i+0x126>
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	07db      	lsls	r3, r3, #31
 8006c0a:	d506      	bpl.n	8006c1a <_printf_i+0x126>
 8006c0c:	6862      	ldr	r2, [r4, #4]
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	dc02      	bgt.n	8006c1a <_printf_i+0x126>
 8006c14:	2330      	movs	r3, #48	; 0x30
 8006c16:	3e01      	subs	r6, #1
 8006c18:	7033      	strb	r3, [r6, #0]
 8006c1a:	9b04      	ldr	r3, [sp, #16]
 8006c1c:	1b9b      	subs	r3, r3, r6
 8006c1e:	6123      	str	r3, [r4, #16]
 8006c20:	9b07      	ldr	r3, [sp, #28]
 8006c22:	0021      	movs	r1, r4
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	9805      	ldr	r0, [sp, #20]
 8006c28:	9b06      	ldr	r3, [sp, #24]
 8006c2a:	aa09      	add	r2, sp, #36	; 0x24
 8006c2c:	f7ff fef2 	bl	8006a14 <_printf_common>
 8006c30:	3001      	adds	r0, #1
 8006c32:	d147      	bne.n	8006cc4 <_printf_i+0x1d0>
 8006c34:	2001      	movs	r0, #1
 8006c36:	4240      	negs	r0, r0
 8006c38:	b00b      	add	sp, #44	; 0x2c
 8006c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c3c:	2220      	movs	r2, #32
 8006c3e:	6809      	ldr	r1, [r1, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	6022      	str	r2, [r4, #0]
 8006c44:	2278      	movs	r2, #120	; 0x78
 8006c46:	4932      	ldr	r1, [pc, #200]	; (8006d10 <_printf_i+0x21c>)
 8006c48:	9103      	str	r1, [sp, #12]
 8006c4a:	0021      	movs	r1, r4
 8006c4c:	3145      	adds	r1, #69	; 0x45
 8006c4e:	700a      	strb	r2, [r1, #0]
 8006c50:	6819      	ldr	r1, [r3, #0]
 8006c52:	6822      	ldr	r2, [r4, #0]
 8006c54:	c920      	ldmia	r1!, {r5}
 8006c56:	0610      	lsls	r0, r2, #24
 8006c58:	d402      	bmi.n	8006c60 <_printf_i+0x16c>
 8006c5a:	0650      	lsls	r0, r2, #25
 8006c5c:	d500      	bpl.n	8006c60 <_printf_i+0x16c>
 8006c5e:	b2ad      	uxth	r5, r5
 8006c60:	6019      	str	r1, [r3, #0]
 8006c62:	07d3      	lsls	r3, r2, #31
 8006c64:	d502      	bpl.n	8006c6c <_printf_i+0x178>
 8006c66:	2320      	movs	r3, #32
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	6023      	str	r3, [r4, #0]
 8006c6c:	2710      	movs	r7, #16
 8006c6e:	2d00      	cmp	r5, #0
 8006c70:	d1a9      	bne.n	8006bc6 <_printf_i+0xd2>
 8006c72:	2220      	movs	r2, #32
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	4393      	bics	r3, r2
 8006c78:	6023      	str	r3, [r4, #0]
 8006c7a:	e7a4      	b.n	8006bc6 <_printf_i+0xd2>
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	680d      	ldr	r5, [r1, #0]
 8006c80:	1d10      	adds	r0, r2, #4
 8006c82:	6949      	ldr	r1, [r1, #20]
 8006c84:	6018      	str	r0, [r3, #0]
 8006c86:	6813      	ldr	r3, [r2, #0]
 8006c88:	062e      	lsls	r6, r5, #24
 8006c8a:	d501      	bpl.n	8006c90 <_printf_i+0x19c>
 8006c8c:	6019      	str	r1, [r3, #0]
 8006c8e:	e002      	b.n	8006c96 <_printf_i+0x1a2>
 8006c90:	066d      	lsls	r5, r5, #25
 8006c92:	d5fb      	bpl.n	8006c8c <_printf_i+0x198>
 8006c94:	8019      	strh	r1, [r3, #0]
 8006c96:	2300      	movs	r3, #0
 8006c98:	9e04      	ldr	r6, [sp, #16]
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	e7c0      	b.n	8006c20 <_printf_i+0x12c>
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	1d11      	adds	r1, r2, #4
 8006ca2:	6019      	str	r1, [r3, #0]
 8006ca4:	6816      	ldr	r6, [r2, #0]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	0030      	movs	r0, r6
 8006caa:	6862      	ldr	r2, [r4, #4]
 8006cac:	f000 f858 	bl	8006d60 <memchr>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d001      	beq.n	8006cb8 <_printf_i+0x1c4>
 8006cb4:	1b80      	subs	r0, r0, r6
 8006cb6:	6060      	str	r0, [r4, #4]
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	6123      	str	r3, [r4, #16]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9a04      	ldr	r2, [sp, #16]
 8006cc0:	7013      	strb	r3, [r2, #0]
 8006cc2:	e7ad      	b.n	8006c20 <_printf_i+0x12c>
 8006cc4:	0032      	movs	r2, r6
 8006cc6:	6923      	ldr	r3, [r4, #16]
 8006cc8:	9906      	ldr	r1, [sp, #24]
 8006cca:	9805      	ldr	r0, [sp, #20]
 8006ccc:	9d07      	ldr	r5, [sp, #28]
 8006cce:	47a8      	blx	r5
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	d0af      	beq.n	8006c34 <_printf_i+0x140>
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	079b      	lsls	r3, r3, #30
 8006cd8:	d415      	bmi.n	8006d06 <_printf_i+0x212>
 8006cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cdc:	68e0      	ldr	r0, [r4, #12]
 8006cde:	4298      	cmp	r0, r3
 8006ce0:	daaa      	bge.n	8006c38 <_printf_i+0x144>
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	e7a8      	b.n	8006c38 <_printf_i+0x144>
 8006ce6:	0022      	movs	r2, r4
 8006ce8:	2301      	movs	r3, #1
 8006cea:	9906      	ldr	r1, [sp, #24]
 8006cec:	9805      	ldr	r0, [sp, #20]
 8006cee:	9e07      	ldr	r6, [sp, #28]
 8006cf0:	3219      	adds	r2, #25
 8006cf2:	47b0      	blx	r6
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d09d      	beq.n	8006c34 <_printf_i+0x140>
 8006cf8:	3501      	adds	r5, #1
 8006cfa:	68e3      	ldr	r3, [r4, #12]
 8006cfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cfe:	1a9b      	subs	r3, r3, r2
 8006d00:	42ab      	cmp	r3, r5
 8006d02:	dcf0      	bgt.n	8006ce6 <_printf_i+0x1f2>
 8006d04:	e7e9      	b.n	8006cda <_printf_i+0x1e6>
 8006d06:	2500      	movs	r5, #0
 8006d08:	e7f7      	b.n	8006cfa <_printf_i+0x206>
 8006d0a:	46c0      	nop			; (mov r8, r8)
 8006d0c:	08007169 	.word	0x08007169
 8006d10:	0800717a 	.word	0x0800717a

08006d14 <memmove>:
 8006d14:	b510      	push	{r4, lr}
 8006d16:	4288      	cmp	r0, r1
 8006d18:	d902      	bls.n	8006d20 <memmove+0xc>
 8006d1a:	188b      	adds	r3, r1, r2
 8006d1c:	4298      	cmp	r0, r3
 8006d1e:	d303      	bcc.n	8006d28 <memmove+0x14>
 8006d20:	2300      	movs	r3, #0
 8006d22:	e007      	b.n	8006d34 <memmove+0x20>
 8006d24:	5c8b      	ldrb	r3, [r1, r2]
 8006d26:	5483      	strb	r3, [r0, r2]
 8006d28:	3a01      	subs	r2, #1
 8006d2a:	d2fb      	bcs.n	8006d24 <memmove+0x10>
 8006d2c:	bd10      	pop	{r4, pc}
 8006d2e:	5ccc      	ldrb	r4, [r1, r3]
 8006d30:	54c4      	strb	r4, [r0, r3]
 8006d32:	3301      	adds	r3, #1
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d1fa      	bne.n	8006d2e <memmove+0x1a>
 8006d38:	e7f8      	b.n	8006d2c <memmove+0x18>
	...

08006d3c <_sbrk_r>:
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	b570      	push	{r4, r5, r6, lr}
 8006d40:	4d06      	ldr	r5, [pc, #24]	; (8006d5c <_sbrk_r+0x20>)
 8006d42:	0004      	movs	r4, r0
 8006d44:	0008      	movs	r0, r1
 8006d46:	602b      	str	r3, [r5, #0]
 8006d48:	f7fc fb5a 	bl	8003400 <_sbrk>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d103      	bne.n	8006d58 <_sbrk_r+0x1c>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d000      	beq.n	8006d58 <_sbrk_r+0x1c>
 8006d56:	6023      	str	r3, [r4, #0]
 8006d58:	bd70      	pop	{r4, r5, r6, pc}
 8006d5a:	46c0      	nop			; (mov r8, r8)
 8006d5c:	20000544 	.word	0x20000544

08006d60 <memchr>:
 8006d60:	b2c9      	uxtb	r1, r1
 8006d62:	1882      	adds	r2, r0, r2
 8006d64:	4290      	cmp	r0, r2
 8006d66:	d101      	bne.n	8006d6c <memchr+0xc>
 8006d68:	2000      	movs	r0, #0
 8006d6a:	4770      	bx	lr
 8006d6c:	7803      	ldrb	r3, [r0, #0]
 8006d6e:	428b      	cmp	r3, r1
 8006d70:	d0fb      	beq.n	8006d6a <memchr+0xa>
 8006d72:	3001      	adds	r0, #1
 8006d74:	e7f6      	b.n	8006d64 <memchr+0x4>

08006d76 <memcpy>:
 8006d76:	2300      	movs	r3, #0
 8006d78:	b510      	push	{r4, lr}
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d100      	bne.n	8006d80 <memcpy+0xa>
 8006d7e:	bd10      	pop	{r4, pc}
 8006d80:	5ccc      	ldrb	r4, [r1, r3]
 8006d82:	54c4      	strb	r4, [r0, r3]
 8006d84:	3301      	adds	r3, #1
 8006d86:	e7f8      	b.n	8006d7a <memcpy+0x4>

08006d88 <_realloc_r>:
 8006d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d8a:	0007      	movs	r7, r0
 8006d8c:	000e      	movs	r6, r1
 8006d8e:	0014      	movs	r4, r2
 8006d90:	2900      	cmp	r1, #0
 8006d92:	d105      	bne.n	8006da0 <_realloc_r+0x18>
 8006d94:	0011      	movs	r1, r2
 8006d96:	f7ff fc49 	bl	800662c <_malloc_r>
 8006d9a:	0005      	movs	r5, r0
 8006d9c:	0028      	movs	r0, r5
 8006d9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	d103      	bne.n	8006dac <_realloc_r+0x24>
 8006da4:	f7ff fbd6 	bl	8006554 <_free_r>
 8006da8:	0025      	movs	r5, r4
 8006daa:	e7f7      	b.n	8006d9c <_realloc_r+0x14>
 8006dac:	f000 f81b 	bl	8006de6 <_malloc_usable_size_r>
 8006db0:	9001      	str	r0, [sp, #4]
 8006db2:	4284      	cmp	r4, r0
 8006db4:	d803      	bhi.n	8006dbe <_realloc_r+0x36>
 8006db6:	0035      	movs	r5, r6
 8006db8:	0843      	lsrs	r3, r0, #1
 8006dba:	42a3      	cmp	r3, r4
 8006dbc:	d3ee      	bcc.n	8006d9c <_realloc_r+0x14>
 8006dbe:	0021      	movs	r1, r4
 8006dc0:	0038      	movs	r0, r7
 8006dc2:	f7ff fc33 	bl	800662c <_malloc_r>
 8006dc6:	1e05      	subs	r5, r0, #0
 8006dc8:	d0e8      	beq.n	8006d9c <_realloc_r+0x14>
 8006dca:	9b01      	ldr	r3, [sp, #4]
 8006dcc:	0022      	movs	r2, r4
 8006dce:	429c      	cmp	r4, r3
 8006dd0:	d900      	bls.n	8006dd4 <_realloc_r+0x4c>
 8006dd2:	001a      	movs	r2, r3
 8006dd4:	0031      	movs	r1, r6
 8006dd6:	0028      	movs	r0, r5
 8006dd8:	f7ff ffcd 	bl	8006d76 <memcpy>
 8006ddc:	0031      	movs	r1, r6
 8006dde:	0038      	movs	r0, r7
 8006de0:	f7ff fbb8 	bl	8006554 <_free_r>
 8006de4:	e7da      	b.n	8006d9c <_realloc_r+0x14>

08006de6 <_malloc_usable_size_r>:
 8006de6:	1f0b      	subs	r3, r1, #4
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	1f18      	subs	r0, r3, #4
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	da01      	bge.n	8006df4 <_malloc_usable_size_r+0xe>
 8006df0:	580b      	ldr	r3, [r1, r0]
 8006df2:	18c0      	adds	r0, r0, r3
 8006df4:	4770      	bx	lr

08006df6 <sqrt>:
 8006df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df8:	0004      	movs	r4, r0
 8006dfa:	000d      	movs	r5, r1
 8006dfc:	f000 f822 	bl	8006e44 <__ieee754_sqrt>
 8006e00:	0022      	movs	r2, r4
 8006e02:	0006      	movs	r6, r0
 8006e04:	000f      	movs	r7, r1
 8006e06:	002b      	movs	r3, r5
 8006e08:	0020      	movs	r0, r4
 8006e0a:	0029      	movs	r1, r5
 8006e0c:	f7fb fb0a 	bl	8002424 <__aeabi_dcmpun>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d113      	bne.n	8006e3c <sqrt+0x46>
 8006e14:	2200      	movs	r2, #0
 8006e16:	2300      	movs	r3, #0
 8006e18:	0020      	movs	r0, r4
 8006e1a:	0029      	movs	r1, r5
 8006e1c:	f7f9 fa1c 	bl	8000258 <__aeabi_dcmplt>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	d00b      	beq.n	8006e3c <sqrt+0x46>
 8006e24:	f7ff fb6a 	bl	80064fc <__errno>
 8006e28:	2321      	movs	r3, #33	; 0x21
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	6003      	str	r3, [r0, #0]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	0010      	movs	r0, r2
 8006e32:	0019      	movs	r1, r3
 8006e34:	f7fa f8b8 	bl	8000fa8 <__aeabi_ddiv>
 8006e38:	0006      	movs	r6, r0
 8006e3a:	000f      	movs	r7, r1
 8006e3c:	0030      	movs	r0, r6
 8006e3e:	0039      	movs	r1, r7
 8006e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e44 <__ieee754_sqrt>:
 8006e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e46:	000a      	movs	r2, r1
 8006e48:	000c      	movs	r4, r1
 8006e4a:	496f      	ldr	r1, [pc, #444]	; (8007008 <__ieee754_sqrt+0x1c4>)
 8006e4c:	0005      	movs	r5, r0
 8006e4e:	0003      	movs	r3, r0
 8006e50:	0008      	movs	r0, r1
 8006e52:	b087      	sub	sp, #28
 8006e54:	4020      	ands	r0, r4
 8006e56:	4288      	cmp	r0, r1
 8006e58:	d111      	bne.n	8006e7e <__ieee754_sqrt+0x3a>
 8006e5a:	002a      	movs	r2, r5
 8006e5c:	0023      	movs	r3, r4
 8006e5e:	0028      	movs	r0, r5
 8006e60:	0021      	movs	r1, r4
 8006e62:	f7fa fc9b 	bl	800179c <__aeabi_dmul>
 8006e66:	0002      	movs	r2, r0
 8006e68:	000b      	movs	r3, r1
 8006e6a:	0028      	movs	r0, r5
 8006e6c:	0021      	movs	r1, r4
 8006e6e:	f7f9 fd3b 	bl	80008e8 <__aeabi_dadd>
 8006e72:	0005      	movs	r5, r0
 8006e74:	000c      	movs	r4, r1
 8006e76:	0028      	movs	r0, r5
 8006e78:	0021      	movs	r1, r4
 8006e7a:	b007      	add	sp, #28
 8006e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e7e:	2c00      	cmp	r4, #0
 8006e80:	dc12      	bgt.n	8006ea8 <__ieee754_sqrt+0x64>
 8006e82:	0061      	lsls	r1, r4, #1
 8006e84:	0849      	lsrs	r1, r1, #1
 8006e86:	4329      	orrs	r1, r5
 8006e88:	d0f5      	beq.n	8006e76 <__ieee754_sqrt+0x32>
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	428c      	cmp	r4, r1
 8006e8e:	d100      	bne.n	8006e92 <__ieee754_sqrt+0x4e>
 8006e90:	e09f      	b.n	8006fd2 <__ieee754_sqrt+0x18e>
 8006e92:	002a      	movs	r2, r5
 8006e94:	0023      	movs	r3, r4
 8006e96:	0028      	movs	r0, r5
 8006e98:	0021      	movs	r1, r4
 8006e9a:	f7fa ff41 	bl	8001d20 <__aeabi_dsub>
 8006e9e:	0002      	movs	r2, r0
 8006ea0:	000b      	movs	r3, r1
 8006ea2:	f7fa f881 	bl	8000fa8 <__aeabi_ddiv>
 8006ea6:	e7e4      	b.n	8006e72 <__ieee754_sqrt+0x2e>
 8006ea8:	1521      	asrs	r1, r4, #20
 8006eaa:	d100      	bne.n	8006eae <__ieee754_sqrt+0x6a>
 8006eac:	e091      	b.n	8006fd2 <__ieee754_sqrt+0x18e>
 8006eae:	4857      	ldr	r0, [pc, #348]	; (800700c <__ieee754_sqrt+0x1c8>)
 8006eb0:	0312      	lsls	r2, r2, #12
 8006eb2:	180c      	adds	r4, r1, r0
 8006eb4:	2080      	movs	r0, #128	; 0x80
 8006eb6:	0b12      	lsrs	r2, r2, #12
 8006eb8:	0340      	lsls	r0, r0, #13
 8006eba:	4310      	orrs	r0, r2
 8006ebc:	07c9      	lsls	r1, r1, #31
 8006ebe:	d403      	bmi.n	8006ec8 <__ieee754_sqrt+0x84>
 8006ec0:	0fda      	lsrs	r2, r3, #31
 8006ec2:	0040      	lsls	r0, r0, #1
 8006ec4:	1810      	adds	r0, r2, r0
 8006ec6:	005b      	lsls	r3, r3, #1
 8006ec8:	2500      	movs	r5, #0
 8006eca:	1062      	asrs	r2, r4, #1
 8006ecc:	0040      	lsls	r0, r0, #1
 8006ece:	2480      	movs	r4, #128	; 0x80
 8006ed0:	9205      	str	r2, [sp, #20]
 8006ed2:	0fda      	lsrs	r2, r3, #31
 8006ed4:	1812      	adds	r2, r2, r0
 8006ed6:	0029      	movs	r1, r5
 8006ed8:	2016      	movs	r0, #22
 8006eda:	005b      	lsls	r3, r3, #1
 8006edc:	03a4      	lsls	r4, r4, #14
 8006ede:	190e      	adds	r6, r1, r4
 8006ee0:	4296      	cmp	r6, r2
 8006ee2:	dc02      	bgt.n	8006eea <__ieee754_sqrt+0xa6>
 8006ee4:	1931      	adds	r1, r6, r4
 8006ee6:	1b92      	subs	r2, r2, r6
 8006ee8:	192d      	adds	r5, r5, r4
 8006eea:	0fde      	lsrs	r6, r3, #31
 8006eec:	0052      	lsls	r2, r2, #1
 8006eee:	3801      	subs	r0, #1
 8006ef0:	18b2      	adds	r2, r6, r2
 8006ef2:	005b      	lsls	r3, r3, #1
 8006ef4:	0864      	lsrs	r4, r4, #1
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	d1f1      	bne.n	8006ede <__ieee754_sqrt+0x9a>
 8006efa:	2620      	movs	r6, #32
 8006efc:	2780      	movs	r7, #128	; 0x80
 8006efe:	0004      	movs	r4, r0
 8006f00:	9604      	str	r6, [sp, #16]
 8006f02:	063f      	lsls	r7, r7, #24
 8006f04:	183e      	adds	r6, r7, r0
 8006f06:	46b4      	mov	ip, r6
 8006f08:	428a      	cmp	r2, r1
 8006f0a:	dc02      	bgt.n	8006f12 <__ieee754_sqrt+0xce>
 8006f0c:	d114      	bne.n	8006f38 <__ieee754_sqrt+0xf4>
 8006f0e:	429e      	cmp	r6, r3
 8006f10:	d812      	bhi.n	8006f38 <__ieee754_sqrt+0xf4>
 8006f12:	4660      	mov	r0, ip
 8006f14:	4666      	mov	r6, ip
 8006f16:	19c0      	adds	r0, r0, r7
 8006f18:	9100      	str	r1, [sp, #0]
 8006f1a:	2e00      	cmp	r6, #0
 8006f1c:	da03      	bge.n	8006f26 <__ieee754_sqrt+0xe2>
 8006f1e:	43c6      	mvns	r6, r0
 8006f20:	0ff6      	lsrs	r6, r6, #31
 8006f22:	198e      	adds	r6, r1, r6
 8006f24:	9600      	str	r6, [sp, #0]
 8006f26:	1a52      	subs	r2, r2, r1
 8006f28:	4563      	cmp	r3, ip
 8006f2a:	4189      	sbcs	r1, r1
 8006f2c:	4249      	negs	r1, r1
 8006f2e:	1a52      	subs	r2, r2, r1
 8006f30:	4661      	mov	r1, ip
 8006f32:	1a5b      	subs	r3, r3, r1
 8006f34:	9900      	ldr	r1, [sp, #0]
 8006f36:	19e4      	adds	r4, r4, r7
 8006f38:	0fde      	lsrs	r6, r3, #31
 8006f3a:	0052      	lsls	r2, r2, #1
 8006f3c:	18b2      	adds	r2, r6, r2
 8006f3e:	9e04      	ldr	r6, [sp, #16]
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	3e01      	subs	r6, #1
 8006f44:	087f      	lsrs	r7, r7, #1
 8006f46:	9604      	str	r6, [sp, #16]
 8006f48:	2e00      	cmp	r6, #0
 8006f4a:	d1db      	bne.n	8006f04 <__ieee754_sqrt+0xc0>
 8006f4c:	431a      	orrs	r2, r3
 8006f4e:	d01f      	beq.n	8006f90 <__ieee754_sqrt+0x14c>
 8006f50:	4e2f      	ldr	r6, [pc, #188]	; (8007010 <__ieee754_sqrt+0x1cc>)
 8006f52:	4f30      	ldr	r7, [pc, #192]	; (8007014 <__ieee754_sqrt+0x1d0>)
 8006f54:	6830      	ldr	r0, [r6, #0]
 8006f56:	6871      	ldr	r1, [r6, #4]
 8006f58:	683a      	ldr	r2, [r7, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	9200      	str	r2, [sp, #0]
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	6832      	ldr	r2, [r6, #0]
 8006f62:	6873      	ldr	r3, [r6, #4]
 8006f64:	9202      	str	r2, [sp, #8]
 8006f66:	9303      	str	r3, [sp, #12]
 8006f68:	9a00      	ldr	r2, [sp, #0]
 8006f6a:	9b01      	ldr	r3, [sp, #4]
 8006f6c:	f7fa fed8 	bl	8001d20 <__aeabi_dsub>
 8006f70:	0002      	movs	r2, r0
 8006f72:	000b      	movs	r3, r1
 8006f74:	9802      	ldr	r0, [sp, #8]
 8006f76:	9903      	ldr	r1, [sp, #12]
 8006f78:	f7f9 f978 	bl	800026c <__aeabi_dcmple>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d007      	beq.n	8006f90 <__ieee754_sqrt+0x14c>
 8006f80:	6830      	ldr	r0, [r6, #0]
 8006f82:	6871      	ldr	r1, [r6, #4]
 8006f84:	683a      	ldr	r2, [r7, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	1c67      	adds	r7, r4, #1
 8006f8a:	d127      	bne.n	8006fdc <__ieee754_sqrt+0x198>
 8006f8c:	9c04      	ldr	r4, [sp, #16]
 8006f8e:	3501      	adds	r5, #1
 8006f90:	4b21      	ldr	r3, [pc, #132]	; (8007018 <__ieee754_sqrt+0x1d4>)
 8006f92:	1069      	asrs	r1, r5, #1
 8006f94:	18c9      	adds	r1, r1, r3
 8006f96:	0864      	lsrs	r4, r4, #1
 8006f98:	07ed      	lsls	r5, r5, #31
 8006f9a:	d502      	bpl.n	8006fa2 <__ieee754_sqrt+0x15e>
 8006f9c:	2380      	movs	r3, #128	; 0x80
 8006f9e:	061b      	lsls	r3, r3, #24
 8006fa0:	431c      	orrs	r4, r3
 8006fa2:	9b05      	ldr	r3, [sp, #20]
 8006fa4:	0025      	movs	r5, r4
 8006fa6:	0518      	lsls	r0, r3, #20
 8006fa8:	1843      	adds	r3, r0, r1
 8006faa:	001c      	movs	r4, r3
 8006fac:	e763      	b.n	8006e76 <__ieee754_sqrt+0x32>
 8006fae:	0ada      	lsrs	r2, r3, #11
 8006fb0:	3815      	subs	r0, #21
 8006fb2:	055b      	lsls	r3, r3, #21
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	d0fa      	beq.n	8006fae <__ieee754_sqrt+0x16a>
 8006fb8:	2480      	movs	r4, #128	; 0x80
 8006fba:	0364      	lsls	r4, r4, #13
 8006fbc:	4222      	tst	r2, r4
 8006fbe:	d00a      	beq.n	8006fd6 <__ieee754_sqrt+0x192>
 8006fc0:	2420      	movs	r4, #32
 8006fc2:	001e      	movs	r6, r3
 8006fc4:	1a64      	subs	r4, r4, r1
 8006fc6:	40e6      	lsrs	r6, r4
 8006fc8:	1e4d      	subs	r5, r1, #1
 8006fca:	408b      	lsls	r3, r1
 8006fcc:	4332      	orrs	r2, r6
 8006fce:	1b41      	subs	r1, r0, r5
 8006fd0:	e76d      	b.n	8006eae <__ieee754_sqrt+0x6a>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e7ee      	b.n	8006fb4 <__ieee754_sqrt+0x170>
 8006fd6:	0052      	lsls	r2, r2, #1
 8006fd8:	3101      	adds	r1, #1
 8006fda:	e7ef      	b.n	8006fbc <__ieee754_sqrt+0x178>
 8006fdc:	f7f9 fc84 	bl	80008e8 <__aeabi_dadd>
 8006fe0:	6877      	ldr	r7, [r6, #4]
 8006fe2:	6836      	ldr	r6, [r6, #0]
 8006fe4:	0002      	movs	r2, r0
 8006fe6:	000b      	movs	r3, r1
 8006fe8:	0030      	movs	r0, r6
 8006fea:	0039      	movs	r1, r7
 8006fec:	f7f9 f934 	bl	8000258 <__aeabi_dcmplt>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	d004      	beq.n	8006ffe <__ieee754_sqrt+0x1ba>
 8006ff4:	3402      	adds	r4, #2
 8006ff6:	4263      	negs	r3, r4
 8006ff8:	4163      	adcs	r3, r4
 8006ffa:	18ed      	adds	r5, r5, r3
 8006ffc:	e7c8      	b.n	8006f90 <__ieee754_sqrt+0x14c>
 8006ffe:	2301      	movs	r3, #1
 8007000:	3401      	adds	r4, #1
 8007002:	439c      	bics	r4, r3
 8007004:	e7c4      	b.n	8006f90 <__ieee754_sqrt+0x14c>
 8007006:	46c0      	nop			; (mov r8, r8)
 8007008:	7ff00000 	.word	0x7ff00000
 800700c:	fffffc01 	.word	0xfffffc01
 8007010:	20000060 	.word	0x20000060
 8007014:	20000068 	.word	0x20000068
 8007018:	3fe00000 	.word	0x3fe00000

0800701c <_init>:
 800701c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701e:	46c0      	nop			; (mov r8, r8)
 8007020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007022:	bc08      	pop	{r3}
 8007024:	469e      	mov	lr, r3
 8007026:	4770      	bx	lr

08007028 <_fini>:
 8007028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800702a:	46c0      	nop			; (mov r8, r8)
 800702c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702e:	bc08      	pop	{r3}
 8007030:	469e      	mov	lr, r3
 8007032:	4770      	bx	lr
