mpu_pin_id,mode,signal_id
AIN0,0,AIN0
AIN1,0,AIN1
AIN2,0,AIN2
AIN3,0,AIN3
AIN4,0,AIN4
AIN5,0,AIN5
AIN6,0,AIN6
AIN7,0,AIN7
CAP_VBB_MPU,,CAP_VBB_MPU
CAP_VDD_RTC,,CAP_VDD_RTC
CAP_VDD_SRAM_CORE,,CAP_VDD_SRAM_CORE
CAP_VDD_SRAM_MPU,,CAP_VDD_SRAM_MPU
DDR_A0,0,ddr_a0
DDR_A1,0,ddr_a1
DDR_A10,0,ddr_a10
DDR_A11,0,ddr_a11
DDR_A12,0,ddr_a12
DDR_A13,0,ddr_a13
DDR_A14,0,ddr_a14
DDR_A15,0,ddr_a15
DDR_A2,0,ddr_a2
DDR_A3,0,ddr_a3
DDR_A4,0,ddr_a4
DDR_A5,0,ddr_a5
DDR_A6,0,ddr_a6
DDR_A7,0,ddr_a7
DDR_A8,0,ddr_a8
DDR_A9,0,ddr_a9
DDR_BA0,0,ddr_ba0
DDR_BA1,0,ddr_ba1
DDR_BA2,0,ddr_ba2
DDR_CASn,0,ddr_casn
DDR_CK,0,ddr_ck
DDR_CKE,0,ddr_cke
DDR_CKn,0,ddr_nck
DDR_CSn0,0,ddr_csn0
DDR_D0,0,ddr_d0
DDR_D1,0,ddr_d1
DDR_D10,0,ddr_d10
DDR_D11,0,ddr_d11
DDR_D12,0,ddr_d12
DDR_D13,0,ddr_d13
DDR_D14,0,ddr_d14
DDR_D15,0,ddr_d15
DDR_D2,0,ddr_d2
DDR_D3,0,ddr_d3
DDR_D4,0,ddr_d4
DDR_D5,0,ddr_d5
DDR_D6,0,ddr_d6
DDR_D7,0,ddr_d7
DDR_D8,0,ddr_d8
DDR_D9,0,ddr_d9
DDR_DQM0,0,ddr_dqm0
DDR_DQM1,0,ddr_dqm1
DDR_DQS0,0,ddr_dqs0
DDR_DQS1,0,ddr_dqs1
DDR_DQSn0,0,ddr_dqsn0
DDR_DQSn1,0,ddr_dqsn1
DDR_ODT,0,ddr_odt
DDR_RASn,0,ddr_rasn
DDR_RESETn,0,ddr_resetn
DDR_VREF,0,ddr_vref
DDR_VTP,0,ddr_vtp
DDR_WEn,0,ddr_wen
ECAP0_IN_PWM0_OUT,0,eCAP0_in_PWM0_out
ECAP0_IN_PWM0_OUT,1,uart3_txd
ECAP0_IN_PWM0_OUT,2,spi1_cs1
ECAP0_IN_PWM0_OUT,3,pr1_ecap0_ecap_capin_apwm_o
ECAP0_IN_PWM0_OUT,4,spi1_sclk
ECAP0_IN_PWM0_OUT,5,mmc0_sdwp
ECAP0_IN_PWM0_OUT,6,xdma_event_intr2
ECAP0_IN_PWM0_OUT,7,gpio0_7
EMU0,0,EMU0
EMU0,7,gpio3_7
EMU1,0,EMU1
EMU1,7,gpio3_8
EXTINTn,0,nNMI
EXT_WAKEUP,0,EXT_WAKEUP
GPMC_A0,0,gpmc_a0
GPMC_A0,1,gmii2_txen
GPMC_A0,2,rgmii2_tctl
GPMC_A0,3,rmii2_txen
GPMC_A0,4,gpmc_a16
GPMC_A0,5,pr1_mii_mt1_clk
GPMC_A0,6,ehrpwm1_tripzone_input
GPMC_A0,7,gpio1_16
GPMC_A1,0,gpmc_a1
GPMC_A1,1,gmii2_rxdv
GPMC_A1,2,rgmii2_rctl
GPMC_A1,3,mmc2_dat0
GPMC_A1,4,gpmc_a17
GPMC_A1,5,pr1_mii1_txd3
GPMC_A1,6,ehrpwm0_synco
GPMC_A1,7,gpio1_17
GPMC_A10,0,gpmc_a10
GPMC_A10,1,gmii2_rxd1
GPMC_A10,2,rgmii2_rd1
GPMC_A10,3,rmii2_rxd1
GPMC_A10,4,gpmc_a26
GPMC_A10,5,pr1_mii1_rxdv
GPMC_A10,6,mcasp0_axr0
GPMC_A10,7,gpio1_26
GPMC_A11,0,gpmc_a11
GPMC_A11,1,gmii2_rxd0
GPMC_A11,2,rgmii2_rd0
GPMC_A11,3,rmii2_rxd0
GPMC_A11,4,gpmc_a27
GPMC_A11,5,pr1_mii1_rxer
GPMC_A11,6,mcasp0_axr1
GPMC_A11,7,gpio1_27
GPMC_A2,0,gpmc_a2
GPMC_A2,1,gmii2_txd3
GPMC_A2,2,rgmii2_td3
GPMC_A2,3,mmc2_dat1
GPMC_A2,4,gpmc_a18
GPMC_A2,5,pr1_mii1_txd2
GPMC_A2,6,ehrpwm1A
GPMC_A2,7,gpio1_18
GPMC_A3,0,gpmc_a3
GPMC_A3,1,gmii2_txd2
GPMC_A3,2,rgmii2_td2
GPMC_A3,3,mmc2_dat2
GPMC_A3,4,gpmc_a19
GPMC_A3,5,pr1_mii1_txd1
GPMC_A3,6,ehrpwm1B
GPMC_A3,7,gpio1_19
GPMC_A4,0,gpmc_a4
GPMC_A4,1,gmii2_txd1
GPMC_A4,2,rgmii2_td1
GPMC_A4,3,rmii2_txd1
GPMC_A4,4,gpmc_a20
GPMC_A4,5,pr1_mii1_txd0
GPMC_A4,6,eQEP1A_in
GPMC_A4,7,gpio1_20
GPMC_A5,0,gpmc_a5
GPMC_A5,1,gmii2_txd0
GPMC_A5,2,rgmii2_td0
GPMC_A5,3,rmii2_txd0
GPMC_A5,4,gpmc_a21
GPMC_A5,5,pr1_mii1_rxd3
GPMC_A5,6,eQEP1B_in
GPMC_A5,7,gpio1_21
GPMC_A6,0,gpmc_a6
GPMC_A6,1,gmii2_txclk
GPMC_A6,2,rgmii2_tclk
GPMC_A6,3,mmc2_dat4
GPMC_A6,4,gpmc_a22
GPMC_A6,5,pr1_mii1_rxd2
GPMC_A6,6,eQEP1_index
GPMC_A6,7,gpio1_22
GPMC_A7,0,gpmc_a7
GPMC_A7,1,gmii2_rxclk
GPMC_A7,2,rgmii2_rclk
GPMC_A7,3,mmc2_dat5
GPMC_A7,4,gpmc_a23
GPMC_A7,5,pr1_mii1_rxd1
GPMC_A7,6,eQEP1_strobe
GPMC_A7,7,gpio1_23
GPMC_A8,0,gpmc_a8
GPMC_A8,1,gmii2_rxd3
GPMC_A8,2,rgmii2_rd3
GPMC_A8,3,mmc2_dat6
GPMC_A8,4,gpmc_a24
GPMC_A8,5,pr1_mii1_rxd0
GPMC_A8,6,mcasp0_aclkx
GPMC_A8,7,gpio1_24
GPMC_A9,0,gpmc_a9
GPMC_A9,1,gmii2_rxd2
GPMC_A9,2,rgmii2_rd2
GPMC_A9,3,mmc2_dat7
GPMC_A9,4,gpmc_a25
GPMC_A9,5,pr1_mii_mr1_clk
GPMC_A9,6,mcasp0_fsx
GPMC_A9,7,gpio1_25
GPMC_AD0,0,gpmc_ad0
GPMC_AD0,1,mmc1_dat0
GPMC_AD0,7,gpio1_0
GPMC_AD1,0,gpmc_ad1
GPMC_AD1,1,mmc1_dat1
GPMC_AD1,7,gpio1_1
GPMC_AD10,0,gpmc_ad10
GPMC_AD10,1,lcd_data21
GPMC_AD10,2,mmc1_dat2
GPMC_AD10,3,mmc2_dat6
GPMC_AD10,4,ehrpwm2_tripzone_input
GPMC_AD10,5,pr1_mii0_txen
GPMC_AD10,7,gpio0_26
GPMC_AD11,0,gpmc_ad11
GPMC_AD11,1,lcd_data20
GPMC_AD11,2,mmc1_dat3
GPMC_AD11,3,mmc2_dat7
GPMC_AD11,4,ehrpwm0_synco
GPMC_AD11,5,pr1_mii0_txd3
GPMC_AD11,7,gpio0_27
GPMC_AD12,0,gpmc_ad12
GPMC_AD12,1,lcd_data19
GPMC_AD12,2,mmc1_dat4
GPMC_AD12,3,mmc2_dat0
GPMC_AD12,4,eQEP2A_in
GPMC_AD12,5,pr1_mii0_txd2
GPMC_AD12,6,pr1_pru0_pru_r30_14
GPMC_AD12,7,gpio1_12
GPMC_AD13,0,gpmc_ad13
GPMC_AD13,1,lcd_data18
GPMC_AD13,2,mmc1_dat5
GPMC_AD13,3,mmc2_dat1
GPMC_AD13,4,eQEP2B_in
GPMC_AD13,5,pr1_mii0_txd1
GPMC_AD13,6,pr1_pru0_pru_r30_15
GPMC_AD13,7,gpio1_13
GPMC_AD14,0,gpmc_ad14
GPMC_AD14,1,lcd_data17
GPMC_AD14,2,mmc1_dat6
GPMC_AD14,3,mmc2_dat2
GPMC_AD14,4,eQEP2_index
GPMC_AD14,5,pr1_mii0_txd0
GPMC_AD14,6,pr1_pru0_pru_r31_14
GPMC_AD14,7,gpio1_14
GPMC_AD15,0,gpmc_ad15
GPMC_AD15,1,lcd_data16
GPMC_AD15,2,mmc1_dat7
GPMC_AD15,3,mmc2_dat3
GPMC_AD15,4,eQEP2_strobe
GPMC_AD15,5,pr1_ecap0_ecap_capin_apwm_o
GPMC_AD15,6,pr1_pru0_pru_r31_15
GPMC_AD15,7,gpio1_15
GPMC_AD2,0,gpmc_ad2
GPMC_AD2,1,mmc1_dat2
GPMC_AD2,7,gpio1_2
GPMC_AD3,0,gpmc_ad3
GPMC_AD3,1,mmc1_dat3
GPMC_AD3,7,gpio1_3
GPMC_AD4,0,gpmc_ad4
GPMC_AD4,1,mmc1_dat4
GPMC_AD4,7,gpio1_4
GPMC_AD5,0,gpmc_ad5
GPMC_AD5,1,mmc1_dat5
GPMC_AD5,7,gpio1_5
GPMC_AD6,0,gpmc_ad6
GPMC_AD6,1,mmc1_dat6
GPMC_AD6,7,gpio1_6
GPMC_AD7,0,gpmc_ad7
GPMC_AD7,1,mmc1_dat7
GPMC_AD7,7,gpio1_7
GPMC_AD8,0,gpmc_ad8
GPMC_AD8,1,lcd_data23
GPMC_AD8,2,mmc1_dat0
GPMC_AD8,3,mmc2_dat4
GPMC_AD8,4,ehrpwm2A
GPMC_AD8,5,pr1_mii_mt0_clk
GPMC_AD8,7,gpio0_22
GPMC_AD9,0,gpmc_ad9
GPMC_AD9,1,lcd_data22
GPMC_AD9,2,mmc1_dat1
GPMC_AD9,3,mmc2_dat5
GPMC_AD9,4,ehrpwm2B
GPMC_AD9,5,pr1_mii0_col
GPMC_AD9,7,gpio0_23
GPMC_ADVn_ALE,0,gpmc_advn_ale
GPMC_ADVn_ALE,2,timer4
GPMC_ADVn_ALE,7,gpio2_2
GPMC_BEn0_CLE,0,gpmc_be0n_cle
GPMC_BEn0_CLE,2,timer5
GPMC_BEn0_CLE,7,gpio2_5
GPMC_BEn1,0,gpmc_be1n
GPMC_BEn1,1,gmii2_col
GPMC_BEn1,2,gpmc_csn6
GPMC_BEn1,3,mmc2_dat3
GPMC_BEn1,4,gpmc_dir
GPMC_BEn1,5,pr1_mii1_rxlink
GPMC_BEn1,6,mcasp0_aclkr
GPMC_BEn1,7,gpio1_28
GPMC_CLK,0,gpmc_clk
GPMC_CLK,1,lcd_memory_clk
GPMC_CLK,2,gpmc_wait1
GPMC_CLK,3,mmc2_clk
GPMC_CLK,4,pr1_mii1_crs
GPMC_CLK,5,pr1_mdio_mdclk
GPMC_CLK,6,mcasp0_fsr
GPMC_CLK,7,gpio2_1
GPMC_CSn0,0,gpmc_csn0
GPMC_CSn0,7,gpio1_29
GPMC_CSn1,0,gpmc_csn1
GPMC_CSn1,1,gpmc_clk
GPMC_CSn1,2,mmc1_clk
GPMC_CSn1,3,pr1_edio_data_in6
GPMC_CSn1,4,pr1_edio_data_out6
GPMC_CSn1,5,pr1_pru1_pru_r30_12
GPMC_CSn1,6,pr1_pru1_pru_r31_12
GPMC_CSn1,7,gpio1_30
GPMC_CSn2,0,gpmc_csn2
GPMC_CSn2,1,gpmc_be1n
GPMC_CSn2,2,mmc1_cmd
GPMC_CSn2,3,pr1_edio_data_in7
GPMC_CSn2,4,pr1_edio_data_out7
GPMC_CSn2,5,pr1_pru1_pru_r30_13
GPMC_CSn2,6,pr1_pru1_pru_r31_13
GPMC_CSn2,7,gpio1_31
GPMC_CSn3,0,gpmc_csn3
GPMC_CSn3,3,mmc2_cmd
GPMC_CSn3,4,pr1_mii0_crs
GPMC_CSn3,5,pr1_mdio_data
GPMC_CSn3,6,EMU4
GPMC_CSn3,7,gpio2_0
GPMC_OEn_REn,0,gpmc_oen_ren
GPMC_OEn_REn,2,timer7
GPMC_OEn_REn,7,gpio2_3
GPMC_WAIT0,0,gpmc_wait0
GPMC_WAIT0,1,gmii2_crs
GPMC_WAIT0,2,gpmc_csn4
GPMC_WAIT0,3,rmii2_crs_dv
GPMC_WAIT0,4,mmc1_sdcd
GPMC_WAIT0,5,pr1_mii1_col
GPMC_WAIT0,6,uart4_rxd
GPMC_WAIT0,7,gpio0_30
GPMC_WEn,0,gpmc_wen
GPMC_WEn,2,timer6
GPMC_WEn,7,gpio2_4
GPMC_WPn,0,gpmc_wpn
GPMC_WPn,1,gmii2_rxerr
GPMC_WPn,2,gpmc_csn5
GPMC_WPn,3,rmii2_rxerr
GPMC_WPn,4,mmc2_sdcd
GPMC_WPn,5,pr1_mii1_txen
GPMC_WPn,6,uart4_txd
GPMC_WPn,7,gpio0_31
I2C0_SCL,0,I2C0_SCL
I2C0_SCL,1,timer7
I2C0_SCL,2,uart2_rtsn
I2C0_SCL,3,eCAP1_in_PWM1_out
I2C0_SCL,7,gpio3_6
I2C0_SDA,0,I2C0_SDA
I2C0_SDA,1,timer4
I2C0_SDA,2,uart2_ctsn
I2C0_SDA,3,eCAP2_in_PWM2_out
I2C0_SDA,7,gpio3_5
LCD_AC_BIAS_EN,0,lcd_ac_bias_en
LCD_AC_BIAS_EN,1,gpmc_a11
LCD_AC_BIAS_EN,2,pr1_mii1_crs
LCD_AC_BIAS_EN,3,pr1_edio_data_in5
LCD_AC_BIAS_EN,4,pr1_edio_data_out5
LCD_AC_BIAS_EN,5,pr1_pru1_pru_r30_11
LCD_AC_BIAS_EN,6,pr1_pru1_pru_r31_11
LCD_AC_BIAS_EN,7,gpio2_25
LCD_DATA0,0,lcd_data0
LCD_DATA0,1,gpmc_a0
LCD_DATA0,2,pr1_mii_mt0_clk
LCD_DATA0,3,ehrpwm2A
LCD_DATA0,5,pr1_pru1_pru_r30_0
LCD_DATA0,6,pr1_pru1_pru_r31_0
LCD_DATA0,7,gpio2_6
LCD_DATA1,0,lcd_data1
LCD_DATA1,1,gpmc_a1
LCD_DATA1,2,pr1_mii0_txen
LCD_DATA1,3,ehrpwm2B
LCD_DATA1,5,pr1_pru1_pru_r30_1
LCD_DATA1,6,pr1_pru1_pru_r31_1
LCD_DATA1,7,gpio2_7
LCD_DATA10,0,lcd_data10
LCD_DATA10,1,gpmc_a14
LCD_DATA10,2,ehrpwm1A
LCD_DATA10,3,mcasp0_axr0
LCD_DATA10,5,pr1_mii0_rxd1
LCD_DATA10,6,uart3_ctsn
LCD_DATA10,7,gpio2_16
LCD_DATA11,0,lcd_data11
LCD_DATA11,1,gpmc_a15
LCD_DATA11,2,ehrpwm1B
LCD_DATA11,3,mcasp0_ahclkr
LCD_DATA11,4,mcasp0_axr2
LCD_DATA11,5,pr1_mii0_rxd0
LCD_DATA11,6,uart3_rtsn
LCD_DATA11,7,gpio2_17
LCD_DATA12,0,lcd_data12
LCD_DATA12,1,gpmc_a16
LCD_DATA12,2,eQEP1A_in
LCD_DATA12,3,mcasp0_aclkr
LCD_DATA12,4,mcasp0_axr2
LCD_DATA12,5,pr1_mii0_rxlink
LCD_DATA12,6,uart4_ctsn
LCD_DATA12,7,gpio0_8
LCD_DATA13,0,lcd_data13
LCD_DATA13,1,gpmc_a17
LCD_DATA13,2,eQEP1B_in
LCD_DATA13,3,mcasp0_fsr
LCD_DATA13,4,mcasp0_axr3
LCD_DATA13,5,pr1_mii0_rxer
LCD_DATA13,6,uart4_rtsn
LCD_DATA13,7,gpio0_9
LCD_DATA14,0,lcd_data14
LCD_DATA14,1,gpmc_a18
LCD_DATA14,2,eQEP1_index
LCD_DATA14,3,mcasp0_axr1
LCD_DATA14,4,uart5_rxd
LCD_DATA14,5,pr1_mii_mr0_clk
LCD_DATA14,6,uart5_ctsn
LCD_DATA14,7,gpio0_10
LCD_DATA15,0,lcd_data15
LCD_DATA15,1,gpmc_a19
LCD_DATA15,2,eQEP1_strobe
LCD_DATA15,3,mcasp0_ahclkx
LCD_DATA15,4,mcasp0_axr3
LCD_DATA15,5,pr1_mii0_rxdv
LCD_DATA15,6,uart5_rtsn
LCD_DATA15,7,gpio0_11
LCD_DATA2,0,lcd_data2
LCD_DATA2,1,gpmc_a2
LCD_DATA2,2,pr1_mii0_txd3
LCD_DATA2,3,ehrpwm2_tripzone_input
LCD_DATA2,5,pr1_pru1_pru_r30_2
LCD_DATA2,6,pr1_pru1_pru_r31_2
LCD_DATA2,7,gpio2_8
LCD_DATA3,0,lcd_data3
LCD_DATA3,1,gpmc_a3
LCD_DATA3,2,pr1_mii0_txd2
LCD_DATA3,3,ehrpwm0_synco
LCD_DATA3,5,pr1_pru1_pru_r30_3
LCD_DATA3,6,pr1_pru1_pru_r31_3
LCD_DATA3,7,gpio2_9
LCD_DATA4,0,lcd_data4
LCD_DATA4,1,gpmc_a4
LCD_DATA4,2,pr1_mii0_txd1
LCD_DATA4,3,eQEP2A_in
LCD_DATA4,5,pr1_pru1_pru_r30_4
LCD_DATA4,6,pr1_pru1_pru_r31_4
LCD_DATA4,7,gpio2_10
LCD_DATA5,0,lcd_data5
LCD_DATA5,1,gpmc_a5
LCD_DATA5,2,pr1_mii0_txd0
LCD_DATA5,3,eQEP2B_in
LCD_DATA5,5,pr1_pru1_pru_r30_5
LCD_DATA5,6,pr1_pru1_pru_r31_5
LCD_DATA5,7,gpio2_11
LCD_DATA6,0,lcd_data6
LCD_DATA6,1,gpmc_a6
LCD_DATA6,2,pr1_edio_data_in6
LCD_DATA6,3,eQEP2_index
LCD_DATA6,4,pr1_edio_data_out6
LCD_DATA6,5,pr1_pru1_pru_r30_6
LCD_DATA6,6,pr1_pru1_pru_r31_6
LCD_DATA6,7,gpio2_12
LCD_DATA7,0,lcd_data7
LCD_DATA7,1,gpmc_a7
LCD_DATA7,2,pr1_edio_data_in7
LCD_DATA7,3,eQEP2_strobe
LCD_DATA7,4,pr1_edio_data_out7
LCD_DATA7,5,pr1_pru1_pru_r30_7
LCD_DATA7,6,pr1_pru1_pru_r31_7
LCD_DATA7,7,gpio2_13
LCD_DATA8,0,lcd_data8
LCD_DATA8,1,gpmc_a12
LCD_DATA8,2,ehrpwm1_tripzone_input
LCD_DATA8,3,mcasp0_aclkx
LCD_DATA8,4,uart5_txd
LCD_DATA8,5,pr1_mii0_rxd3
LCD_DATA8,6,uart2_ctsn
LCD_DATA8,7,gpio2_14
LCD_DATA9,0,lcd_data9
LCD_DATA9,1,gpmc_a13
LCD_DATA9,2,ehrpwm0_synco
LCD_DATA9,3,mcasp0_fsx
LCD_DATA9,4,uart5_rxd
LCD_DATA9,5,pr1_mii0_rxd2
LCD_DATA9,6,uart2_rtsn
LCD_DATA9,7,gpio2_15
LCD_HSYNC,0,lcd_hsync
LCD_HSYNC,1,gpmc_a9
LCD_HSYNC,3,pr1_edio_data_in3
LCD_HSYNC,4,pr1_edio_data_out3
LCD_HSYNC,5,pr1_pru1_pru_r30_9
LCD_HSYNC,6,pr1_pru1_pru_r31_9
LCD_HSYNC,7,gpio2_23
LCD_PCLK,0,lcd_pclk
LCD_PCLK,1,gpmc_a10
LCD_PCLK,2,pr1_mii0_crs
LCD_PCLK,3,pr1_edio_data_in4
LCD_PCLK,4,pr1_edio_data_out4
LCD_PCLK,5,pr1_pru1_pru_r30_10
LCD_PCLK,6,pr1_pru1_pru_r31_10
LCD_PCLK,7,gpio2_24
LCD_VSYNC,0,lcd_vsync
LCD_VSYNC,1,gpmc_a8
LCD_VSYNC,3,pr1_edio_data_in2
LCD_VSYNC,4,pr1_edio_data_out2
LCD_VSYNC,5,pr1_pru1_pru_r30_8
LCD_VSYNC,6,pr1_pru1_pru_r31_8
LCD_VSYNC,7,gpio2_22
MCASP0_ACLKR,0,mcasp0_aclkr
MCASP0_ACLKR,1,eQEP0A_in
MCASP0_ACLKR,2,mcasp0_axr2
MCASP0_ACLKR,3,mcasp1_aclkx
MCASP0_ACLKR,4,mmc0_sdwp
MCASP0_ACLKR,5,pr1_pru0_pru_r30_4
MCASP0_ACLKR,6,pr1_pru0_pru_r31_4
MCASP0_ACLKR,7,gpio3_18
MCASP0_ACLKX,0,mcasp0_aclkx
MCASP0_ACLKX,1,ehrpwm0A
MCASP0_ACLKX,3,spi1_sclk
MCASP0_ACLKX,4,mmc0_sdcd
MCASP0_ACLKX,5,pr1_pru0_pru_r30_0
MCASP0_ACLKX,6,pr1_pru0_pru_r31_0
MCASP0_ACLKX,7,gpio3_14
MCASP0_AHCLKR,0,mcasp0_ahclkr
MCASP0_AHCLKR,1,ehrpwm0_synci
MCASP0_AHCLKR,2,mcasp0_axr2
MCASP0_AHCLKR,3,spi1_cs0
MCASP0_AHCLKR,4,eCAP2_in_PWM2_out
MCASP0_AHCLKR,5,pr1_pru0_pru_r30_3
MCASP0_AHCLKR,6,pr1_pru0_pru_r31_3
MCASP0_AHCLKR,7,gpio3_17
MCASP0_AHCLKX,0,mcasp0_ahclkx
MCASP0_AHCLKX,1,eQEP0_strobe
MCASP0_AHCLKX,2,mcasp0_axr3
MCASP0_AHCLKX,3,mcasp1_axr1
MCASP0_AHCLKX,4,EMU4
MCASP0_AHCLKX,5,pr1_pru0_pru_r30_7
MCASP0_AHCLKX,6,pr1_pru0_pru_r31_7
MCASP0_AHCLKX,7,gpio3_21
MCASP0_AXR0,0,mcasp0_axr0
MCASP0_AXR0,1,ehrpwm0_tripzone_input
MCASP0_AXR0,3,spi1_d1
MCASP0_AXR0,4,mmc2_sdcd
MCASP0_AXR0,5,pr1_pru0_pru_r30_2
MCASP0_AXR0,6,pr1_pru0_pru_r31_2
MCASP0_AXR0,7,gpio3_16
MCASP0_AXR1,0,mcasp0_axr1
MCASP0_AXR1,1,eQEP0_index
MCASP0_AXR1,3,mcasp1_axr0
MCASP0_AXR1,4,EMU3
MCASP0_AXR1,5,pr1_pru0_pru_r30_6
MCASP0_AXR1,6,pr1_pru0_pru_r31_6
MCASP0_AXR1,7,gpio3_20
MCASP0_FSR,0,mcasp0_fsr
MCASP0_FSR,1,eQEP0B_in
MCASP0_FSR,2,mcasp0_axr3
MCASP0_FSR,3,mcasp1_fsx
MCASP0_FSR,4,EMU2
MCASP0_FSR,5,pr1_pru0_pru_r30_5
MCASP0_FSR,6,pr1_pru0_pru_r31_5
MCASP0_FSR,7,gpio3_19
MCASP0_FSX,0,mcasp0_fsx
MCASP0_FSX,1,ehrpwm0B
MCASP0_FSX,3,spi1_d0
MCASP0_FSX,4,mmc1_sdcd
MCASP0_FSX,5,pr1_pru0_pru_r30_1
MCASP0_FSX,6,pr1_pru0_pru_r31_1
MCASP0_FSX,7,gpio3_15
MDC,0,mdio_clk
MDC,1,timer5
MDC,2,uart5_txd
MDC,3,uart3_rtsn
MDC,4,mmc0_sdwp
MDC,5,mmc1_clk
MDC,6,mmc2_clk
MDC,7,gpio0_1
MDIO,0,mdio_data
MDIO,1,timer6
MDIO,2,uart5_rxd
MDIO,3,uart3_ctsn
MDIO,4,mmc0_sdcd
MDIO,5,mmc1_cmd
MDIO,6,mmc2_cmd
MDIO,7,gpio0_0
MII1_COL,0,gmii1_col
MII1_COL,1,rmii2_refclk
MII1_COL,2,spi1_sclk
MII1_COL,3,uart5_rxd
MII1_COL,4,mcasp1_axr2
MII1_COL,5,mmc2_dat3
MII1_COL,6,mcasp0_axr2
MII1_COL,7,gpio3_0
MII1_CRS,0,gmii1_crs
MII1_CRS,1,rmii1_crs_dv
MII1_CRS,2,spi1_d0
MII1_CRS,3,I2C1_SDA
MII1_CRS,4,mcasp1_aclkx
MII1_CRS,5,uart5_ctsn
MII1_CRS,6,uart2_rxd
MII1_CRS,7,gpio3_1
MII1_RXD0,0,gmii1_rxd0
MII1_RXD0,1,rmii1_rxd0
MII1_RXD0,2,rgmii1_rd0
MII1_RXD0,3,mcasp1_ahclkx
MII1_RXD0,4,mcasp1_ahclkr
MII1_RXD0,5,mcasp1_aclkr
MII1_RXD0,6,mcasp0_axr3
MII1_RXD0,7,gpio2_21
MII1_RXD1,0,gmii1_rxd1
MII1_RXD1,1,rmii1_rxd1
MII1_RXD1,2,rgmii1_rd1
MII1_RXD1,3,mcasp1_axr3
MII1_RXD1,4,mcasp1_fsr
MII1_RXD1,5,eQEP0_strobe
MII1_RXD1,6,mmc2_clk
MII1_RXD1,7,gpio2_20
MII1_RXD2,0,gmii1_rxd2
MII1_RXD2,1,uart3_txd
MII1_RXD2,2,rgmii1_rd2
MII1_RXD2,3,mmc0_dat4
MII1_RXD2,4,mmc1_dat3
MII1_RXD2,5,uart1_rin
MII1_RXD2,6,mcasp0_axr1
MII1_RXD2,7,gpio2_19
MII1_RXD3,0,gmii1_rxd3
MII1_RXD3,1,uart3_rxd
MII1_RXD3,2,rgmii1_rd3
MII1_RXD3,3,mmc0_dat5
MII1_RXD3,4,mmc1_dat2
MII1_RXD3,5,uart1_dtrn
MII1_RXD3,6,mcasp0_axr0
MII1_RXD3,7,gpio2_18
MII1_RX_CLK,0,gmii1_rxclk
MII1_RX_CLK,1,uart2_txd
MII1_RX_CLK,2,rgmii1_rclk
MII1_RX_CLK,3,mmc0_dat6
MII1_RX_CLK,4,mmc1_dat1
MII1_RX_CLK,5,uart1_dsrn
MII1_RX_CLK,6,mcasp0_fsx
MII1_RX_CLK,7,gpio3_10
MII1_RX_DV,0,gmii1_rxdv
MII1_RX_DV,1,lcd_memory_clk
MII1_RX_DV,2,rgmii1_rctl
MII1_RX_DV,3,uart5_txd
MII1_RX_DV,4,mcasp1_aclkx
MII1_RX_DV,5,mmc2_dat0
MII1_RX_DV,6,mcasp0_aclkr
MII1_RX_DV,7,gpio3_4
MII1_RX_ER,0,gmii1_rxerr
MII1_RX_ER,1,rmii1_rxerr
MII1_RX_ER,2,spi1_d1
MII1_RX_ER,3,I2C1_SCL
MII1_RX_ER,4,mcasp1_fsx
MII1_RX_ER,5,uart5_rtsn
MII1_RX_ER,6,uart2_txd
MII1_RX_ER,7,gpio3_2
MII1_TXD0,0,gmii1_txd0
MII1_TXD0,1,rmii1_txd0
MII1_TXD0,2,rgmii1_td0
MII1_TXD0,3,mcasp1_axr2
MII1_TXD0,4,mcasp1_aclkr
MII1_TXD0,5,eQEP0B_in
MII1_TXD0,6,mmc1_clk
MII1_TXD0,7,gpio0_28
MII1_TXD1,0,gmii1_txd1
MII1_TXD1,1,rmii1_txd1
MII1_TXD1,2,rgmii1_td1
MII1_TXD1,3,mcasp1_fsr
MII1_TXD1,4,mcasp1_axr1
MII1_TXD1,5,eQEP0A_in
MII1_TXD1,6,mmc1_cmd
MII1_TXD1,7,gpio0_21
MII1_TXD2,0,gmii1_txd2
MII1_TXD2,1,dcan0_rx
MII1_TXD2,2,rgmii1_td2
MII1_TXD2,3,uart4_txd
MII1_TXD2,4,mcasp1_axr0
MII1_TXD2,5,mmc2_dat2
MII1_TXD2,6,mcasp0_ahclkx
MII1_TXD2,7,gpio0_17
MII1_TXD3,0,gmii1_txd3
MII1_TXD3,1,dcan0_tx
MII1_TXD3,2,rgmii1_td3
MII1_TXD3,3,uart4_rxd
MII1_TXD3,4,mcasp1_fsx
MII1_TXD3,5,mmc2_dat1
MII1_TXD3,6,mcasp0_fsr
MII1_TXD3,7,gpio0_16
MII1_TX_CLK,0,gmii1_txclk
MII1_TX_CLK,1,uart2_rxd
MII1_TX_CLK,2,rgmii1_tclk
MII1_TX_CLK,3,mmc0_dat7
MII1_TX_CLK,4,mmc1_dat0
MII1_TX_CLK,5,uart1_dcdn
MII1_TX_CLK,6,mcasp0_aclkx
MII1_TX_CLK,7,gpio3_9
MII1_TX_EN,0,gmii1_txen
MII1_TX_EN,1,rmii1_txen
MII1_TX_EN,2,rgmii1_tctl
MII1_TX_EN,3,timer4
MII1_TX_EN,4,mcasp1_axr0
MII1_TX_EN,5,eQEP0_index
MII1_TX_EN,6,mmc2_cmd
MII1_TX_EN,7,gpio3_3
MMC0_CLK,0,mmc0_clk
MMC0_CLK,1,gpmc_a24
MMC0_CLK,2,uart3_ctsn
MMC0_CLK,3,uart2_rxd
MMC0_CLK,4,dcan1_tx
MMC0_CLK,5,pr1_pru0_pru_r30_12
MMC0_CLK,6,pr1_pru0_pru_r31_12
MMC0_CLK,7,gpio2_30
MMC0_CMD,0,mmc0_cmd
MMC0_CMD,1,gpmc_a25
MMC0_CMD,2,uart3_rtsn
MMC0_CMD,3,uart2_txd
MMC0_CMD,4,dcan1_rx
MMC0_CMD,5,pr1_pru0_pru_r30_13
MMC0_CMD,6,pr1_pru0_pru_r31_13
MMC0_CMD,7,gpio2_31
MMC0_DAT0,0,mmc0_dat0
MMC0_DAT0,1,gpmc_a23
MMC0_DAT0,2,uart5_rtsn
MMC0_DAT0,3,uart3_txd
MMC0_DAT0,4,uart1_rin
MMC0_DAT0,5,pr1_pru0_pru_r30_11
MMC0_DAT0,6,pr1_pru0_pru_r31_11
MMC0_DAT0,7,gpio2_29
MMC0_DAT1,0,mmc0_dat1
MMC0_DAT1,1,gpmc_a22
MMC0_DAT1,2,uart5_ctsn
MMC0_DAT1,3,uart3_rxd
MMC0_DAT1,4,uart1_dtrn
MMC0_DAT1,5,pr1_pru0_pru_r30_10
MMC0_DAT1,6,pr1_pru0_pru_r31_10
MMC0_DAT1,7,gpio2_28
MMC0_DAT2,0,mmc0_dat2
MMC0_DAT2,1,gpmc_a21
MMC0_DAT2,2,uart4_rtsn
MMC0_DAT2,3,timer6
MMC0_DAT2,4,uart1_dsrn
MMC0_DAT2,5,pr1_pru0_pru_r30_9
MMC0_DAT2,6,pr1_pru0_pru_r31_9
MMC0_DAT2,7,gpio2_27
MMC0_DAT3,0,mmc0_dat3
MMC0_DAT3,1,gpmc_a20
MMC0_DAT3,2,uart4_ctsn
MMC0_DAT3,3,timer5
MMC0_DAT3,4,uart1_dcdn
MMC0_DAT3,5,pr1_pru0_pru_r30_8
MMC0_DAT3,6,pr1_pru0_pru_r31_8
MMC0_DAT3,7,gpio2_26
PMIC_POWER_EN,0,PMIC_POWER_EN
PWRONRSTn,0,porz
RESERVED,0,testout
RMII1_REF_CLK,0,rmii1_refclk
RMII1_REF_CLK,1,xdma_event_intr2
RMII1_REF_CLK,2,spi1_cs0
RMII1_REF_CLK,3,uart5_txd
RMII1_REF_CLK,4,mcasp1_axr3
RMII1_REF_CLK,5,mmc0_pow
RMII1_REF_CLK,6,mcasp1_ahclkx
RMII1_REF_CLK,7,gpio0_29
RTC_KALDO_ENn,0,ENZ_KALDO_1P8V
RTC_PWRONRSTn,0,RTC_porz
RTC_XTALIN,0,OSC1_IN
RTC_XTALOUT,0,OSC1_OUT
SPI0_CS0,0,spi0_cs0
SPI0_CS0,1,mmc2_sdwp
SPI0_CS0,2,I2C1_SCL
SPI0_CS0,3,ehrpwm0_synci
SPI0_CS0,4,pr1_uart0_txd
SPI0_CS0,5,pr1_edio_data_in1
SPI0_CS0,6,pr1_edio_data_out1
SPI0_CS0,7,gpio0_5
SPI0_CS1,0,spi0_cs1
SPI0_CS1,1,uart3_rxd
SPI0_CS1,2,eCAP1_in_PWM1_out
SPI0_CS1,3,mmc0_pow
SPI0_CS1,4,xdma_event_intr2
SPI0_CS1,5,mmc0_sdcd
SPI0_CS1,6,EMU4
SPI0_CS1,7,gpio0_6
SPI0_D0,0,spi0_d0
SPI0_D0,1,uart2_txd
SPI0_D0,2,I2C2_SCL
SPI0_D0,3,ehrpwm0B
SPI0_D0,4,pr1_uart0_rts_n
SPI0_D0,5,pr1_edio_latch_in
SPI0_D0,6,EMU3
SPI0_D0,7,gpio0_3
SPI0_D1,0,spi0_d1
SPI0_D1,1,mmc1_sdwp
SPI0_D1,2,I2C1_SDA
SPI0_D1,3,ehrpwm0_tripzone_input
SPI0_D1,4,pr1_uart0_rxd
SPI0_D1,5,pr1_edio_data_in0
SPI0_D1,6,pr1_edio_data_out0
SPI0_D1,7,gpio0_4
SPI0_SCLK,0,spi0_sclk
SPI0_SCLK,1,uart2_rxd
SPI0_SCLK,2,I2C2_SDA
SPI0_SCLK,3,ehrpwm0A
SPI0_SCLK,4,pr1_uart0_cts_n
SPI0_SCLK,5,pr1_edio_sof
SPI0_SCLK,6,EMU2
SPI0_SCLK,7,gpio0_2
TCK,0,TCK
TDI,0,TDI
TDO,0,TDO
TMS,0,TMS
TRSTn,0,nTRST
UART0_CTSn,0,uart0_ctsn
UART0_CTSn,1,uart4_rxd
UART0_CTSn,2,dcan1_tx
UART0_CTSn,3,I2C1_SDA
UART0_CTSn,4,spi1_d0
UART0_CTSn,5,timer7
UART0_CTSn,6,pr1_edc_sync0_out
UART0_CTSn,7,gpio1_8
UART0_RTSn,0,uart0_rtsn
UART0_RTSn,1,uart4_txd
UART0_RTSn,2,dcan1_rx
UART0_RTSn,3,I2C1_SCL
UART0_RTSn,4,spi1_d1
UART0_RTSn,5,spi1_cs0
UART0_RTSn,6,pr1_edc_sync1_out
UART0_RTSn,7,gpio1_9
UART0_RXD,0,uart0_rxd
UART0_RXD,1,spi1_cs0
UART0_RXD,2,dcan0_tx
UART0_RXD,3,I2C2_SDA
UART0_RXD,4,eCAP2_in_PWM2_out
UART0_RXD,5,pr1_pru1_pru_r30_14
UART0_RXD,6,pr1_pru1_pru_r31_14
UART0_RXD,7,gpio1_10
UART0_TXD,0,uart0_txd
UART0_TXD,1,spi1_cs1
UART0_TXD,2,dcan0_rx
UART0_TXD,3,I2C2_SCL
UART0_TXD,4,eCAP1_in_PWM1_out
UART0_TXD,5,pr1_pru1_pru_r30_15
UART0_TXD,6,pr1_pru1_pru_r31_15
UART0_TXD,7,gpio1_11
UART1_CTSn,0,uart1_ctsn
UART1_CTSn,1,timer6
UART1_CTSn,2,dcan0_tx
UART1_CTSn,3,I2C2_SDA
UART1_CTSn,4,spi1_cs0
UART1_CTSn,5,pr1_uart0_cts_n
UART1_CTSn,6,pr1_edc_latch0_in
UART1_CTSn,7,gpio0_12
UART1_RTSn,0,uart1_rtsn
UART1_RTSn,1,timer5
UART1_RTSn,2,dcan0_rx
UART1_RTSn,3,I2C2_SCL
UART1_RTSn,4,spi1_cs1
UART1_RTSn,5,pr1_uart0_rts_n
UART1_RTSn,6,pr1_edc_latch1_in
UART1_RTSn,7,gpio0_13
UART1_RXD,0,uart1_rxd
UART1_RXD,1,mmc1_sdwp
UART1_RXD,2,dcan1_tx
UART1_RXD,3,I2C1_SDA
UART1_RXD,5,pr1_uart0_rxd
UART1_RXD,6,pr1_pru1_pru_r31_16
UART1_RXD,7,gpio0_14
UART1_TXD,0,uart1_txd
UART1_TXD,1,mmc2_sdwp
UART1_TXD,2,dcan1_rx
UART1_TXD,3,I2C1_SCL
UART1_TXD,5,pr1_uart0_txd
UART1_TXD,6,pr1_pru0_pru_r31_16
UART1_TXD,7,gpio0_15
USB0_CE,0,USB0_CE
USB0_DM,0,USB0_DM
USB0_DP,0,USB0_DP
USB0_DRVVBUS,0,USB0_DRVVBUS
USB0_DRVVBUS,7,gpio0_18
USB0_ID,0,USB0_ID
USB0_VBUS,0,USB0_VBUS
USB1_CE,0,USB1_CE
USB1_DM,0,USB1_DM
USB1_DP,0,USB1_DP
USB1_DRVVBUS,0,USB1_DRVVBUS
USB1_DRVVBUS,7,gpio3_13
USB1_ID,0,USB1_ID
USB1_VBUS,0,USB1_VBUS
VDDA1P8V_USB0,,VDDA1P8V_USB0
VDDA1P8V_USB1,,VDDA1P8V_USB1
VDDA3P3V_USB0,,VDDA3P3V_USB0
VDDA3P3V_USB1,,VDDA3P3V_USB1
VDDA_ADC,,VDDA_ADC
VDDS,,VDDS
VDDSHV1,,VDDSHV1
VDDSHV2,,VDDSHV2
VDDSHV3,,VDDSHV3
VDDSHV4,,VDDSHV4
VDDSHV5,,VDDSHV5
VDDSHV6,,VDDSHV6
VDDS_DDR,,VDDS_DDR
VDDS_OSC,,VDDS_OSC
VDDS_PLL_CORE_LCD,,VDDS_PLL_CORE_LCD
VDDS_PLL_DDR,,VDDS_PLL_DDR
VDDS_PLL_MPU,,VDDS_PLL_MPU
VDDS_RTC,,VDDS_RTC
VDDS_SRAM_CORE_BG,,VDDS_SRAM_CORE_BG
VDDS_SRAM_MPU_BB,,VDDS_SRAM_MPU_BB
VDD_CORE,,VDD_CORE
VDD_MPU,,VDD_MPU
VDD_MPU_MON,,VDD_MPU_MON
VPP,,VPP
VREFN,0,VREFN
VREFP,0,VREFP
VSS,,VSS
VSSA_ADC,,VSSA_ADC
VSSA_USB,,VSSA_USB
VSS_OSC,,VSS_OSC
VSS_RTC,,VSS_RTC
WARMRSTn,0,nRESETIN_OUT
XDMA_EVENT_INTR0,0,xdma_event_intr0
XDMA_EVENT_INTR0,2,timer4
XDMA_EVENT_INTR0,3,clkout1
XDMA_EVENT_INTR0,4,spi1_cs1
XDMA_EVENT_INTR0,5,pr1_pru1_pru_r31_16
XDMA_EVENT_INTR0,6,EMU2
XDMA_EVENT_INTR0,7,gpio0_19
XDMA_EVENT_INTR1,0,xdma_event_intr1
XDMA_EVENT_INTR1,2,tclkin
XDMA_EVENT_INTR1,3,clkout2
XDMA_EVENT_INTR1,4,timer7
XDMA_EVENT_INTR1,5,pr1_pru0_pru_r31_16
XDMA_EVENT_INTR1,6,EMU3
XDMA_EVENT_INTR1,7,gpio0_20
XTALIN,0,OSC0_IN
XTALOUT,0,OSC0_OUT
