
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-nologv -init top.tcl -cpus 4 
Date:		Fri May  6 19:26:39 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
setMultiCpuUsage -localCpu 4

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "top.tcl" ...
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> define_proc_arguments cal_nl -info {Writes TCL scripts to run.
} -define_args {{-n "current run number" "int_value" int required}
    {-l "length of zero-padding" "int_value" int required}
    {-d "expression directory" "none" string required}
    {-b "blk_name" "none" string optional}
    }
<CMD> define_proc_arguments areaRatio -info {Compute the ratio of the group-elements-cumulated-area to the group-bounding-box-area. 
} -define_args {
    {-group "Group name" "none" string {required}}
  }
<CMD> define_proc_arguments swap_cells -info {Writes TCL scripts to run.
} -define_args {{-net "net name" "none" string required}
    {-tail "tied cell identifying string" "none" string optional}
    }
<CMD> define_proc_arguments pnr -info {Writes TCL scripts to run.
} -define_args {{-g "generation" "none" string required}
	{-gennum "generation num" "int_value" int required}
	{-n "population size" "int_value" int required}
	{-pnr_dir "place and route directroy" "none" string required}
	{-t "timed" "" boolean optional}
	}
<CMD> define_proc_arguments save_lvs_netlist -define_args {{-dcapNamePattern "regex pattern of dcaps" "none" string required} {-fVerilog "file name to be saved" "none" string required} {-flat "export flat or hierarchical verilog" "" boolean optional} }
<CMD> set_message -id NRIG-39 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPLF-44 -suppress
<CMD> set_message -id IMPSP-9513 -suppress
<CMD> set_message -id IMPSP-9514 -suppress
<CMD> set_message -id IMPDB-2078 -suppress
<CMD> setMessageLimit 5
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net VSS
<CMD> set init_io_file {}
<CMD> set init_lef_file {/home/users/xingyuni/ee372/stemcell_share/rtk-tech.tlef  /home/users/xingyuni/ee372/stemcell_share/stdcells.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell ringosc
<CMD> set init_verilog /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ringosc.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_design_uniquify 1
<CMD> init_design

Loading LEF file /home/users/xingyuni/ee372/stemcell_share/rtk-tech.tlef ...

Loading LEF file /home/users/xingyuni/ee372/stemcell_share/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/stemcell_share/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri May  6 19:27:14 2022
viaInitial ends at Fri May  6 19:27:14 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.29min, fe_real=0.58min, fe_mem=744.4M) ***
#% Begin Load netlist data ... (date=05/06 19:27:14, mem=724.3M)
*** Begin netlist parsing (mem=744.4M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ringosc.v'

*** Memory Usage v#2 (Current mem = 746.383M, initial mem = 287.723M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=746.4M) ***
#% End Load netlist data ... (date=05/06 19:27:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.9M, current mem=727.9M)
Set top cell to ringosc.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ringosc ...
*** Netlist is NOT unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 5 modules.
** info: there are 10 stdCell insts.

*** Memory Usage v#2 (Current mem = 791.797M, initial mem = 287.723M) ***
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
Extraction setup Started 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPSYT-7328          1  The design has been initialized in physi...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalMaxRouteLayer 5
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 5
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer met4
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> setDesignMode -process 16 -flowEffort standard
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setViaGenMode -reset
<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> setViaGenMode -optimize_via_on_routing_track true
Setting -optimize_via_on_routing_track to 1. ViaGen will try to position vias to optimize routing tracks nearby.
<CMD> setViaGenMode -viarule_preference default
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
<CMD> setViaGenMode -ignore_DRC false
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
<CMD> setPlaceMode -checkDiffusionWidth true
<CMD> setPlaceMode -coreEffort high
<CMD> setStreamOutMode -textSize 0.1
<CMD> setStreamOutMode -virtualConnection false
<CMD> globalNetConnect VDD -type tiehi -pin VPWR -inst *
<CMD> globalNetConnect VSS -type tielo -pin VGND -inst *
<CMD> globalNetConnect VDD -type tiehi -pin VPB -inst *
<CMD> globalNetConnect VSS -type tielo -pin VNB -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPWR -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VGND -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPB -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VNB -inst *
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 990.3M).
#% Begin Load floorplan data ... (date=05/06 19:27:16, mem=949.6M)
*info: reset 14 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 103960 76160)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.3M, current mem=951.3M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=05/06 19:27:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.1M, current mem=952.1M)
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Multithreaded Timing Analysis is initialized with 4 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1091.8M)" ...
No user-set net weight.
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Estimated cell power/ground rail width = 0.881 um
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1075.
            = total # of pins 30 / total area 279.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.241e+01 (5.36e+01 3.88e+01)
              Est.  stn bbox = 1.285e+02 (7.45e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1171.8M
Iteration  2: Total net bbox = 9.241e+01 (5.36e+01 3.88e+01)
              Est.  stn bbox = 1.285e+02 (7.45e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1171.8M
Iteration  3: Total net bbox = 7.457e+01 (4.15e+01 3.30e+01)
              Est.  stn bbox = 1.040e+02 (5.77e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.2M
Iteration  4: Total net bbox = 1.091e+02 (4.30e+01 6.61e+01)
              Est.  stn bbox = 1.442e+02 (5.98e+01 8.44e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.2M
Iteration  5: Total net bbox = 1.185e+02 (4.09e+01 7.76e+01)
              Est.  stn bbox = 1.551e+02 (5.72e+01 9.79e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.2M
Iteration  6: Total net bbox = 1.521e+02 (5.51e+01 9.71e+01)
              Est.  stn bbox = 1.907e+02 (7.18e+01 1.19e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1173.2M
*** cost = 1.521e+02 (5.51e+01 9.71e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:18.2 mem=1173.2M) ***
Total net bbox length = 1.521e+02 (5.506e+01 9.707e+01) (ext = 7.769e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 17.53 um, max move: 36.22 um 
	Max move on inst (inv5/pfet): (61.19, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1180.3MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 17.53 um
Max displacement: 36.22 um (Instance: inv5/pfet) (61.194, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1180.3MB
*** Finished refinePlace (0:00:18.2 mem=1180.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1174.3M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1175.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1175.26 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1175.26 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1175.26 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1175.26 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.26 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1175.26 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1175.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1175.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.27 (MB), peak = 1051.84 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1175.3M, init mem=1175.3M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1175.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1175.3M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:17 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1355.38 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.63 (MB), peak = 1106.27 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:18 2022
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.43 (MB), peak = 1165.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.25 (MB), peak = 1165.46 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:18 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.46 (MB)
#Total memory = 1101.32 (MB)
#Peak memory = 1165.46 (MB)
#
#
#Start global routing on Fri May  6 19:27:18 2022
#
#
#Start global routing initialization on Fri May  6 19:27:18 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:18 2022
#
#Start routing resource analysis on Fri May  6 19:27:18 2022
#
#Routing resource analysis is done on Fri May  6 19:27:18 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:18 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.32 (MB), peak = 1165.46 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:18 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.38 (MB), peak = 1165.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.19 (MB), peak = 1165.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.19 (MB), peak = 1165.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.28 (MB)
#Total memory = 1105.59 (MB)
#Peak memory = 1165.46 (MB)
#
#Finished global routing on Fri May  6 19:27:18 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.60 (MB), peak = 1165.46 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.77 (MB), peak = 1165.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.98 (MB)
#Total memory = 1105.77 (MB)
#Peak memory = 1165.46 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.70 (MB), peak = 1165.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.60 (MB), peak = 1165.46 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.41 (MB), peak = 1165.46 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.37 (MB)
#Total memory = 1110.13 (MB)
#Peak memory = 1165.46 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.41 (MB), peak = 1165.46 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.12 (MB)
#Total memory = 1109.89 (MB)
#Peak memory = 1165.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 67.24 (MB)
#Total memory = 1117.91 (MB)
#Peak memory = 1165.46 (MB)
#Number of warnings = 6
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:18 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1113.94 (MB), peak = 1165.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 30 warning(s), 2 error(s)

<CMD> defOut -floorplan -noStdCells /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Writing DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:19 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is written, current time is Fri May  6 19:27:19 2022 ...
<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1247.1M).
#% Begin Load floorplan data ... (date=05/06 19:27:20, mem=1115.4M)
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1115.4M, current mem=1115.4M)
#% End Load floorplan data ... (date=05/06 19:27:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1115.4M, current mem=1115.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:20 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:20 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1247.1M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.1M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:19.6 mem=1247.1M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1250.2MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1250.2MB
*** Finished refinePlace (0:00:19.6 mem=1250.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1247.2M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1247.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1247.18 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1247.18 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1247.18 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1247.18 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1247.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1247.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1247.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1247.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.01 (MB), peak = 1165.46 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1247.2M, init mem=1247.2M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1247.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1247.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:21 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1441.98 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.04 (MB), peak = 1165.46 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:21 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.56 (MB), peak = 1165.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.84 (MB), peak = 1165.46 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:21 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1129.84 (MB)
#Peak memory = 1165.46 (MB)
#
#
#Start global routing on Fri May  6 19:27:21 2022
#
#
#Start global routing initialization on Fri May  6 19:27:21 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:21 2022
#
#Start routing resource analysis on Fri May  6 19:27:21 2022
#
#Routing resource analysis is done on Fri May  6 19:27:21 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:21 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.04 (MB), peak = 1165.46 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:21 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.04 (MB), peak = 1165.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.30 (MB), peak = 1165.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.30 (MB), peak = 1165.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.85 (MB)
#Total memory = 1132.70 (MB)
#Peak memory = 1165.46 (MB)
#
#Finished global routing on Fri May  6 19:27:21 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.70 (MB), peak = 1165.46 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.75 (MB), peak = 1165.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.21 (MB)
#Total memory = 1132.75 (MB)
#Peak memory = 1165.46 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.45 (MB), peak = 1197.72 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.41 (MB)
#Total memory = 1134.16 (MB)
#Peak memory = 1197.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.45 (MB), peak = 1197.72 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.08 (MB)
#Total memory = 1133.83 (MB)
#Peak memory = 1197.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.22 (MB)
#Total memory = 1129.94 (MB)
#Peak memory = 1197.72 (MB)
#Number of warnings = 5
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:21 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.64 (MB), peak = 1197.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1272.5M).
#% Begin Load floorplan data ... (date=05/06 19:27:22, mem=1127.3M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1127.3M, current mem=1127.3M)
#% End Load floorplan data ... (date=05/06 19:27:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=1127.3M, current mem=1127.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:23 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:23 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 4
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 17
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 19
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 5
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 13
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 15
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 12
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 8
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 19
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 17
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 16
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1256.5M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 1 nets
6     -	10	: 1 nets
11    -	15	: 4 nets
16    -	19	: 5 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
Iteration  2: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
Iteration  4: Total net bbox = 7.911e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
Iteration  5: Total net bbox = 9.508e+01 (4.09e+01 5.42e+01)
              Est.  stn bbox = 1.284e+02 (5.72e+01 7.12e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
Iteration  6: Total net bbox = 1.390e+02 (5.51e+01 8.40e+01)
              Est.  stn bbox = 1.744e+02 (7.18e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1264.5M
*** cost = 1.390e+02 (5.51e+01 8.40e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:20.5 mem=1264.5M) ***
Total net bbox length = 1.390e+02 (5.506e+01 8.397e+01) (ext = 7.769e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.15 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.6MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.15 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.196, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.6MB
*** Finished refinePlace (0:00:20.5 mem=1267.6M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1264.6M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1264.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1264.57 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1264.57 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.57 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1264.57 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1264.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1264.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1264.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1264.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.23 (MB), peak = 1197.72 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1264.6M, init mem=1264.6M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1264.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1264.6M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:23 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1477.37 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.40 (MB), peak = 1197.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:23 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.87 (MB), peak = 1197.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.15 (MB), peak = 1197.72 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:23 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1140.15 (MB)
#Peak memory = 1197.72 (MB)
#
#
#Start global routing on Fri May  6 19:27:23 2022
#
#
#Start global routing initialization on Fri May  6 19:27:23 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:23 2022
#
#Start routing resource analysis on Fri May  6 19:27:23 2022
#
#Routing resource analysis is done on Fri May  6 19:27:23 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:23 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.48 (MB), peak = 1197.72 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:23 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.48 (MB), peak = 1197.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.73 (MB), peak = 1197.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.73 (MB), peak = 1197.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.98 (MB)
#Total memory = 1143.13 (MB)
#Peak memory = 1197.72 (MB)
#
#Finished global routing on Fri May  6 19:27:23 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.97 (MB), peak = 1197.72 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.03 (MB), peak = 1197.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.13 (MB)
#Total memory = 1143.03 (MB)
#Peak memory = 1197.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.86 (MB), peak = 1207.54 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.66 (MB), peak = 1207.54 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.44 (MB), peak = 1207.54 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.13 (MB)
#Total memory = 1146.16 (MB)
#Peak memory = 1207.54 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.45 (MB), peak = 1207.54 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.96 (MB)
#Total memory = 1144.99 (MB)
#Peak memory = 1207.54 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.49 (MB)
#Total memory = 1142.21 (MB)
#Peak memory = 1207.54 (MB)
#Number of warnings = 5
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:23 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.74 (MB), peak = 1207.54 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1290.8M).
#% Begin Load floorplan data ... (date=05/06 19:27:25, mem=1138.4M)
*info: reset 20 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
#% End Load floorplan data ... (date=05/06 19:27:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:25 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:25 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 9
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 4
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 8
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 20
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 9
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 9
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 6
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 19
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 16
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 4
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 4
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 19
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 12
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 19
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1274.8M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 4 nets
11    -	15	: 1 nets
16    -	19	: 2 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
Iteration  2: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
Iteration  4: Total net bbox = 7.920e+01 (4.13e+01 3.79e+01)
              Est.  stn bbox = 1.107e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
Iteration  5: Total net bbox = 9.575e+01 (4.11e+01 5.47e+01)
              Est.  stn bbox = 1.291e+02 (5.74e+01 7.16e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
Iteration  6: Total net bbox = 1.396e+02 (5.51e+01 8.45e+01)
              Est.  stn bbox = 1.750e+02 (7.19e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.8M
*** cost = 1.396e+02 (5.51e+01 8.45e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:21.4 mem=1282.8M) ***
Total net bbox length = 1.396e+02 (5.510e+01 8.453e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.16 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.8MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.16 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.205, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.8MB
*** Finished refinePlace (0:00:21.4 mem=1285.8M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1282.8M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1282.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1282.82 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1282.82 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.82 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1282.82 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.82 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.82 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1282.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1282.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.44 (MB), peak = 1207.54 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1282.8M, init mem=1282.8M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1282.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1282.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:25 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1493.6 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.54 (MB), peak = 1207.54 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:25 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.01 (MB), peak = 1207.54 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.29 (MB), peak = 1207.54 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:25 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1150.29 (MB)
#Peak memory = 1207.54 (MB)
#
#
#Start global routing on Fri May  6 19:27:25 2022
#
#
#Start global routing initialization on Fri May  6 19:27:25 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:25 2022
#
#Start routing resource analysis on Fri May  6 19:27:25 2022
#
#Routing resource analysis is done on Fri May  6 19:27:25 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:25 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.05 (MB), peak = 1207.54 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:25 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.05 (MB), peak = 1207.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.31 (MB), peak = 1207.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.31 (MB), peak = 1207.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.41 (MB)
#Total memory = 1152.70 (MB)
#Peak memory = 1207.54 (MB)
#
#Finished global routing on Fri May  6 19:27:25 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.70 (MB), peak = 1207.54 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.75 (MB), peak = 1207.54 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.72 (MB)
#Total memory = 1152.75 (MB)
#Peak memory = 1207.54 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.96 (MB), peak = 1217.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.95 (MB), peak = 1217.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.83 (MB), peak = 1217.11 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.66 (MB)
#Total memory = 1155.41 (MB)
#Peak memory = 1217.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.69 (MB), peak = 1217.11 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.66 (MB)
#Total memory = 1155.41 (MB)
#Peak memory = 1217.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.73 (MB)
#Total memory = 1151.73 (MB)
#Peak memory = 1217.11 (MB)
#Number of warnings = 5
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:26 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1147.32 (MB), peak = 1217.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1312.8M).
#% Begin Load floorplan data ... (date=05/06 19:27:27, mem=1148.6M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1148.6M, current mem=1148.6M)
#% End Load floorplan data ... (date=05/06 19:27:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1148.6M, current mem=1148.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:27 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:27 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 8
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 19
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 20
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 11
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 16
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 4
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 14
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 12
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 20
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 9
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 11
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 6
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 6
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 8
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 7
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 17
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 4
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1288.8M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 1 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 2 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.250e+01 (5.37e+01 3.88e+01)
              Est.  stn bbox = 1.286e+02 (7.46e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
Iteration  2: Total net bbox = 9.250e+01 (5.37e+01 3.88e+01)
              Est.  stn bbox = 1.286e+02 (7.46e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
Iteration  4: Total net bbox = 7.905e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.76e+01 5.29e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
Iteration  5: Total net bbox = 1.026e+02 (4.19e+01 6.08e+01)
              Est.  stn bbox = 1.360e+02 (5.82e+01 7.78e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
Iteration  6: Total net bbox = 1.438e+02 (5.59e+01 8.78e+01)
              Est.  stn bbox = 1.791e+02 (7.27e+01 1.06e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.8M
*** cost = 1.438e+02 (5.59e+01 8.78e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:22.4 mem=1296.8M) ***
Total net bbox length = 1.438e+02 (5.594e+01 8.782e+01) (ext = 7.766e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.65 um, max move: 28.47 um 
	Max move on inst (inv3/nfet): (61.73, 37.51) --> (42.21, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1299.9MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.65 um
Max displacement: 28.47 um (Instance: inv3/nfet) (61.731, 37.507) -> (42.21, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_nfet_01v8_lvt_1
Total net bbox length = 2.285e+02 (1.535e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1299.9MB
*** Finished refinePlace (0:00:22.4 mem=1299.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1296.9M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.974000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1296.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1296.89 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1296.89 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.89 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1296.89 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.89 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.89 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.710000e+02um, number of vias: 29
[NR-eGR]   met2  (3V) length: 8.573000e+01um, number of vias: 1
[NR-eGR]   met3  (4H) length: 2.300000e-01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.569600e+02um, number of vias: 40
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1296.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1296.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.15 (MB), peak = 1217.11 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1296.9M, init mem=1296.9M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1296.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1296.9M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:27 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv3/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1509.69 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.54 (MB), peak = 1217.11 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:28 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.01 (MB), peak = 1217.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.29 (MB), peak = 1217.11 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:28 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1160.29 (MB)
#Peak memory = 1217.11 (MB)
#
#
#Start global routing on Fri May  6 19:27:28 2022
#
#
#Start global routing initialization on Fri May  6 19:27:28 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:28 2022
#
#Start routing resource analysis on Fri May  6 19:27:28 2022
#
#Routing resource analysis is done on Fri May  6 19:27:28 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:28 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.69 (MB), peak = 1217.11 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:28 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.69 (MB), peak = 1217.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.82 (MB), peak = 1217.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.82 (MB), peak = 1217.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 187 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 76 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 35 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 37
#Up-Via Summary (total 37):
#           
#-----------------------
# li1                25
# met1               11
# met2                1
#-----------------------
#                    37 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.93 (MB)
#Total memory = 1162.22 (MB)
#Peak memory = 1217.11 (MB)
#
#Finished global routing on Fri May  6 19:27:28 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.22 (MB), peak = 1217.11 (MB)
#Start Track Assignment.
#Done with 7 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 198 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 77 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 35 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 37
#Up-Via Summary (total 37):
#           
#-----------------------
# li1                25
# met1               11
# met2                1
#-----------------------
#                    37 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.27 (MB), peak = 1217.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.24 (MB)
#Total memory = 1162.27 (MB)
#Peak memory = 1217.11 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.54 (MB), peak = 1230.98 (MB)
#Complete Detail Routing.
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.98 (MB)
#Total memory = 1164.26 (MB)
#Peak memory = 1230.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.54 (MB), peak = 1230.98 (MB)
#
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.98 (MB)
#Total memory = 1164.26 (MB)
#Peak memory = 1230.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 12.35 (MB)
#Total memory = 1159.98 (MB)
#Peak memory = 1230.98 (MB)
#Number of warnings = 5
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:28 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.94 (MB), peak = 1230.98 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         16  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 17 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1319.7M).
#% Begin Load floorplan data ... (date=05/06 19:27:33, mem=1157.2M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.2M, current mem=1157.2M)
#% End Load floorplan data ... (date=05/06 19:27:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.2M, current mem=1157.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:33 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:33 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1310.7M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:23.2 mem=1310.7M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1313.8MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1313.8MB
*** Finished refinePlace (0:00:23.2 mem=1313.8M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1309.8M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1309.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1309.78 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1309.78 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.78 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1309.78 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.78 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.78 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1309.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1309.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.88 (MB), peak = 1230.98 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1309.8M, init mem=1309.8M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1309.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1309.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:33 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1521.57 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.78 (MB), peak = 1230.98 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:34 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.29 (MB), peak = 1230.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.57 (MB), peak = 1230.98 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:34 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.29 (MB)
#Total memory = 1169.57 (MB)
#Peak memory = 1230.98 (MB)
#
#
#Start global routing on Fri May  6 19:27:34 2022
#
#
#Start global routing initialization on Fri May  6 19:27:34 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:34 2022
#
#Start routing resource analysis on Fri May  6 19:27:34 2022
#
#Routing resource analysis is done on Fri May  6 19:27:34 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.45 (MB), peak = 1230.98 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.45 (MB), peak = 1230.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.58 (MB), peak = 1230.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.58 (MB), peak = 1230.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.42 (MB)
#Total memory = 1171.99 (MB)
#Peak memory = 1230.98 (MB)
#
#Finished global routing on Fri May  6 19:27:34 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.99 (MB), peak = 1230.98 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.04 (MB), peak = 1230.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.77 (MB)
#Total memory = 1172.04 (MB)
#Peak memory = 1230.98 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.95 (MB), peak = 1240.52 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.63 (MB)
#Total memory = 1173.67 (MB)
#Peak memory = 1240.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.95 (MB), peak = 1240.52 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.63 (MB)
#Total memory = 1173.67 (MB)
#Peak memory = 1240.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.73 (MB)
#Total memory = 1169.31 (MB)
#Peak memory = 1240.52 (MB)
#Number of warnings = 5
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:34 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1165.58 (MB), peak = 1240.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top1_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1330.1M).
#% Begin Load floorplan data ... (date=05/06 19:27:35, mem=1166.9M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.9M, current mem=1166.9M)
#% End Load floorplan data ... (date=05/06 19:27:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1166.9M, current mem=1166.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:36 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:36 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 4
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 17
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 19
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 5
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 13
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 15
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 12
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 8
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 19
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 17
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 16
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1322.1M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 1 nets
6     -	10	: 1 nets
11    -	15	: 4 nets
16    -	19	: 5 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
Iteration  2: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
Iteration  4: Total net bbox = 7.911e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
Iteration  5: Total net bbox = 9.508e+01 (4.09e+01 5.42e+01)
              Est.  stn bbox = 1.284e+02 (5.72e+01 7.12e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
Iteration  6: Total net bbox = 1.390e+02 (5.51e+01 8.40e+01)
              Est.  stn bbox = 1.744e+02 (7.18e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.1M
*** cost = 1.390e+02 (5.51e+01 8.40e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:24.1 mem=1322.1M) ***
Total net bbox length = 1.390e+02 (5.506e+01 8.397e+01) (ext = 7.769e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.15 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1325.2MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.15 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.196, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1325.2MB
*** Finished refinePlace (0:00:24.1 mem=1325.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1322.2M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1322.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1322.16 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1322.16 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.16 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1322.16 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.16 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.16 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1322.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1322.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.49 (MB), peak = 1240.52 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1322.2M, init mem=1322.2M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1322.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:36 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1535.96 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.23 (MB), peak = 1240.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.73 (MB), peak = 1240.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.01 (MB), peak = 1240.52 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.29 (MB)
#Total memory = 1179.01 (MB)
#Peak memory = 1240.52 (MB)
#
#
#Start global routing on Fri May  6 19:27:36 2022
#
#
#Start global routing initialization on Fri May  6 19:27:36 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:36 2022
#
#Start routing resource analysis on Fri May  6 19:27:36 2022
#
#Routing resource analysis is done on Fri May  6 19:27:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.93 (MB), peak = 1240.52 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.93 (MB), peak = 1240.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.06 (MB), peak = 1240.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.06 (MB), peak = 1240.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.44 (MB)
#Total memory = 1181.45 (MB)
#Peak memory = 1240.52 (MB)
#
#Finished global routing on Fri May  6 19:27:36 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.45 (MB), peak = 1240.52 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.51 (MB), peak = 1240.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 1181.51 (MB)
#Peak memory = 1240.52 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.38 (MB), peak = 1240.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.89 (MB), peak = 1240.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.51 (MB), peak = 1240.52 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.72 (MB)
#Total memory = 1184.23 (MB)
#Peak memory = 1240.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.52 (MB), peak = 1240.52 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.73 (MB)
#Total memory = 1184.24 (MB)
#Peak memory = 1240.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.84 (MB)
#Total memory = 1179.97 (MB)
#Peak memory = 1240.52 (MB)
#Number of warnings = 5
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:36 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1175.11 (MB), peak = 1240.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top1_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1347.8M).
#% Begin Load floorplan data ... (date=05/06 19:27:38, mem=1176.4M)
*info: reset 20 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.4M, current mem=1176.4M)
#% End Load floorplan data ... (date=05/06 19:27:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1176.4M, current mem=1176.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:38 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:38 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 9
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 4
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 8
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 20
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 9
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 9
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 6
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 19
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 16
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 4
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 4
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 19
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 12
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 19
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1331.8M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 4 nets
11    -	15	: 1 nets
16    -	19	: 2 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
Iteration  2: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
Iteration  4: Total net bbox = 7.920e+01 (4.13e+01 3.79e+01)
              Est.  stn bbox = 1.107e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
Iteration  5: Total net bbox = 9.575e+01 (4.11e+01 5.47e+01)
              Est.  stn bbox = 1.291e+02 (5.74e+01 7.16e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
Iteration  6: Total net bbox = 1.396e+02 (5.51e+01 8.45e+01)
              Est.  stn bbox = 1.750e+02 (7.19e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.8M
*** cost = 1.396e+02 (5.51e+01 8.45e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:25.0 mem=1339.8M) ***
Total net bbox length = 1.396e+02 (5.510e+01 8.453e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.16 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.8MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.16 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.205, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.8MB
*** Finished refinePlace (0:00:25.0 mem=1342.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1339.8M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1339.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1339.82 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1339.82 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.82 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1339.82 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.82 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.82 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1339.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1339.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.20 (MB), peak = 1240.52 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1339.8M, init mem=1339.8M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1339.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1339.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:38 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1549.61 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.65 (MB), peak = 1240.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:38 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.16 (MB), peak = 1240.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.44 (MB), peak = 1240.52 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1190.44 (MB)
#Peak memory = 1240.52 (MB)
#
#
#Start global routing on Fri May  6 19:27:38 2022
#
#
#Start global routing initialization on Fri May  6 19:27:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:38 2022
#
#Start routing resource analysis on Fri May  6 19:27:38 2022
#
#Routing resource analysis is done on Fri May  6 19:27:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.35 (MB), peak = 1240.52 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.35 (MB), peak = 1240.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.48 (MB), peak = 1240.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.48 (MB), peak = 1240.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.44 (MB)
#Total memory = 1192.88 (MB)
#Peak memory = 1240.52 (MB)
#
#Finished global routing on Fri May  6 19:27:39 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.88 (MB), peak = 1240.52 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.93 (MB), peak = 1240.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 1192.93 (MB)
#Peak memory = 1240.52 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.87 (MB), peak = 1266.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.00 (MB), peak = 1266.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.88 (MB), peak = 1266.57 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.68 (MB)
#Total memory = 1195.60 (MB)
#Peak memory = 1266.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.89 (MB), peak = 1266.57 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.68 (MB)
#Total memory = 1195.61 (MB)
#Peak memory = 1266.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.45 (MB)
#Total memory = 1191.12 (MB)
#Peak memory = 1266.57 (MB)
#Number of warnings = 5
#Total number of warnings = 66
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:39 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1186.88 (MB), peak = 1266.57 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top1_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1357.5M).
#% Begin Load floorplan data ... (date=05/06 19:27:40, mem=1187.6M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1187.6M, current mem=1187.6M)
#% End Load floorplan data ... (date=05/06 19:27:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.6M, current mem=1187.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:40 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:40 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 8
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 19
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 20
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 11
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 16
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 4
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 14
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 12
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 20
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 9
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 11
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 6
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 6
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 8
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 7
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 17
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 4
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1349.5M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 1 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 2 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.250e+01 (5.37e+01 3.88e+01)
              Est.  stn bbox = 1.286e+02 (7.46e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1349.5M
Iteration  2: Total net bbox = 9.250e+01 (5.37e+01 3.88e+01)
              Est.  stn bbox = 1.286e+02 (7.46e+01 5.40e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1349.5M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.9M
Iteration  4: Total net bbox = 7.905e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.76e+01 5.29e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.9M
Iteration  5: Total net bbox = 1.026e+02 (4.19e+01 6.08e+01)
              Est.  stn bbox = 1.360e+02 (5.82e+01 7.78e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.9M
Iteration  6: Total net bbox = 1.438e+02 (5.59e+01 8.78e+01)
              Est.  stn bbox = 1.791e+02 (7.27e+01 1.06e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.9M
*** cost = 1.438e+02 (5.59e+01 8.78e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:26.0 mem=1350.9M) ***
Total net bbox length = 1.438e+02 (5.594e+01 8.782e+01) (ext = 7.766e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.65 um, max move: 28.47 um 
	Max move on inst (inv3/nfet): (61.73, 37.51) --> (42.21, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.0MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.65 um
Max displacement: 28.47 um (Instance: inv3/nfet) (61.731, 37.507) -> (42.21, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_nfet_01v8_lvt_1
Total net bbox length = 2.285e+02 (1.535e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.0MB
*** Finished refinePlace (0:00:26.1 mem=1354.0M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1350.0M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.974000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1350.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1349.97 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1349.97 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.97 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1349.97 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.97 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1349.97 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.710000e+02um, number of vias: 29
[NR-eGR]   met2  (3V) length: 8.573000e+01um, number of vias: 1
[NR-eGR]   met3  (4H) length: 2.300000e-01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.569600e+02um, number of vias: 40
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1350.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1350.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.38 (MB), peak = 1266.57 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1350.0M, init mem=1350.0M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1350.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1350.0M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:41 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv3/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1563.52 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.69 (MB), peak = 1266.57 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.20 (MB), peak = 1266.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.48 (MB), peak = 1266.57 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:41 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1198.48 (MB)
#Peak memory = 1266.57 (MB)
#
#
#Start global routing on Fri May  6 19:27:41 2022
#
#
#Start global routing initialization on Fri May  6 19:27:41 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:41 2022
#
#Start routing resource analysis on Fri May  6 19:27:41 2022
#
#Routing resource analysis is done on Fri May  6 19:27:41 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:41 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.54 (MB), peak = 1266.57 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:41 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.54 (MB), peak = 1266.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.67 (MB), peak = 1266.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.67 (MB), peak = 1266.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 187 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 76 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 35 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 37
#Up-Via Summary (total 37):
#           
#-----------------------
# li1                25
# met1               11
# met2                1
#-----------------------
#                    37 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.59 (MB)
#Total memory = 1201.07 (MB)
#Peak memory = 1266.57 (MB)
#
#Finished global routing on Fri May  6 19:27:41 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.07 (MB), peak = 1266.57 (MB)
#Start Track Assignment.
#Done with 7 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 198 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 77 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 35 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 37
#Up-Via Summary (total 37):
#           
#-----------------------
# li1                25
# met1               11
# met2                1
#-----------------------
#                    37 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.13 (MB), peak = 1266.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.95 (MB)
#Total memory = 1201.13 (MB)
#Peak memory = 1266.57 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.11 (MB), peak = 1266.57 (MB)
#Complete Detail Routing.
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.70 (MB)
#Total memory = 1202.82 (MB)
#Peak memory = 1266.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.11 (MB), peak = 1266.57 (MB)
#
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 211 um.
#Total half perimeter of net bounding box = 290 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 71 um.
#Total wire length on LAYER met2 = 49 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
# li1                10
# met1                7
# met2                1
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.70 (MB)
#Total memory = 1202.82 (MB)
#Peak memory = 1266.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.77 (MB)
#Total memory = 1198.70 (MB)
#Peak memory = 1266.57 (MB)
#Number of warnings = 5
#Total number of warnings = 74
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:41 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1194.68 (MB), peak = 1266.57 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         16  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 17 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top1_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1371.4M).
#% Begin Load floorplan data ... (date=05/06 19:27:48, mem=1196.0M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.0M, current mem=1196.0M)
#% End Load floorplan data ... (date=05/06 19:27:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.0M, current mem=1196.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:48 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:48 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1355.4M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.4M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:26.9 mem=1363.4M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1366.4MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1366.4MB
*** Finished refinePlace (0:00:26.9 mem=1366.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1363.4M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1363.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1363.42 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1363.42 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.42 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1363.42 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.42 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.42 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1363.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1363.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.37 (MB), peak = 1266.57 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1363.4M, init mem=1363.4M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1363.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1363.4M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:48 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1556.21 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.20 (MB), peak = 1266.57 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:48 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.71 (MB), peak = 1266.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.99 (MB), peak = 1266.57 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:48 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.29 (MB)
#Total memory = 1207.99 (MB)
#Peak memory = 1266.57 (MB)
#
#
#Start global routing on Fri May  6 19:27:48 2022
#
#
#Start global routing initialization on Fri May  6 19:27:48 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:48 2022
#
#Start routing resource analysis on Fri May  6 19:27:48 2022
#
#Routing resource analysis is done on Fri May  6 19:27:48 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.93 (MB), peak = 1266.57 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.93 (MB), peak = 1266.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.07 (MB), peak = 1266.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.07 (MB), peak = 1266.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.48 (MB)
#Total memory = 1210.47 (MB)
#Peak memory = 1266.57 (MB)
#
#Finished global routing on Fri May  6 19:27:48 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.47 (MB), peak = 1266.57 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.52 (MB), peak = 1266.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.83 (MB)
#Total memory = 1210.52 (MB)
#Peak memory = 1266.57 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.52 (MB), peak = 1271.23 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.71 (MB)
#Total memory = 1212.24 (MB)
#Peak memory = 1271.23 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.52 (MB), peak = 1271.23 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.71 (MB)
#Total memory = 1212.24 (MB)
#Peak memory = 1271.23 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.93 (MB)
#Total memory = 1207.96 (MB)
#Peak memory = 1271.23 (MB)
#Number of warnings = 5
#Total number of warnings = 82
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:48 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1204.03 (MB), peak = 1271.23 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top2_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1383.6M).
#% Begin Load floorplan data ... (date=05/06 19:27:50, mem=1205.3M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.3M, current mem=1205.3M)
#% End Load floorplan data ... (date=05/06 19:27:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.3M, current mem=1205.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:50 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:50 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1375.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1375.6M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:27.8 mem=1375.6M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.6MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.6MB
*** Finished refinePlace (0:00:27.8 mem=1378.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1375.6M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1375.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1375.64 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1375.64 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1375.64 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1375.64 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1375.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1375.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1375.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1375.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.75 (MB), peak = 1271.23 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1375.6M, init mem=1375.6M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1375.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1375.6M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:50 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1587.43 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.52 (MB), peak = 1271.23 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:50 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.02 (MB), peak = 1271.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.30 (MB), peak = 1271.23 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:50 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1217.30 (MB)
#Peak memory = 1271.23 (MB)
#
#
#Start global routing on Fri May  6 19:27:50 2022
#
#
#Start global routing initialization on Fri May  6 19:27:50 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:50 2022
#
#Start routing resource analysis on Fri May  6 19:27:50 2022
#
#Routing resource analysis is done on Fri May  6 19:27:50 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:50 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.36 (MB), peak = 1271.23 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:50 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.36 (MB), peak = 1271.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.49 (MB), peak = 1271.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.49 (MB), peak = 1271.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.58 (MB)
#Total memory = 1219.89 (MB)
#Peak memory = 1271.23 (MB)
#
#Finished global routing on Fri May  6 19:27:50 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.89 (MB), peak = 1271.23 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.94 (MB), peak = 1271.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.93 (MB)
#Total memory = 1219.94 (MB)
#Peak memory = 1271.23 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.90 (MB), peak = 1292.23 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.68 (MB)
#Total memory = 1221.62 (MB)
#Peak memory = 1292.23 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.90 (MB), peak = 1292.23 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.68 (MB)
#Total memory = 1221.62 (MB)
#Peak memory = 1292.23 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.79 (MB)
#Total memory = 1217.19 (MB)
#Peak memory = 1292.23 (MB)
#Number of warnings = 5
#Total number of warnings = 90
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:51 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1213.79 (MB), peak = 1292.23 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top2_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1398.2M).
#% Begin Load floorplan data ... (date=05/06 19:27:52, mem=1214.5M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.5M, current mem=1214.5M)
#% End Load floorplan data ... (date=05/06 19:27:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1214.5M, current mem=1214.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:52 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:52 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 4
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 17
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 19
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 5
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 13
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 15
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 12
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 8
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 19
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 17
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 16
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1390.2M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 1 nets
6     -	10	: 1 nets
11    -	15	: 4 nets
16    -	19	: 5 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
Iteration  2: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
Iteration  4: Total net bbox = 7.911e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
Iteration  5: Total net bbox = 9.508e+01 (4.09e+01 5.42e+01)
              Est.  stn bbox = 1.284e+02 (5.72e+01 7.12e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
Iteration  6: Total net bbox = 1.390e+02 (5.51e+01 8.40e+01)
              Est.  stn bbox = 1.744e+02 (7.18e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1390.2M
*** cost = 1.390e+02 (5.51e+01 8.40e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:28.6 mem=1390.2M) ***
Total net bbox length = 1.390e+02 (5.506e+01 8.397e+01) (ext = 7.769e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.15 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1393.2MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.15 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.196, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1393.2MB
*** Finished refinePlace (0:00:28.6 mem=1393.2M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1390.2M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1390.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1390.22 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1390.22 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1390.22 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1390.22 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1390.22 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1390.22 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1390.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1390.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.16 (MB), peak = 1292.23 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1390.2M, init mem=1390.2M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1390.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1390.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:52 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1604.03 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.82 (MB), peak = 1292.23 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:53 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1224.33 (MB), peak = 1292.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.61 (MB), peak = 1292.23 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:53 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1226.61 (MB)
#Peak memory = 1292.23 (MB)
#
#
#Start global routing on Fri May  6 19:27:53 2022
#
#
#Start global routing initialization on Fri May  6 19:27:53 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:53 2022
#
#Start routing resource analysis on Fri May  6 19:27:53 2022
#
#Routing resource analysis is done on Fri May  6 19:27:53 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:53 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.77 (MB), peak = 1292.23 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:53 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.77 (MB), peak = 1292.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.90 (MB), peak = 1292.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.90 (MB), peak = 1292.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.69 (MB)
#Total memory = 1229.30 (MB)
#Peak memory = 1292.23 (MB)
#
#Finished global routing on Fri May  6 19:27:53 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.30 (MB), peak = 1292.23 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.35 (MB), peak = 1292.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.04 (MB)
#Total memory = 1229.35 (MB)
#Peak memory = 1292.23 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.44 (MB), peak = 1296.00 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.23 (MB), peak = 1296.00 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.84 (MB), peak = 1296.00 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.20 (MB)
#Total memory = 1232.55 (MB)
#Peak memory = 1296.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.84 (MB), peak = 1296.00 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.21 (MB)
#Total memory = 1232.56 (MB)
#Peak memory = 1296.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.10 (MB)
#Total memory = 1227.90 (MB)
#Peak memory = 1296.00 (MB)
#Number of warnings = 5
#Total number of warnings = 98
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:53 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1222.52 (MB), peak = 1296.00 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top2_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1422.2M).
#% Begin Load floorplan data ... (date=05/06 19:27:55, mem=1223.8M)
*info: reset 20 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.8M, current mem=1223.8M)
#% End Load floorplan data ... (date=05/06 19:27:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1223.8M, current mem=1223.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:27:55 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:27:55 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 9
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 4
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 8
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 20
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 9
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 9
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 6
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 19
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 16
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 4
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 4
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 19
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 12
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 19
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1406.2M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 4 nets
11    -	15	: 1 nets
16    -	19	: 2 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.2M
Iteration  2: Total net bbox = 9.906e+01 (5.75e+01 4.16e+01)
              Est.  stn bbox = 1.356e+02 (7.87e+01 5.69e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.2M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.6M
Iteration  4: Total net bbox = 7.920e+01 (4.13e+01 3.79e+01)
              Est.  stn bbox = 1.107e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.6M
Iteration  5: Total net bbox = 9.575e+01 (4.11e+01 5.47e+01)
              Est.  stn bbox = 1.291e+02 (5.74e+01 7.16e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.6M
Iteration  6: Total net bbox = 1.396e+02 (5.51e+01 8.45e+01)
              Est.  stn bbox = 1.750e+02 (7.19e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.6M
*** cost = 1.396e+02 (5.51e+01 8.45e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:29.6 mem=1407.6M) ***
Total net bbox length = 1.396e+02 (5.510e+01 8.453e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.16 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.7MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.16 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.205, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.7MB
*** Finished refinePlace (0:00:29.6 mem=1410.7M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1407.7M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1407.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1407.66 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1407.66 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1407.66 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1407.66 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1407.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1407.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1407.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1407.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.53 (MB), peak = 1296.00 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1407.7M, init mem=1407.7M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1407.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1407.7M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:27:55 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net inv5/ds is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1600.45 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.30 (MB), peak = 1296.00 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:27:55 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.80 (MB), peak = 1296.00 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.09 (MB), peak = 1296.00 (MB)
#
#Finished routing data preparation on Fri May  6 19:27:55 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1236.09 (MB)
#Peak memory = 1296.00 (MB)
#
#
#Start global routing on Fri May  6 19:27:55 2022
#
#
#Start global routing initialization on Fri May  6 19:27:55 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:27:55 2022
#
#Start routing resource analysis on Fri May  6 19:27:55 2022
#
#Routing resource analysis is done on Fri May  6 19:27:55 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:27:55 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.27 (MB), peak = 1296.00 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:27:55 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.27 (MB), peak = 1296.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.39 (MB), peak = 1296.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.39 (MB), peak = 1296.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.72 (MB)
#Total memory = 1238.80 (MB)
#Peak memory = 1296.00 (MB)
#
#Finished global routing on Fri May  6 19:27:55 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.80 (MB), peak = 1296.00 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.86 (MB), peak = 1296.00 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.07 (MB)
#Total memory = 1238.86 (MB)
#Peak memory = 1296.00 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.81 (MB), peak = 1323.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.08 (MB), peak = 1323.25 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.93 (MB), peak = 1323.25 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.79 (MB)
#Total memory = 1241.65 (MB)
#Peak memory = 1323.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.93 (MB), peak = 1323.25 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.80 (MB)
#Total memory = 1241.65 (MB)
#Peak memory = 1323.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.69 (MB)
#Total memory = 1238.88 (MB)
#Peak memory = 1323.25 (MB)
#Number of warnings = 5
#Total number of warnings = 106
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:27:55 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1235.48 (MB), peak = 1323.25 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top2_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1430.2M).
#% Begin Load floorplan data ... (date=05/06 19:28:02, mem=1236.1M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.1M, current mem=1236.1M)
#% End Load floorplan data ... (date=05/06 19:28:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.1M, current mem=1236.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:28:02 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:28:02 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1414.2M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.2M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:30.5 mem=1422.2M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1425.3MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1425.3MB
*** Finished refinePlace (0:00:30.6 mem=1425.3M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1422.3M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1422.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1422.28 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1422.28 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.28 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1422.28 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1422.28 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1422.28 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1422.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1422.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.29 (MB), peak = 1323.25 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1422.3M, init mem=1422.3M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1422.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1422.3M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:28:02 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1634.07 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.68 (MB), peak = 1323.25 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:28:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.27 (MB), peak = 1323.25 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.55 (MB), peak = 1323.25 (MB)
#
#Finished routing data preparation on Fri May  6 19:28:03 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1245.55 (MB)
#Peak memory = 1323.25 (MB)
#
#
#Start global routing on Fri May  6 19:28:03 2022
#
#
#Start global routing initialization on Fri May  6 19:28:03 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:28:03 2022
#
#Start routing resource analysis on Fri May  6 19:28:03 2022
#
#Routing resource analysis is done on Fri May  6 19:28:03 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:28:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.59 (MB), peak = 1323.25 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:28:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.59 (MB), peak = 1323.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.72 (MB), peak = 1323.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.72 (MB), peak = 1323.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.58 (MB)
#Total memory = 1248.13 (MB)
#Peak memory = 1323.25 (MB)
#
#Finished global routing on Fri May  6 19:28:03 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.13 (MB), peak = 1323.25 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.18 (MB), peak = 1323.25 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.93 (MB)
#Total memory = 1248.18 (MB)
#Peak memory = 1323.25 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.72 (MB), peak = 1326.23 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 1249.44 (MB)
#Peak memory = 1326.23 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.72 (MB), peak = 1326.23 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 1249.44 (MB)
#Peak memory = 1326.23 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.92 (MB)
#Total memory = 1246.67 (MB)
#Peak memory = 1326.23 (MB)
#Number of warnings = 5
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:28:03 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1243.36 (MB), peak = 1326.23 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top3_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1451.8M).
#% Begin Load floorplan data ... (date=05/06 19:28:05, mem=1244.6M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1244.6M, current mem=1244.6M)
#% End Load floorplan data ... (date=05/06 19:28:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1244.6M, current mem=1244.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:28:05 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:28:05 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1435.8M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1435.8M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:31.4 mem=1435.8M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1438.9MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1438.9MB
*** Finished refinePlace (0:00:31.4 mem=1438.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1435.9M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1435.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1435.86 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1435.86 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1435.86 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1435.86 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1435.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1435.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1435.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1435.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.53 (MB), peak = 1326.23 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1435.9M, init mem=1435.9M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1435.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1435.9M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:28:05 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1648.65 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.65 (MB), peak = 1326.23 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:28:05 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.20 (MB), peak = 1326.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.48 (MB), peak = 1326.23 (MB)
#
#Finished routing data preparation on Fri May  6 19:28:05 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.33 (MB)
#Total memory = 1254.48 (MB)
#Peak memory = 1326.23 (MB)
#
#
#Start global routing on Fri May  6 19:28:05 2022
#
#
#Start global routing initialization on Fri May  6 19:28:05 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:28:05 2022
#
#Start routing resource analysis on Fri May  6 19:28:05 2022
#
#Routing resource analysis is done on Fri May  6 19:28:05 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:28:05 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.75 (MB), peak = 1326.23 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:28:05 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.75 (MB), peak = 1326.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.88 (MB), peak = 1326.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.88 (MB), peak = 1326.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.80 (MB)
#Total memory = 1257.28 (MB)
#Peak memory = 1326.23 (MB)
#
#Finished global routing on Fri May  6 19:28:05 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.28 (MB), peak = 1326.23 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.34 (MB), peak = 1326.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.19 (MB)
#Total memory = 1257.34 (MB)
#Peak memory = 1326.23 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.08 (MB), peak = 1331.45 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.46 (MB)
#Total memory = 1258.80 (MB)
#Peak memory = 1331.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.08 (MB), peak = 1331.45 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.46 (MB)
#Total memory = 1258.80 (MB)
#Peak memory = 1331.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.09 (MB)
#Total memory = 1256.02 (MB)
#Peak memory = 1331.45 (MB)
#Number of warnings = 5
#Total number of warnings = 122
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:28:05 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1252.75 (MB), peak = 1331.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top3_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1454.6M).
#% Begin Load floorplan data ... (date=05/06 19:28:07, mem=1254.0M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1254.0M, current mem=1254.0M)
#% End Load floorplan data ... (date=05/06 19:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1254.0M, current mem=1254.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:28:07 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:28:07 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1438.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:32.3 mem=1446.6M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.7MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.7MB
*** Finished refinePlace (0:00:32.3 mem=1449.7M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1446.7M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1446.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1446.67 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1446.67 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1446.67 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1446.67 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1446.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1446.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1446.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.84 (MB), peak = 1331.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1446.7M, init mem=1446.7M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1446.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1446.7M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:28:07 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1657.46 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.93 (MB), peak = 1331.45 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:28:07 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.48 (MB), peak = 1331.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.76 (MB), peak = 1331.45 (MB)
#
#Finished routing data preparation on Fri May  6 19:28:07 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.33 (MB)
#Total memory = 1263.76 (MB)
#Peak memory = 1331.45 (MB)
#
#
#Start global routing on Fri May  6 19:28:07 2022
#
#
#Start global routing initialization on Fri May  6 19:28:07 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:28:07 2022
#
#Start routing resource analysis on Fri May  6 19:28:07 2022
#
#Routing resource analysis is done on Fri May  6 19:28:07 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:28:07 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.00 (MB), peak = 1331.45 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:28:07 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.00 (MB), peak = 1331.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.13 (MB), peak = 1331.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.13 (MB), peak = 1331.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.77 (MB)
#Total memory = 1266.53 (MB)
#Peak memory = 1331.45 (MB)
#
#Finished global routing on Fri May  6 19:28:08 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.53 (MB), peak = 1331.45 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.58 (MB), peak = 1331.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.15 (MB)
#Total memory = 1266.58 (MB)
#Peak memory = 1331.45 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.07 (MB), peak = 1336.21 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.21 (MB)
#Total memory = 1267.79 (MB)
#Peak memory = 1336.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.07 (MB), peak = 1336.21 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.21 (MB)
#Total memory = 1267.79 (MB)
#Peak memory = 1336.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.73 (MB)
#Total memory = 1265.02 (MB)
#Peak memory = 1336.21 (MB)
#Number of warnings = 5
#Total number of warnings = 130
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:28:08 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1262.45 (MB), peak = 1336.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top3_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1467.4M).
#% Begin Load floorplan data ... (date=05/06 19:28:09, mem=1263.1M)
*info: reset 22 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1263.1M, current mem=1263.1M)
#% End Load floorplan data ... (date=05/06 19:28:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1263.1M, current mem=1263.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:28:09 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:28:09 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 4
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 12
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 17
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 19
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 5
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 13
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 15
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 12
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 8
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 19
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 17
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 16
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1459.4M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 1 nets
6     -	10	: 1 nets
11    -	15	: 4 nets
16    -	19	: 5 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration  2: Total net bbox = 9.457e+01 (5.49e+01 3.97e+01)
              Est.  stn bbox = 1.307e+02 (7.59e+01 5.49e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration  4: Total net bbox = 7.911e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration  5: Total net bbox = 9.508e+01 (4.09e+01 5.42e+01)
              Est.  stn bbox = 1.284e+02 (5.72e+01 7.12e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration  6: Total net bbox = 1.390e+02 (5.51e+01 8.40e+01)
              Est.  stn bbox = 1.744e+02 (7.18e+01 1.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
*** cost = 1.390e+02 (5.51e+01 8.40e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:33.2 mem=1459.4M) ***
Total net bbox length = 1.390e+02 (5.506e+01 8.397e+01) (ext = 7.769e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.15 um, max move: 36.23 um 
	Max move on inst (inv5/pfet): (61.20, 37.96) --> (34.37, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1462.4MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.15 um
Max displacement: 36.23 um (Instance: inv5/pfet) (61.196, 37.96) -> (34.37, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1462.4MB
*** Finished refinePlace (0:00:33.2 mem=1462.4M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1459.4M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1459.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1459.44 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1459.44 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1459.44 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1459.44 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1459.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1459.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.849400e+02um, number of vias: 27
[NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.363800e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1459.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1459.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.25 (MB), peak = 1336.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1459.4M, init mem=1459.4M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1459.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1459.4M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:28:10 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out3 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1672.24 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.91 (MB), peak = 1336.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:28:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.61 (MB), peak = 1336.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.89 (MB), peak = 1336.21 (MB)
#
#Finished routing data preparation on Fri May  6 19:28:10 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.35 (MB)
#Total memory = 1272.89 (MB)
#Peak memory = 1336.21 (MB)
#
#
#Start global routing on Fri May  6 19:28:10 2022
#
#
#Start global routing initialization on Fri May  6 19:28:10 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:28:10 2022
#
#Start routing resource analysis on Fri May  6 19:28:10 2022
#
#Routing resource analysis is done on Fri May  6 19:28:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:28:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.11 (MB), peak = 1336.21 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:28:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.11 (MB), peak = 1336.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.24 (MB), peak = 1336.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.24 (MB), peak = 1336.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 256 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 49 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.75 (MB)
#Total memory = 1275.64 (MB)
#Peak memory = 1336.21 (MB)
#
#Finished global routing on Fri May  6 19:28:10 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.64 (MB), peak = 1336.21 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 276 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 135 um.
#Total wire length on LAYER met2 = 77 um.
#Total wire length on LAYER met3 = 54 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 41
#Up-Via Summary (total 41):
#           
#-----------------------
# li1                25
# met1               13
# met2                3
#-----------------------
#                    41 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.68 (MB), peak = 1336.21 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.14 (MB)
#Total memory = 1275.68 (MB)
#Peak memory = 1336.21 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.62 (MB), peak = 1343.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           0        0
#	met1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.64 (MB), peak = 1343.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.27 (MB), peak = 1343.21 (MB)
#Complete Detail Routing.
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.30 (MB)
#Total memory = 1278.98 (MB)
#Peak memory = 1343.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.27 (MB), peak = 1343.21 (MB)
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 283 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 68 um.
#Total wire length on LAYER met2 = 51 um.
#Total wire length on LAYER met3 = 113 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                16
# met1               13
# met2                9
#-----------------------
#                    38 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.30 (MB)
#Total memory = 1278.99 (MB)
#Peak memory = 1343.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.17 (MB)
#Total memory = 1276.21 (MB)
#Peak memory = 1343.21 (MB)
#Number of warnings = 5
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:28:10 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.38 (MB), peak = 1343.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 27 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top3_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp (mem = 1481.9M).
#% Begin Load floorplan data ... (date=05/06 19:28:20, mem=1273.0M)
*info: reset 20 existing net weight
*info: reset 22 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/ringosc/ro.fp.spr (Created by Innovus v20.13-s083_1 on Thu May  5 14:36:49 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1273.0M, current mem=1273.0M)
#% End Load floorplan data ... (date=05/06 19:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1273.0M, current mem=1273.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Fri May  6 19:28:20 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (103960 76160)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Fri May  6 19:28:20 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight en 15
Specifying net weight for [en].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out1 3
Specifying net weight for [out1].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out2 10
Specifying net weight for [out2].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out3 18
Specifying net weight for [out3].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out4 17
Specifying net weight for [out4].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight out5 14
Specifying net weight for [out5].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv1/ds 11
Specifying net weight for [inv1/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv2/ds 17
Specifying net weight for [inv2/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv3/ds 13
Specifying net weight for [inv3/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv4/ds 20
Specifying net weight for [inv4/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight inv5/ds 8
Specifying net weight for [inv5/ds].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 11
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 5
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1473.9M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 2 nets
11    -	15	: 4 nets
16    -	19	: 3 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 8 (80.0%) nets
3		: 1 (10.0%) nets
4     -	14	: 1 (10.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 2 cells.
Average module density = 0.410.
Density for the design = 0.410.
       = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
Pin Density = 0.1613.
            = total # of pins 30 / total area 186.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 3 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
Iteration  2: Total net bbox = 9.620e+01 (5.58e+01 4.04e+01)
              Est.  stn bbox = 1.325e+02 (7.69e+01 5.56e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
Iteration  3: Total net bbox = 6.603e+01 (3.30e+01 3.30e+01)
              Est.  stn bbox = 9.179e+01 (4.55e+01 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
Iteration  4: Total net bbox = 7.912e+01 (4.12e+01 3.79e+01)
              Est.  stn bbox = 1.106e+02 (5.77e+01 5.30e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
Iteration  5: Total net bbox = 1.018e+02 (4.13e+01 6.06e+01)
              Est.  stn bbox = 1.352e+02 (5.76e+01 7.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
Iteration  6: Total net bbox = 1.458e+02 (5.53e+01 9.04e+01)
              Est.  stn bbox = 1.811e+02 (7.21e+01 1.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1473.9M
*** cost = 1.458e+02 (5.53e+01 9.04e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 2 cells.
*** Starting refinePlace (0:00:34.1 mem=1473.9M) ***
Total net bbox length = 1.458e+02 (5.531e+01 9.044e+01) (ext = 7.767e+01)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 10 insts, mean move: 16.90 um, max move: 32.82 um 
	Max move on inst (inv5/pfet): (61.22, 37.96) --> (37.80, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1477.0MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 16.90 um
Max displacement: 32.82 um (Instance: inv5/pfet) (61.223, 37.96) -> (37.8, 28.56)
	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
Total net bbox length = 2.812e+02 (2.062e+02 7.503e+01) (ext = 7.864e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1477.0MB
*** Finished refinePlace (0:00:34.2 mem=1477.0M) ***
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=1474.0M) ***
**Info: (IMPSP-307): Design contains fractional 2 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 71 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 40
[NR-eGR] #PG Blockages       : 71
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.538000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1474.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1474.00 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1474.00 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1474.00 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1474.00 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1474.00 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1474.00 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.871400e+02um, number of vias: 33
[NR-eGR]   met2  (3V) length: 9.661000e+01um, number of vias: 3
[NR-eGR]   met3  (4H) length: 3.427000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.180200e+02um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1474.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1474.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.21 (MB), peak = 1343.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1474.0M, init mem=1474.0M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:30.28%(259/857)
Placement Density (including fixed std cells):30.28%(259/857)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1474.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1474.0M) ***

globalDetailRoute

#Start globalDetailRoute on Fri May  6 19:28:20 2022
#
#Generating timing data, please wait...
#11 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net en is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 23
End delay calculation. (MEM=1683.79 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.55 (MB), peak = 1343.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=22)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4037814.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 2 ports, 10 instances from timing file .timing_file_4037814.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#10 routable nets do not have any wires.
#10 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Fri May  6 19:28:20 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 3.300] has 12 nets.
#Voltage range [0.000 - 0.000] has 10 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.09 (MB), peak = 1343.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.37 (MB), peak = 1343.21 (MB)
#
#Finished routing data preparation on Fri May  6 19:28:20 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.33 (MB)
#Total memory = 1284.37 (MB)
#Peak memory = 1343.21 (MB)
#
#
#Start global routing on Fri May  6 19:28:20 2022
#
#
#Start global routing initialization on Fri May  6 19:28:20 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri May  6 19:28:20 2022
#
#Start routing resource analysis on Fri May  6 19:28:20 2022
#
#Routing resource analysis is done on Fri May  6 19:28:20 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         226           0         165     0.00%
#  met1           H         224           0         165     0.00%
#  met2           V         226           0         165     0.00%
#  met3           H         121           0         165     0.00%
#  met4           V          99          51         165     0.00%
#  --------------------------------------------------------------
#  Total                    896       6.73%         825     0.00%
#
#
#
#
#Global routing data preparation is done on Fri May  6 19:28:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.58 (MB), peak = 1343.21 (MB)
#
#
#Global routing initialization is done on Fri May  6 19:28:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.58 (MB), peak = 1343.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.71 (MB), peak = 1343.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.71 (MB), peak = 1343.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 10.
#Total number of nets in the design = 22.
#
#10 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 249 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 166 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 7 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.75 (MB)
#Total memory = 1287.12 (MB)
#Peak memory = 1343.21 (MB)
#
#Finished global routing on Fri May  6 19:28:20 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.12 (MB), peak = 1343.21 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 270 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 168 um.
#Total wire length on LAYER met2 = 76 um.
#Total wire length on LAYER met3 = 10 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# li1                26
# met1               11
# met2                1
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.17 (MB), peak = 1343.21 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.13 (MB)
#Total memory = 1287.17 (MB)
#Peak memory = 1343.21 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.93 (MB), peak = 1350.39 (MB)
#Complete Detail Routing.
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.48 (MB)
#Total memory = 1288.65 (MB)
#Peak memory = 1350.39 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.93 (MB), peak = 1350.39 (MB)
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 277 um.
#Total half perimeter of net bounding box = 343 um.
#Total wire length on LAYER li1 = 59 um.
#Total wire length on LAYER met1 = 131 um.
#Total wire length on LAYER met2 = 57 um.
#Total wire length on LAYER met3 = 31 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# li1                15
# met1                9
# met2                1
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.48 (MB)
#Total memory = 1288.65 (MB)
#Peak memory = 1350.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 16.24 (MB)
#Total memory = 1285.89 (MB)
#Peak memory = 1350.39 (MB)
#Number of warnings = 5
#Total number of warnings = 146
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri May  6 19:28:21 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1283.29 (MB), peak = 1350.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         34  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 35 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top3_0.lef
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#2 (Current mem = 1481.559M, initial mem = 287.723M) ***
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Message Summary: 601 warning(s), 36 error(s)

--- Ending "Innovus" (totcpu=0:02:45, real=0:12:06, mem=1481.8M) ---
