#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 21 13:45:34 2023
# Process ID: 7604
# Current directory: /home/bharath/Documents/required/projects/AStar-Accelarator
# Command line: vivado ./priority_queue/priority_queue.xpr
# Log file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.log
# Journal file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.jou
# Running On: bharath-Aspire-A715-41G, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 6152 MB
#-----------------------------------------------------------
start_gui
open_project ./priority_queue/priority_queue.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 6443.391 ; gain = 235.180 ; free physical = 110 ; free virtual = 5075
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6748.277 ; gain = 53.836 ; free physical = 314 ; free virtual = 4171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 6748.277 ; gain = 59.207 ; free physical = 314 ; free virtual = 4171
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
WARNING: [Wavedata 42-489] Can't add object "/queue_tb/dut/reg_bank" to the wave window because it has 166083 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
WARNING: [Wavedata 42-489] Can't add object "/queue_tb/dut/reg_bank" to the wave window because it has 166083 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank[2000]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
WARNING: [Wavedata 42-489] Can't add object "/queue_tb/dut/reg_bank" to the wave window because it has 166083 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6780.555 ; gain = 0.000 ; free physical = 440 ; free virtual = 4119
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
WARNING: [Wavedata 42-489] Can't add object "/queue_tb/dut/reg_bank" to the wave window because it has 83083 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
WARNING: [Wavedata 42-489] Can't add object "/queue_tb/dut/reg_bank" to the wave window because it has 83083 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6787.410 ; gain = 6.855 ; free physical = 438 ; free virtual = 4117
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6846.438 ; gain = 3.000 ; free physical = 428 ; free virtual = 4108
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6856.441 ; gain = 10.004 ; free physical = 586 ; free virtual = 4263
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
WARNING: [VRFC 10-1771] potential always loop found [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6890.902 ; gain = 0.000 ; free physical = 3572 ; free virtual = 3770
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6890.902 ; gain = 34.461 ; free physical = 3568 ; free virtual = 3771
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 6890.902 ; gain = 34.461 ; free physical = 3567 ; free virtual = 3771
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 6890.902 ; gain = 0.000 ; free physical = 3515 ; free virtual = 3732
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6890.902 ; gain = 0.000 ; free physical = 3512 ; free virtual = 3732
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 6890.902 ; gain = 0.000 ; free physical = 3511 ; free virtual = 3732
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 6906.910 ; gain = 16.008 ; free physical = 3049 ; free virtual = 3647
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6906.910 ; gain = 0.000 ; free physical = 2878 ; free virtual = 3629
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 83 for port 'din' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
true
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6917.914 ; gain = 11.004 ; free physical = 2828 ; free virtual = 3599
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
WARNING: [VRFC 10-8497] literal value 'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110 truncated to fit in 83 bits [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:36]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
true
true
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6936.922 ; gain = 19.008 ; free physical = 1136 ; free virtual = 3238
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 21 19:19:17 2023...
