<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\disp.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\generic_dpram.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\gowin_pll\gowin_pll.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_acc.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_alu.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_alu_src_sel.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_b_register.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_cache_ram.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_comp.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_cy_select.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_decoder.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_defines.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_divide.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_dptr.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_fpga_top.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_icache.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_indi_addr.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_int.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_memory_interface.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_multiply.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_ports.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_psw.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_ram_256x8_two_bist.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_ram_64x32_dual_bist.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_ram_top.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_rom.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_sfr.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_sp.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_tc.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_tc2.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_timescale.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_top.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_uart.v<br>
C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051_wb_iinterface.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb 21 21:43:38 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>oc8051_fpga_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.341s, Peak memory usage = 1460.754MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.092s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 1460.754MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 1460.754MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.184s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 18s, Peak memory usage = 1460.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.214s, Peak memory usage = 1460.754MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.141s, Peak memory usage = 1460.754MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 19s, Peak memory usage = 1460.754MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>629</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>586</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2397</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>217</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>729</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1451</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>162</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>162</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2566(2404 LUT, 162 ALU) / 138240</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>629 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>629 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>5 / 340</td>
<td>2%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>40.535(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>58.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_m_6_s20/I1</td>
</tr>
<tr>
<td>2.075</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_m_6_s20/F</td>
</tr>
<tr>
<td>2.488</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s2/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s2/F</td>
</tr>
<tr>
<td>3.479</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s/I0</td>
</tr>
<tr>
<td>4.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s/F</td>
</tr>
<tr>
<td>4.470</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s1/I0</td>
</tr>
<tr>
<td>5.049</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s1/F</td>
</tr>
<tr>
<td>5.462</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s0/I3</td>
</tr>
<tr>
<td>5.750</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s0/F</td>
</tr>
<tr>
<td>6.163</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mul_result1_9_s0/B[0]</td>
</tr>
<tr>
<td>9.803</td>
<td>3.640</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mul_result1_9_s0/DOUT[2]</td>
</tr>
<tr>
<td>10.188</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_2_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.595</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_2_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_3_s/CIN</td>
</tr>
<tr>
<td>10.833</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_3_s/COUT</td>
</tr>
<tr>
<td>10.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_4_s/CIN</td>
</tr>
<tr>
<td>10.883</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_4_s/COUT</td>
</tr>
<tr>
<td>10.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_5_s/CIN</td>
</tr>
<tr>
<td>10.933</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_5_s/COUT</td>
</tr>
<tr>
<td>10.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_6_s/CIN</td>
</tr>
<tr>
<td>10.983</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_6_s/COUT</td>
</tr>
<tr>
<td>10.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_7_s/CIN</td>
</tr>
<tr>
<td>11.033</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_7_s/COUT</td>
</tr>
<tr>
<td>11.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_0_s/CIN</td>
</tr>
<tr>
<td>11.083</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_0_s/COUT</td>
</tr>
<tr>
<td>11.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_1_s/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_1_s/SUM</td>
</tr>
<tr>
<td>11.739</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s9/I1</td>
</tr>
<tr>
<td>12.307</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s9/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s5/I3</td>
</tr>
<tr>
<td>13.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s5/F</td>
</tr>
<tr>
<td>13.420</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s2/I1</td>
</tr>
<tr>
<td>13.988</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s2/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s0/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s0/F</td>
</tr>
<tr>
<td>15.380</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s13/I3</td>
</tr>
<tr>
<td>15.669</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s13/F</td>
</tr>
<tr>
<td>16.082</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_acc1/acc_1_s0/I1</td>
</tr>
<tr>
<td>16.649</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_acc1/acc_1_s0/F</td>
</tr>
<tr>
<td>17.062</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s33/I0</td>
</tr>
<tr>
<td>17.640</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s33/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s31/I3</td>
</tr>
<tr>
<td>18.342</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s31/F</td>
</tr>
<tr>
<td>18.754</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s38/I0</td>
</tr>
<tr>
<td>19.333</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s38/F</td>
</tr>
<tr>
<td>19.745</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s34/I0</td>
</tr>
<tr>
<td>19.895</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s34/O</td>
</tr>
<tr>
<td>20.308</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s28/I0</td>
</tr>
<tr>
<td>20.394</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s28/O</td>
</tr>
<tr>
<td>20.807</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s63/I2</td>
</tr>
<tr>
<td>21.314</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s63/F</td>
</tr>
<tr>
<td>21.727</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s32/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s32/F</td>
</tr>
<tr>
<td>22.707</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s11/I0</td>
</tr>
<tr>
<td>23.285</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s11/F</td>
</tr>
<tr>
<td>23.698</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s3/I3</td>
</tr>
<tr>
<td>23.987</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s3/F</td>
</tr>
<tr>
<td>24.399</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s0/I2</td>
</tr>
<tr>
<td>24.907</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s0/F</td>
</tr>
<tr>
<td>25.319</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>83.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>84.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0/CLK</td>
</tr>
<tr>
<td>83.982</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.351, 58.324%; route: 9.873, 40.122%; tC2Q: 0.382, 1.554%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>62.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/I1</td>
</tr>
<tr>
<td>2.075</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/F</td>
</tr>
<tr>
<td>2.488</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/I3</td>
</tr>
<tr>
<td>2.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/F</td>
</tr>
<tr>
<td>3.189</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/I0</td>
</tr>
<tr>
<td>3.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/F</td>
</tr>
<tr>
<td>4.180</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/I0</td>
</tr>
<tr>
<td>4.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/F</td>
</tr>
<tr>
<td>5.172</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/I3</td>
</tr>
<tr>
<td>5.717</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>5.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>6.060</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>6.473</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>7.052</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>7.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>8.043</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>8.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>8.744</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>9.445</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>9.858</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>10.437</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>10.849</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>11.102</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>11.514</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>11.600</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>12.013</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>12.993</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>13.560</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>13.973</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>14.552</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>14.964</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>15.564</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>15.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>15.614</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>15.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>15.664</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>15.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>15.714</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>15.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>15.764</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>16.177</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>16.755</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>17.168</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>17.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>18.088</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>18.655</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>19.068</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>19.357</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>20.058</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>20.470</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/I0</td>
</tr>
<tr>
<td>21.049</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/F</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_8_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>83.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>84.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_8_s1/CLK</td>
</tr>
<tr>
<td>83.735</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.879, 52.431%; route: 9.488, 45.726%; tC2Q: 0.382, 1.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>62.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/I1</td>
</tr>
<tr>
<td>2.075</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/F</td>
</tr>
<tr>
<td>2.488</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/I3</td>
</tr>
<tr>
<td>2.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/F</td>
</tr>
<tr>
<td>3.189</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/I0</td>
</tr>
<tr>
<td>3.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/F</td>
</tr>
<tr>
<td>4.180</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/I0</td>
</tr>
<tr>
<td>4.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/F</td>
</tr>
<tr>
<td>5.172</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/I3</td>
</tr>
<tr>
<td>5.717</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>5.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>6.060</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>6.473</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>7.052</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>7.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>8.043</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>8.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>8.744</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>9.445</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>9.858</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>10.437</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>10.849</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>11.102</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>11.514</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>11.600</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>12.013</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>12.993</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>13.560</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>13.973</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>14.552</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>14.964</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>15.564</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>15.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>15.614</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>15.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>15.664</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>15.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>15.714</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>15.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>15.764</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>16.177</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>16.755</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>17.168</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>17.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>18.088</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>18.655</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>19.068</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>19.357</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>20.058</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>20.470</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/I0</td>
</tr>
<tr>
<td>21.049</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/F</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_9_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>83.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>84.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_9_s1/CLK</td>
</tr>
<tr>
<td>83.735</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_9_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.879, 52.431%; route: 9.488, 45.726%; tC2Q: 0.382, 1.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>62.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/I1</td>
</tr>
<tr>
<td>2.075</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s12/F</td>
</tr>
<tr>
<td>2.488</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/I3</td>
</tr>
<tr>
<td>2.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s6/F</td>
</tr>
<tr>
<td>3.189</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/I0</td>
</tr>
<tr>
<td>3.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_s2/F</td>
</tr>
<tr>
<td>4.180</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/I0</td>
</tr>
<tr>
<td>4.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>oc8051_top_1/oc8051_cy_select1/alu_cy_1_s1/F</td>
</tr>
<tr>
<td>5.172</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/I3</td>
</tr>
<tr>
<td>5.717</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n355_1_s/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>5.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>6.060</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>6.473</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>7.052</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>7.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>8.043</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>8.455</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>8.744</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>9.445</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>9.858</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>10.437</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>10.849</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>11.102</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>11.514</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>11.600</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>12.013</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>12.993</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>13.560</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>13.973</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>14.552</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>14.964</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>15.564</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>15.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>15.614</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>15.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>15.664</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>15.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>15.714</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>15.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>15.764</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>16.177</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>16.755</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>17.168</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>17.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>18.088</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>18.655</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>19.068</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>19.357</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>20.058</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>20.470</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/I0</td>
</tr>
<tr>
<td>21.049</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s3/F</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>83.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>84.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s1/CLK</td>
</tr>
<tr>
<td>83.735</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.879, 52.431%; route: 9.488, 45.726%; tC2Q: 0.382, 1.843%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>62.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_r_6_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_m_6_s20/I1</td>
</tr>
<tr>
<td>2.075</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>oc8051_top_1/oc8051_ram_top1/wr_data_m_6_s20/F</td>
</tr>
<tr>
<td>2.488</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s2/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s2/F</td>
</tr>
<tr>
<td>3.479</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s/I0</td>
</tr>
<tr>
<td>4.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src2_Z_6_s/F</td>
</tr>
<tr>
<td>4.470</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s1/I0</td>
</tr>
<tr>
<td>5.049</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s1/F</td>
</tr>
<tr>
<td>5.462</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s0/I3</td>
</tr>
<tr>
<td>5.750</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n14_s0/F</td>
</tr>
<tr>
<td>6.163</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mul_result1_9_s0/B[0]</td>
</tr>
<tr>
<td>9.803</td>
<td>3.640</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mul_result1_9_s0/DOUT[2]</td>
</tr>
<tr>
<td>10.188</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_2_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.595</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_2_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_3_s/CIN</td>
</tr>
<tr>
<td>10.833</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_3_s/COUT</td>
</tr>
<tr>
<td>10.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_4_s/CIN</td>
</tr>
<tr>
<td>10.883</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_4_s/COUT</td>
</tr>
<tr>
<td>10.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_5_s/CIN</td>
</tr>
<tr>
<td>10.933</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_5_s/COUT</td>
</tr>
<tr>
<td>10.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_6_s/CIN</td>
</tr>
<tr>
<td>10.983</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_6_s/COUT</td>
</tr>
<tr>
<td>10.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_7_s/CIN</td>
</tr>
<tr>
<td>11.033</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc2_7_s/COUT</td>
</tr>
<tr>
<td>11.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_0_s/CIN</td>
</tr>
<tr>
<td>11.083</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_0_s/COUT</td>
</tr>
<tr>
<td>11.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_1_s/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/mulsrc1_1_s/SUM</td>
</tr>
<tr>
<td>11.739</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s9/I1</td>
</tr>
<tr>
<td>12.307</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s9/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s5/I3</td>
</tr>
<tr>
<td>13.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s5/F</td>
</tr>
<tr>
<td>13.420</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s2/I1</td>
</tr>
<tr>
<td>13.988</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s2/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s0/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s0/F</td>
</tr>
<tr>
<td>15.380</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s13/I3</td>
</tr>
<tr>
<td>15.669</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>oc8051_top_1/oc8051_alu1/des_acc_Z_1_s13/F</td>
</tr>
<tr>
<td>16.082</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_acc1/acc_1_s0/I1</td>
</tr>
<tr>
<td>16.649</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_acc1/acc_1_s0/F</td>
</tr>
<tr>
<td>17.062</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s33/I0</td>
</tr>
<tr>
<td>17.640</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s33/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s31/I3</td>
</tr>
<tr>
<td>18.342</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>oc8051_top_1/oc8051_sfr1/n618_s31/F</td>
</tr>
<tr>
<td>18.754</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s11/I1</td>
</tr>
<tr>
<td>19.322</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s11/F</td>
</tr>
<tr>
<td>19.734</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s3/I0</td>
</tr>
<tr>
<td>20.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s3/F</td>
</tr>
<tr>
<td>20.725</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s0/I2</td>
</tr>
<tr>
<td>21.233</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s0/F</td>
</tr>
<tr>
<td>21.645</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>83.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>84.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1/CLK</td>
</tr>
<tr>
<td>83.982</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.740, 60.863%; route: 7.810, 37.310%; tC2Q: 0.382, 1.827%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
