ISim log file
Running: C:\Xilinx\BLDC_Controller\pid_sim_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/BLDC_Controller/pid_sim_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "C:/Xilinx/BLDC_Controller/pid_sim.v" Line 28.  For instance pid_sim/uut/, width 9 of formal port current_vel is not equal to width 8 of actual variable current_vel. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 525521120 ns : File "C:/Xilinx/BLDC_Controller/PID.v" Line 54
