#!/bin/bash

# Configurations
CC="cc"
CFLAGS="-Wall -Wextra -Werror -MMD -Isrc/ -Isrc/_core_"
AR="ar rcs"
NAME="Super-Libft.a"

# RÃ©pertoires
ROOT_DIR="$(dirname "$0")"
SRC_DIR="$ROOT_DIR/src"
BUILD_DIR=".build"
OBJ_DIR="$BUILD_DIR/obj"

# Global variables
ALL_OBJS=""

# GÃ©nÃ¨re makefile.mk pour un module
gen_makefile_mk()
{
	local module_path="$1"
	local module_name="$2"
	local output="$module_path/makefile.mk"
	local includes=$(find "$module_path" -type d -exec printf -- "-I%s " {} \;)

	echo "GÃ©nÃ©ration de $output"

	# Trouve tous les .c dans ce module
	src_files=$(find "$module_path" -name "*.c")

	echo "${module_name}_INCLUDES := $includes" > "$output"
	# Construction des variables Makefile
	echo "${module_name}_SRCS := \\" >> "$output"
	for src in $src_files; do
		echo "    $src \\" >> "$output"
	done

	echo "" >> "$output"
	echo "${module_name}_OBJS := \$(${module_name}_SRCS:%.c=${OBJ_DIR}/%.o)" >> "$output"
	echo "${module_name}_INCLUDES := ${includes}" >> "${output}"
	echo "" >> "${output}"

	ALL_OBJS+=" \$(${module_name}_OBJS)"

	# RÃ¨gle gÃ©nÃ©rique de compilation
	cat >> "$output" << EOF
\$(${module_name}_OBJS): CFLAGS += \$(${module_name}_INCLUDES)

\$(${module_name}_OBJS):
	@mkdir -p \$(dir \$@)
	\$(CC) \$(CFLAGS) -c \$(patsubst \$(OBJDIR)/%.o,%.c,\$@) -o \$@
EOF
}

# GÃ©nÃ¨re le makefile.mk du module _core_ avec un traitement spÃ©cifique
gen_makefile_core() {
	local core_path="$1"
	local module_name="_core_"
	local output="$core_path/makefile.mk"
	local includes=$(find "$core_path" -type d -exec printf -- "-I%s " {} \;)


	echo "GÃ©nÃ©ration spÃ©ciale de $output (CORE)"

	src_files=$(find "$core_path" -name "*.c")

	echo "${module_name}_SRCS := \\" > "$output"
	for src in $src_files; do
		echo "    $src \\" >> "$output"
	done

	echo "" >> "$output"
	echo "${module_name}_OBJS := \$(${module_name}_SRCS:%.c=${OBJ_DIR}/%.o)" >> "$output"
	echo "${module_name}_INCLUDES := ${includes}" >> "${output}"
	echo "" >> "$output"

	# RÃ¨gle avec includes pour tous les sous-dossiers (memory, errorâ€¦)
	ALL_OBJS+=" \$(${module_name}_OBJS)"

	cat >> "$output" << EOF
\$(${module_name}_OBJS): CFLAGS += \$(${module_name}_INCLUDES)

\$(${module_name}_OBJS):
	@mkdir -p \$(dir \$@)
	\$(CC) \$(CFLAGS) -c \$(patsubst \$(OBJDIR)/%.o,%.c,\$@) -o \$@
EOF
}

# GÃ©nÃ¨re tous les makefile.mk
echo "ðŸ”§ GÃ©nÃ©ration des makefile.mk..."
for module_path in "$SRC_DIR"/*; do
	[ -d "$module_path" ] || continue
	module_name=$(basename "$module_path")

	if [ "$module_name" == "_core_" ]; then
		gen_makefile_core "$module_path"
		continue
	else
		gen_makefile_mk "$module_path" "$module_name"
	fi
done

# GÃ©nÃ¨re le Makefile principal
echo "ðŸ”§ GÃ©nÃ©ration du Makefile principal..."
cat > "$ROOT_DIR/Makefile" << EOF
NAME			:= ${NAME}
AR				:= ${AR}
CC				:= ${CC}
CFLAGS			:= ${CFLAGS}
BUILD			:= ${BUILD_DIR}
OBJDIR			:= ${OBJ_DIR}

CORE_MODULES	:= _core_
MODULES			?=
ALL_MODULES		:= \$(CORE_MODULES) \$(MODULES)

MKFILES := \$(wildcard src/_core_/makefile.mk) \$(foreach mod,\$(MODULES),src/\$(mod)/makefile.mk)
# MKFILES			:= \$(foreach mod,\$(ALL_MODULES),src/\$(mod)/makefile.mk)
include			\$(wildcard \$(MKFILES))

OBJECTS			:= ${ALL_OBJS}

.PHONY: all clean fclean re

all: \$(NAME)

\$(NAME): \$(OBJECTS)
	@mkdir -p \$(dir \$(NAME))
	\$(AR) \$(NAME) \$(OBJECTS)

clean:
	rm -f \$(OBJECTS)

fclean: clean
	rm -f \$(NAME)

re: fclean all
EOF

echo "âœ… Fichiers Makefile gÃ©nÃ©rÃ©s avec succÃ¨s."