From: Chanwoo Choi <cw00.choi@samsung.com>
Subject: Re: [PATCH v2 03/19] ARM: dts: Add DMC bus node for Exynos3250
Date: Thu, 10 Dec 2015 11:17:58 +0900
Message-ID: <5668E0D6.7000200@samsung.com>
References: <1449634091-1842-1-git-send-email-cw00.choi@samsung.com>
 <1449634091-1842-4-git-send-email-cw00.choi@samsung.com>
 <5668CADE.8090706@samsung.com> <5668D0B6.1030902@samsung.com>
 <5668D34B.1010602@samsung.com> <5668DCDB.8020609@samsung.com>
 <5668DDBF.2070305@samsung.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-pm-owner@vger.kernel.org>
In-reply-to: <5668DDBF.2070305@samsung.com>
Sender: linux-pm-owner@vger.kernel.org
To: Krzysztof Kozlowski <k.kozlowski@samsung.com>, myungjoo.ham@samsung.com, kgene@kernel.org
Cc: kyungmin.park@samsung.com, robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, linux@arm.linux.org.uk, tjakobi@math.uni-bielefeld.de, linux.amoon@gmail.com, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org

On 2015=EB=85=84 12=EC=9B=94 10=EC=9D=BC 11:04, Krzysztof Kozlowski wro=
te:
> On 10.12.2015 11:00, Chanwoo Choi wrote:
>> On 2015=EB=85=84 12=EC=9B=94 10=EC=9D=BC 10:20, Krzysztof Kozlowski =
wrote:
>>> On 10.12.2015 10:09, Chanwoo Choi wrote:
>>>> On 2015=EB=85=84 12=EC=9B=94 10=EC=9D=BC 09:44, Krzysztof Kozlowsk=
i wrote:
>>>>> On 09.12.2015 13:07, Chanwoo Choi wrote:
>>>>>> This patch adds the DMC (Dynamic Memory Controller) bus node for=
 Exynos3250 SoC.
>>>>>> The DMC is an AMBA AXI-compliant slave to interface external JED=
EC standard
>>>>>> SDRAM devices. The bus includes the OPP tables and the source cl=
ock for DMC
>>>>>> block.
>>>>>>
>>>>>> Following list specifies the detailed relation between the clock=
 and DMC block:
>>>>>> - The source clock of DMC block : div_dmc
>>>>>>
>>>>>> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
>>>>>> ---
>>>>>>  arch/arm/boot/dts/exynos3250.dtsi | 34 ++++++++++++++++++++++++=
++++++++++
>>>>>>  1 file changed, 34 insertions(+)
>>>>>>
>>>>>> diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/d=
ts/exynos3250.dtsi
>>>>>> index 2f30d632f1cc..7214c5e42150 100644
>>>>>> --- a/arch/arm/boot/dts/exynos3250.dtsi
>>>>>> +++ b/arch/arm/boot/dts/exynos3250.dtsi
>>>>>> @@ -687,6 +687,40 @@
>>>>>>  			clock-names =3D "ppmu";
>>>>>>  			status =3D "disabled";
>>>>>>  		};
>>>>>> +
>>>>>> +		bus_dmc: bus_dmc {
>>>>>> +			compatible =3D "samsung,exynos-bus";
>>>>>> +			clocks =3D <&cmu_dmc CLK_DIV_DMC>;
>>>>>> +			clock-names =3D "bus";
>>>>>> +			operating-points-v2 =3D <&bus_dmc_opp_table>;
>>>>>> +			status =3D "disabled";
>>>>>> +		};
>>>>>> +
>>>>>> +		bus_dmc_opp_table: opp_table1 {
>>>>>
>>>>> This is the firsy opp_table, right? So:
>>>>> s/opp_table1/opp_table0/
>>>>
>>>> Right. It is first opp_table in exynos3250.dtsi.
>>>> But, I'm considering the OPP table of CPU freqeuncy as opp_table0.
>>>> So, I have the plan that support the operation-points-v2 for Exyno=
s3250 CPU.
>>>
>>> Ok
>>>
>>>>
>>>>>
>>>>>> +			compatible =3D "operating-points-v2";
>>>>>> +			opp-shared;
>>>>>> +
>>>>>> +			opp00 {
>>>>>> +				opp-hz =3D /bits/ 64 <50000000>;
>>>>>> +				opp-microvolt =3D <800000>;
>>>>>> +			};
>>>>>> +			opp01 {
>>>>>> +				opp-hz =3D /bits/ 64 <100000000>;
>>>>>> +				opp-microvolt =3D <800000>;
>>>>>> +			};
>>>>>> +			opp02 {
>>>>>> +				opp-hz =3D /bits/ 64 <134000000>;
>>>>>> +				opp-microvolt =3D <800000>;
>>>>>
>>>>> Why 134, not 133 MHz?
>>>>
>>>> When I used the 133000000, the source clock is changed to 100Mhz i=
nstead of 133MHz.
>>>> I add following test result on exynos3250-rinato board.
>>>>
>>>> Case1.
>>>> When I use the 134 MHz, the source clock is changed to 133MHz
>>>> : exynos-bus soc:bus_dmc: old_freq(200000000) -> new_freq (1340000=
00) (real: 133333334)
>>>>
>>>> Case2.
>>>> When I use the 133 MHz, the source clock is changed to 100MHz
>>>> : exynos-bus soc:bus_dmc: old_freq(200000000) -> new_freq (1330000=
00) (real: 100000000)
>>>
>>> Now I remember that issue. You could use here directly 133333334 bu=
t
>>> that also would look a little bit weird... so 134 is ok for me. Cou=
ld
>>> just add a comment that desired frequency is actually "133 MHz"?
>>
>> Do you prefer among following example?
>>
>> Example1.
>> 	opp02 {
>> 		/* The desired frequency is 133MHz because
>> 		 * clock change has the dependency on clock driver.
>> 		 * When set rate as 134MHz, the clock driver would
>> 		 * change the 133MHz actually instead of 134MHz.
>> 		 */
>> 		opp-hz =3D /bits/ 64 <134000000>;
>> 		opp-microvolt =3D <800000>;
>> 	};
>>
>> Example2.
>> 	opp02 {
>> 		opp-hz =3D /bits/ 64 <133333334>;
>> 		opp-microvolt =3D <800000>;
>> 	};
>=20
> I would prefer the second one (133333334) but I don't have strong
> feelings about it.

If you ok, I want to maintain the original approach as following:

	opp02 {
		opp-hz =3D /bits/ 64 <134000000>;
		opp-microvolt =3D <800000>;
	};

Best Regards,
Chanwoo Choi

