#! /vol/ece303/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ba57e0 .scope module, "test_find_min" "test_find_min" 2 57;
 .timescale 0 0;
v0x1bca460_0 .var "a", 0 15;
v0x1bca570_0 .var "b", 0 15;
v0x1bca680_0 .var "c", 0 15;
v0x1bca790_0 .var "clk", 0 0;
v0x1bca810_0 .var "d", 0 15;
v0x1bca920_0 .net "m_pipe", 0 15, L_0x1bcb960; 1 drivers
v0x1bca9a0_0 .net "m_single", 0 15, L_0x1bca0e0; 1 drivers
v0x1bcaa20_0 .var "rst", 0 0;
S_0x1bc7ec0 .scope module, "MIN_SINGLE" "find_min_single" 2 63, 2 10, S_0x1ba57e0;
 .timescale 0 0;
L_0x1bca0e0 .functor BUFZ 16, L_0x1bcb120, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1bc9a30_0 .net "a", 0 15, v0x1bca460_0; 1 drivers
v0x1bc9ab0_0 .net "b", 0 15, v0x1bca570_0; 1 drivers
v0x1bc9b30_0 .net "c", 0 15, v0x1bca680_0; 1 drivers
v0x1bc9bb0_0 .net "clk", 0 0, v0x1bca790_0; 1 drivers
v0x1bc9c60_0 .net "d", 0 15, v0x1bca810_0; 1 drivers
v0x1bc9ce0_0 .net "final_result", 0 15, L_0x1bcb120; 1 drivers
v0x1bc9da0_0 .net "input1_a", 0 15, v0x1bc9900_0; 1 drivers
v0x1bc9e70_0 .net "input1_b", 0 15, v0x1bc94c0_0; 1 drivers
v0x1bc9f90_0 .net "input2_a", 0 15, v0x1bc8ff0_0; 1 drivers
v0x1bca060_0 .net "input2_b", 0 15, v0x1bc8b20_0; 1 drivers
v0x1bca140_0 .alias "m", 0 15, v0x1bca9a0_0;
v0x1bca1c0_0 .net "result1", 0 15, L_0x1bcab40; 1 drivers
v0x1bca290_0 .net "result2", 0 15, L_0x1bcada0; 1 drivers
v0x1bca360_0 .net "rst", 0 0, v0x1bcaa20_0; 1 drivers
S_0x1bc95c0 .scope module, "IN_PIPE_REG_A" "PipeReg" 2 16, 3 1, S_0x1bc7ec0;
 .timescale 0 0;
P_0x1bc96b8 .param/l "init" 3 2, +C4<0>;
P_0x1bc96e0 .param/l "width" 3 2, +C4<010000>;
v0x1bc97b0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc9830_0 .alias "in", 0 15, v0x1bc9a30_0;
v0x1bc9900_0 .var "out", 0 15;
v0x1bc9980_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc9200 .scope module, "IN_PIPE_REG_B" "PipeReg" 2 17, 3 1, S_0x1bc7ec0;
 .timescale 0 0;
P_0x1bc6cd8 .param/l "init" 3 2, +C4<0>;
P_0x1bc6d00 .param/l "width" 3 2, +C4<010000>;
v0x1bc9370_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc93f0_0 .alias "in", 0 15, v0x1bc9ab0_0;
v0x1bc94c0_0 .var "out", 0 15;
v0x1bc9540_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc8c20 .scope module, "IN_PIPE_REG_C" "PipeReg" 2 18, 3 1, S_0x1bc7ec0;
 .timescale 0 0;
P_0x1bc8d18 .param/l "init" 3 2, +C4<0>;
P_0x1bc8d40 .param/l "width" 3 2, +C4<010000>;
v0x1bc8e10_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc6a40_0 .alias "in", 0 15, v0x1bc9b30_0;
v0x1bc8ff0_0 .var "out", 0 15;
v0x1bc9070_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc8880 .scope module, "IN_PIPE_REG_D" "PipeReg" 2 19, 3 1, S_0x1bc7ec0;
 .timescale 0 0;
P_0x1bc78a8 .param/l "init" 3 2, +C4<0>;
P_0x1bc78d0 .param/l "width" 3 2, +C4<010000>;
v0x1bc89d0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc8a50_0 .alias "in", 0 15, v0x1bc9c60_0;
v0x1bc8b20_0 .var "out", 0 15;
v0x1bc8ba0_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc8550 .scope module, "COMPARE1_STAGE1" "compare_lt" 2 22, 2 2, S_0x1bc7ec0;
 .timescale 0 0;
v0x1bc8640_0 .net *"_s0", 0 0, L_0x1bcaaa0; 1 drivers
v0x1bc86c0_0 .alias "a", 0 15, v0x1bc9da0_0;
v0x1bc8760_0 .alias "b", 0 15, v0x1bc9e70_0;
v0x1bc8800_0 .alias "result", 0 15, v0x1bca1c0_0;
L_0x1bcaaa0 .cmp/gt 16, v0x1bc94c0_0, v0x1bc9900_0;
L_0x1bcab40 .functor MUXZ 16, v0x1bc94c0_0, v0x1bc9900_0, L_0x1bcaaa0, C4<>;
S_0x1bc8220 .scope module, "COMPARE2_STAGE1" "compare_lt" 2 23, 2 2, S_0x1bc7ec0;
 .timescale 0 0;
v0x1bc8310_0 .net *"_s0", 0 0, L_0x1bcad00; 1 drivers
v0x1bc8390_0 .alias "a", 0 15, v0x1bc9f90_0;
v0x1bc8430_0 .alias "b", 0 15, v0x1bca060_0;
v0x1bc84d0_0 .alias "result", 0 15, v0x1bca290_0;
L_0x1bcad00 .cmp/gt 16, v0x1bc8b20_0, v0x1bc8ff0_0;
L_0x1bcada0 .functor MUXZ 16, v0x1bc8b20_0, v0x1bc8ff0_0, L_0x1bcad00, C4<>;
S_0x1bc7fb0 .scope module, "COMPARE_STAGE2" "compare_lt" 2 26, 2 2, S_0x1bc7ec0;
 .timescale 0 0;
v0x1bc7c10_0 .net *"_s0", 0 0, L_0x1bcaf60; 1 drivers
v0x1bc80a0_0 .alias "a", 0 15, v0x1bca1c0_0;
v0x1bc8120_0 .alias "b", 0 15, v0x1bca290_0;
v0x1bc81a0_0 .alias "result", 0 15, v0x1bc9ce0_0;
L_0x1bcaf60 .cmp/gt 16, L_0x1bcada0, L_0x1bcab40;
L_0x1bcb120 .functor MUXZ 16, L_0x1bcada0, L_0x1bcab40, L_0x1bcaf60, C4<>;
S_0x1b9fbb0 .scope module, "MIN_PIPE" "find_min_pipe" 2 64, 2 31, S_0x1ba57e0;
 .timescale 0 0;
L_0x1bcb960 .functor BUFZ 16, L_0x1bcb780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1bc71d0_0 .alias "a", 0 15, v0x1bc9a30_0;
v0x1bc7280_0 .alias "b", 0 15, v0x1bc9ab0_0;
v0x1bc7330_0 .alias "c", 0 15, v0x1bc9b30_0;
v0x1bc73e0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc7490_0 .alias "d", 0 15, v0x1bc9c60_0;
v0x1bc7540_0 .net "final_result", 0 15, L_0x1bcb780; 1 drivers
v0x1bc7600_0 .net "input1_a", 0 15, v0x1bc7070_0; 1 drivers
v0x1bc7680_0 .net "input1_b", 0 15, v0x1bc6b70_0; 1 drivers
v0x1bc7750_0 .net "input2_a", 0 15, v0x1bc66a0_0; 1 drivers
v0x1bc7820_0 .net "input2_b", 0 15, v0x1bc6210_0; 1 drivers
v0x1bc7900_0 .alias "m", 0 15, v0x1bca920_0;
v0x1bc7980_0 .net "result1", 0 15, L_0x1bcb280; 1 drivers
v0x1bc7ac0_0 .net "result1_reg", 0 15, v0x1bc5620_0; 1 drivers
v0x1bc7b90_0 .net "result2", 0 15, L_0x1bcb500; 1 drivers
v0x1bc7ce0_0 .net "result2_reg", 0 15, v0x1bc5180_0; 1 drivers
v0x1bc7db0_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc6d60 .scope module, "IN_PIPE_REG_A" "PipeReg" 2 38, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc6e58 .param/l "init" 3 2, +C4<0>;
P_0x1bc6e80 .param/l "width" 3 2, +C4<010000>;
v0x1bc6f50_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc6fd0_0 .alias "in", 0 15, v0x1bc9a30_0;
v0x1bc7070_0 .var "out", 0 15;
v0x1bc7120_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc67d0 .scope module, "IN_PIPE_REG_B" "PipeReg" 2 39, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc68c8 .param/l "init" 3 2, +C4<0>;
P_0x1bc68f0 .param/l "width" 3 2, +C4<010000>;
v0x1bc69c0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc6ad0_0 .alias "in", 0 15, v0x1bc9ab0_0;
v0x1bc6b70_0 .var "out", 0 15;
v0x1bc6c20_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc6390 .scope module, "IN_PIPE_REG_C" "PipeReg" 2 40, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc6488 .param/l "init" 3 2, +C4<0>;
P_0x1bc64b0 .param/l "width" 3 2, +C4<010000>;
v0x1bc6580_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc6600_0 .alias "in", 0 15, v0x1bc9b30_0;
v0x1bc66a0_0 .var "out", 0 15;
v0x1bc6720_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc5eb0 .scope module, "IN_PIPE_REG_D" "PipeReg" 2 41, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc5fa8 .param/l "init" 3 2, +C4<0>;
P_0x1bc5fd0 .param/l "width" 3 2, +C4<010000>;
v0x1bc60a0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc6170_0 .alias "in", 0 15, v0x1bc9c60_0;
v0x1bc6210_0 .var "out", 0 15;
v0x1bc6290_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc5b20 .scope module, "COMPARE1_STAGE1" "compare_lt" 2 44, 2 2, S_0x1b9fbb0;
 .timescale 0 0;
v0x1bc5c10_0 .net *"_s0", 0 0, L_0x1bcb1e0; 1 drivers
v0x1bc5c90_0 .alias "a", 0 15, v0x1bc7600_0;
v0x1bc5d30_0 .alias "b", 0 15, v0x1bc7680_0;
v0x1bc5dd0_0 .alias "result", 0 15, v0x1bc7980_0;
L_0x1bcb1e0 .cmp/gt 16, v0x1bc6b70_0, v0x1bc7070_0;
L_0x1bcb280 .functor MUXZ 16, v0x1bc6b70_0, v0x1bc7070_0, L_0x1bcb1e0, C4<>;
S_0x1bc57b0 .scope module, "COMPARE2_STAGE1" "compare_lt" 2 45, 2 2, S_0x1b9fbb0;
 .timescale 0 0;
v0x1bc58a0_0 .net *"_s0", 0 0, L_0x1bcb460; 1 drivers
v0x1bc5920_0 .alias "a", 0 15, v0x1bc7750_0;
v0x1bc59a0_0 .alias "b", 0 15, v0x1bc7820_0;
v0x1bc5a40_0 .alias "result", 0 15, v0x1bc7b90_0;
L_0x1bcb460 .cmp/gt 16, v0x1bc6210_0, v0x1bc66a0_0;
L_0x1bcb500 .functor MUXZ 16, v0x1bc6210_0, v0x1bc66a0_0, L_0x1bcb460, C4<>;
S_0x1bc52e0 .scope module, "PIPEREG1" "PipeReg" 2 47, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc53d8 .param/l "init" 3 2, +C4<0>;
P_0x1bc5400 .param/l "width" 3 2, +C4<010000>;
v0x1bc54f0_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc55a0_0 .alias "in", 0 15, v0x1bc7980_0;
v0x1bc5620_0 .var "out", 0 15;
v0x1bc56d0_0 .alias "rst", 0 0, v0x1bca360_0;
S_0x1bc4da0 .scope module, "PIPEREG2" "PipeReg" 2 48, 3 1, S_0x1b9fbb0;
 .timescale 0 0;
P_0x1bc4e98 .param/l "init" 3 2, +C4<0>;
P_0x1bc4ec0 .param/l "width" 3 2, +C4<010000>;
v0x1bc5020_0 .alias "clk", 0 0, v0x1bc9bb0_0;
v0x1bc50e0_0 .alias "in", 0 15, v0x1bc7b90_0;
v0x1bc5180_0 .var "out", 0 15;
v0x1bc5230_0 .alias "rst", 0 0, v0x1bca360_0;
E_0x1bc4fd0/0 .event negedge, v0x1bc5230_0;
E_0x1bc4fd0/1 .event posedge, v0x1bc5020_0;
E_0x1bc4fd0 .event/or E_0x1bc4fd0/0, E_0x1bc4fd0/1;
S_0x1ba2ec0 .scope module, "COMPARE_STAGE2" "compare_lt" 2 51, 2 2, S_0x1b9fbb0;
 .timescale 0 0;
v0x1b8b980_0 .net *"_s0", 0 0, L_0x1bcb6e0; 1 drivers
v0x1bc4bb0_0 .alias "a", 0 15, v0x1bc7ac0_0;
v0x1bc4c50_0 .alias "b", 0 15, v0x1bc7ce0_0;
v0x1bc4cf0_0 .alias "result", 0 15, v0x1bc7540_0;
L_0x1bcb6e0 .cmp/gt 16, v0x1bc5180_0, v0x1bc5620_0;
L_0x1bcb780 .functor MUXZ 16, v0x1bc5180_0, v0x1bc5620_0, L_0x1bcb6e0, C4<>;
    .scope S_0x1bc95c0;
T_0 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc9980_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc9900_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1bc9830_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc9900_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1bc9200;
T_1 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc9540_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc94c0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1bc93f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc94c0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1bc8c20;
T_2 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc9070_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc8ff0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1bc6a40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc8ff0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1bc8880;
T_3 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc8ba0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc8b20_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1bc8a50_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc8b20_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1bc6d60;
T_4 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc7120_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc7070_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1bc6fd0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc7070_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bc67d0;
T_5 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc6c20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc6b70_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1bc6ad0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc6b70_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1bc6390;
T_6 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc6720_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc66a0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1bc6600_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc66a0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1bc5eb0;
T_7 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc6290_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc6210_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1bc6170_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc6210_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1bc52e0;
T_8 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc56d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc5620_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1bc55a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc5620_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1bc4da0;
T_9 ;
    %wait E_0x1bc4fd0;
    %load/v 8, v0x1bc5230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc5180_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1bc50e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bc5180_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ba57e0;
T_10 ;
    %vpi_call 2 66 "$monitor", $time, " ", "a=%d b=%d c=%d d=%d m_s=%d m_p=%d", v0x1bca460_0, v0x1bca570_0, v0x1bca680_0, v0x1bca810_0, v0x1bca9a0_0, v0x1bca920_0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bcaa20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bcaa20_0, 0, 1;
    %delay 1, 0;
    %movi 8, 1, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca460_0, 0, 8;
    %movi 8, 2, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca570_0, 0, 8;
    %movi 8, 3, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca680_0, 0, 8;
    %movi 8, 4, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca810_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 0;
    %delay 1, 0;
    %movi 8, 45, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca460_0, 0, 8;
    %movi 8, 35, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca570_0, 0, 8;
    %movi 8, 23, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca680_0, 0, 8;
    %movi 8, 100, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca810_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 1;
    %delay 1, 0;
    %set/v v0x1bca790_0, 0, 1;
    %delay 1, 0;
    %movi 8, 100, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca460_0, 0, 8;
    %movi 8, 300, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca570_0, 0, 8;
    %movi 8, 200, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca680_0, 0, 8;
    %movi 8, 400, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1bca810_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1bca790_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "compare.v";
    "pipe_reg.v";
