{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613643131655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613643131655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 15:42:11 2021 " "Processing started: Thu Feb 18 15:42:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613643131655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643131655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDpart3 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDpart3 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643131656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613643131867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613643131868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138763 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-Struct " "Found design unit 1: FourBitAdder-Struct" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138766 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitBCD-Struct " "Found design unit 1: FourBitBCD-Struct" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138767 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitBCD " "Found entity 1: FourBitBCD" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_ADD-Struct " "Found design unit 1: BCD_ADD-Struct" {  } { { "BCD_ADD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD_ADD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138768 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_ADD " "Found entity 1: BCD_ADD" {  } { { "BCD_ADD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD_ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138769 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138769 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Gates.vhdl " "Entity \"MUX\" obtained from \"Gates.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 71 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1613643138771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX-Struct " "Found design unit 2: MUX-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EightBitMUX-Struct " "Found design unit 3: EightBitMUX-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND4digits-Struct " "Found design unit 4: AND4digits-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FourBitInverter-Struct " "Found design unit 5: FourBitInverter-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 INVERTER-Equations " "Found design unit 6: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AND_2-Equations " "Found design unit 7: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NAND_2-Equations " "Found design unit 8: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_2-Equations " "Found design unit 9: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 NOR_2-Equations " "Found design unit 10: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_2-Equations " "Found design unit 11: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XNOR_2-Equations " "Found design unit 12: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 HALF_ADDER-Equations " "Found design unit 13: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "2 EightBitMUX " "Found entity 2: EightBitMUX" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND4digits " "Found entity 3: AND4digits" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "4 FourBitInverter " "Found entity 4: FourBitInverter" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "5 INVERTER " "Found entity 5: INVERTER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND_2 " "Found entity 6: AND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "7 NAND_2 " "Found entity 7: NAND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_2 " "Found entity 8: OR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOR_2 " "Found entity 9: NOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_2 " "Found entity 10: XOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "11 XNOR_2 " "Found entity 11: XNOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""} { "Info" "ISGN_ENTITY_NAME" "12 HALF_ADDER " "Found entity 12: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138773 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Struct " "Found design unit 1: BCD-Struct" {  } { { "BCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138774 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdpart3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdpart3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDpart3-Struct " "Found design unit 1: BCDpart3-Struct" {  } { { "BCDpart3.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138775 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDpart3 " "Found entity 1: BCDpart3" {  } { { "BCDpart3.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613643138775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643138775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613643138805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "S:/EE214_Labs/Lab3/BCDpart3/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613643138807 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "S:/EE214_Labs/Lab3/BCDpart3/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "S:/EE214_Labs/Lab3/BCDpart3/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDpart3 DUT:dut_instance\|BCDpart3:add_instance " "Elaborating entity \"BCDpart3\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "S:/EE214_Labs/Lab3/BCDpart3/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp BCDpart3.vhd(11) " "Verilog HDL or VHDL warning at BCDpart3.vhd(11): object \"temp\" assigned a value but never read" {  } { { "BCDpart3.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613643138809 "|DUT|BCDpart3:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0 " "Elaborating entity \"BCD\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\"" {  } { { "BCDpart3.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|INVERTER:f0 " "Elaborating entity \"INVERTER\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|INVERTER:f0\"" {  } { { "BCD.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|AND_2:f3 " "Elaborating entity \"AND_2\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|AND_2:f3\"" {  } { { "BCD.vhd" "f3" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|OR_2:f4 " "Elaborating entity \"OR_2\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD:f0\|OR_2:f4\"" {  } { { "BCD.vhd" "f4" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4digits DUT:dut_instance\|BCDpart3:add_instance\|AND4digits:f4 " "Elaborating entity \"AND4digits\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|AND4digits:f4\"" {  } { { "BCDpart3.vhd" "f4" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_ADD DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11 " "Elaborating entity \"BCD_ADD\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\"" {  } { { "BCDpart3.vhd" "f11" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitBCD DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0 " "Elaborating entity \"FourBitBCD\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\"" {  } { { "BCD_ADD.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCD_ADD.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 FourBitBCD.vhd(12) " "Verilog HDL or VHDL warning at FourBitBCD.vhd(12): object \"temp1\" assigned a value but never read" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613643138817 "|DUT|BCDpart3:add_instance|BCD_ADD:f11|FourBitBCD:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0 " "Elaborating entity \"FourBitAdder\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\"" {  } { { "FourBitBCD.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0 " "Elaborating entity \"Full_Adder\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\"" {  } { { "FourBitAdder.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCDpart3/FourBitAdder.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|BCD_ADD:f11\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitMUX DUT:dut_instance\|BCDpart3:add_instance\|EightBitMUX:f12 " "Elaborating entity \"EightBitMUX\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|EightBitMUX:f12\"" {  } { { "BCDpart3.vhd" "f12" { Text "S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX DUT:dut_instance\|BCDpart3:add_instance\|EightBitMUX:f12\|MUX:m1 " "Elaborating entity \"MUX\" for hierarchy \"DUT:dut_instance\|BCDpart3:add_instance\|EightBitMUX:f12\|MUX:m1\"" {  } { { "Gates.vhdl" "m1" { Text "S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613643138833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613643139438 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613643139438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613643139438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613643139438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613643139526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 15:42:19 2021 " "Processing ended: Thu Feb 18 15:42:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613643139526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613643139526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613643139526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613643139526 ""}
