============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Thu Jul 11 17:51:21 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  2.818042s wall, 2.515625s user + 0.125000s system = 2.640625s CPU (93.7%)

RUN-1004 : used memory is 511 MB, reserved memory is 466 MB, peak memory is 542 MB
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(78)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(79)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 11 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.514834s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 619 MB, reserved memory is 551 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.950037s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 619 MB, reserved memory is 551 MB, peak memory is 637 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(78)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(79)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
GUI-6001 WARNING: File //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s.bit does not exist!
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.539925s wall, 2.359375s user + 0.031250s system = 2.390625s CPU (36.6%)

RUN-1004 : used memory is 623 MB, reserved memory is 567 MB, peak memory is 639 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.970070s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (36.3%)

RUN-1004 : used memory is 623 MB, reserved memory is 567 MB, peak memory is 639 MB
GUI-1001 : Downloading succeeded!
