{"Source Block": ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@77:87@HdlIdDef", "assign m_sdo_t = s_sdo_t;\nassign s_sdi = m_sdi;\nassign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\nreg [2:0] sdi_d = 'h00;\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    counter <= IDLE_TIMEOUT;\n  end else begin\n"], "Clone Blocks": [["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@76:86", "assign m_sdo = s_sdo;\nassign m_sdo_t = s_sdo_t;\nassign s_sdi = m_sdi;\nassign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\nreg [2:0] sdi_d = 'h00;\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    counter <= IDLE_TIMEOUT;\n"], ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@74:84", "\nassign m_sclk = s_sclk;\nassign m_sdo = s_sdo;\nassign m_sdo_t = s_sdo_t;\nassign s_sdi = m_sdi;\nassign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\nreg [2:0] sdi_d = 'h00;\n\nalways @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[82, "reg [2:0] sdi_d = 'h00;\n"]], "Add": [[82, "  reg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\n"], [82, "  reg [2:0] sdi_d = 'h00;\n"]]}}