Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Nov 22 18:43:58 2019
| Host             : WYC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.891        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.730        |
| Device Static (W)        | 0.161        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        6 |       --- |             --- |
| Slice Logic              |     0.007 |     9383 |       --- |             --- |
|   LUT as Logic           |     0.006 |     4320 |     53200 |            8.12 |
|   CARRY4                 |    <0.001 |      238 |     13300 |            1.79 |
|   Register               |    <0.001 |     3227 |    106400 |            3.03 |
|   LUT as Shift Register  |    <0.001 |       89 |     17400 |            0.51 |
|   LUT as Distributed RAM |    <0.001 |       19 |     17400 |            0.11 |
|   F7/F8 Muxes            |    <0.001 |      177 |     53200 |            0.33 |
|   Others                 |     0.000 |      615 |       --- |             --- |
| Signals                  |     0.018 |     8856 |       --- |             --- |
| Block RAM                |     0.007 |    106.5 |       140 |           76.07 |
| MMCM                     |     0.116 |        1 |         4 |           25.00 |
| DSPs                     |     0.033 |       39 |       220 |           17.73 |
| I/O                      |     0.001 |       19 |       200 |            9.50 |
| PS7                      |     1.532 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.891 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.080 |      0.020 |
| Vccaux    |       1.800 |     0.080 |       0.064 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.001 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.723 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_in                        | clk_in                                                      |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.730 |
|   design_1_i                                                                |     1.728 |
|     axi_gpio_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                       |    <0.001 |
|     bpnn_0                                                                  |     0.064 |
|       inst                                                                  |     0.062 |
|         bpnn_CTRLS_s_axi_U                                                  |     0.002 |
|         bpnn_fpext_32ns_6lbW_U14                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U15                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U16                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U17                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U18                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U19                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U20                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_fpext_32ns_6lbW_U21                                            |    <0.001 |
|           bpnn_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|         bpnn_mac_muladd_1ocq_U30                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U33                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U34                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U37                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U38                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U43                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U47                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1ocq_U48                                            |     0.001 |
|           bpnn_mac_muladd_1ocq_DSP48_5_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U31                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U35                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U36                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U39                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U41                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U42                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U45                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U46                                            |     0.001 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.001 |
|         bpnn_mac_muladd_1pcA_U49                                            |     0.002 |
|           bpnn_mac_muladd_1pcA_DSP48_6_U                                    |     0.002 |
|         bpnn_mac_muladd_1qcK_U32                                            |     0.001 |
|           bpnn_mac_muladd_1qcK_DSP48_7_U                                    |     0.001 |
|         bpnn_mac_muladd_1qcK_U40                                            |     0.001 |
|           bpnn_mac_muladd_1qcK_DSP48_7_U                                    |     0.001 |
|         bpnn_mac_muladd_1qcK_U44                                            |     0.001 |
|           bpnn_mac_muladd_1qcK_DSP48_7_U                                    |     0.001 |
|         bpnn_mac_muladd_2ncg_U29                                            |     0.004 |
|           bpnn_mac_muladd_2ncg_DSP48_4_U                                    |     0.004 |
|         grp_sigmoid_f_fu_1265                                               |     0.017 |
|           bpnn_mul_48s_18nsfYi_U1                                           |     0.004 |
|             bpnn_mul_48s_18nsfYi_MulnS_0_U                                  |     0.004 |
|           poly_coe_V_1_U                                                    |    <0.001 |
|             sigmoid_f_poly_cocud_rom_U                                      |    <0.001 |
|           poly_coe_V_2_U                                                    |    <0.001 |
|             sigmoid_f_poly_codEe_rom_U                                      |    <0.001 |
|           poly_coe_V_3_U                                                    |    <0.001 |
|             sigmoid_f_poly_coeOg_rom_U                                      |    <0.001 |
|         hid1_b_V_U                                                          |    <0.001 |
|           bpnn_hid1_b_V_rom_U                                               |    <0.001 |
|         hid1_out_V_U                                                        |     0.002 |
|           bpnn_hid1_out_V_ram_U                                             |     0.002 |
|         hid1_trans_din_V_U                                                  |     0.002 |
|           bpnn_hid1_trans_djbC_ram_U                                        |     0.002 |
|         iw_V_0_U                                                            |    <0.001 |
|           bpnn_iw_V_0_rom_U                                                 |    <0.001 |
|         iw_V_1_U                                                            |    <0.001 |
|           bpnn_iw_V_1_rom_U                                                 |    <0.001 |
|         iw_V_2_U                                                            |    <0.001 |
|           bpnn_iw_V_2_rom_U                                                 |    <0.001 |
|         iw_V_3_U                                                            |    <0.001 |
|           bpnn_iw_V_3_rom_U                                                 |    <0.001 |
|         iw_V_4_U                                                            |    <0.001 |
|           bpnn_iw_V_4_rom_U                                                 |    <0.001 |
|         iw_V_5_U                                                            |    <0.001 |
|           bpnn_iw_V_5_rom_U                                                 |    <0.001 |
|         iw_V_6_U                                                            |    <0.001 |
|           bpnn_iw_V_6_rom_U                                                 |    <0.001 |
|         out_trans_din_V_U                                                   |     0.001 |
|           bpnn_out_trans_dikbM_ram_U                                        |     0.001 |
|         output_V_U                                                          |    <0.001 |
|           bpnn_output_V_ram_U                                               |    <0.001 |
|             ram_reg_0_15_10_10                                              |    <0.001 |
|             ram_reg_0_15_11_11                                              |    <0.001 |
|             ram_reg_0_15_12_12                                              |    <0.001 |
|             ram_reg_0_15_13_13                                              |    <0.001 |
|             ram_reg_0_15_14_14                                              |    <0.001 |
|             ram_reg_0_15_15_15                                              |    <0.001 |
|             ram_reg_0_15_16_16                                              |    <0.001 |
|             ram_reg_0_15_17_17                                              |    <0.001 |
|             ram_reg_0_15_18_18                                              |    <0.001 |
|             ram_reg_0_15_19_19                                              |    <0.001 |
|             ram_reg_0_15_1_1                                                |    <0.001 |
|             ram_reg_0_15_2_2                                                |    <0.001 |
|             ram_reg_0_15_3_3                                                |    <0.001 |
|             ram_reg_0_15_4_4                                                |    <0.001 |
|             ram_reg_0_15_5_5                                                |    <0.001 |
|             ram_reg_0_15_6_6                                                |    <0.001 |
|             ram_reg_0_15_7_7                                                |    <0.001 |
|             ram_reg_0_15_8_8                                                |    <0.001 |
|             ram_reg_0_15_9_9                                                |    <0.001 |
|         output_b_V_U                                                        |    <0.001 |
|           bpnn_output_b_V_rom_U                                             |    <0.001 |
|     clk_wiz_0                                                               |     0.117 |
|       inst                                                                  |     0.117 |
|     processing_system7_0                                                    |     1.535 |
|       inst                                                                  |     1.535 |
|     ps7_0_axi_periph                                                        |     0.006 |
|       s00_couplers                                                          |     0.005 |
|         auto_pc                                                             |     0.005 |
|           inst                                                              |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.005 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |     0.001 |
|         inst                                                                |     0.001 |
|           gen_sasd.crossbar_sasd_0                                          |     0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|     vga640x480_v1_1_0                                                       |     0.007 |
|       inst                                                                  |     0.007 |
|         vga640x480_v1_0_S00_AXI_inst                                        |     0.007 |
|           vga_drv                                                           |     0.006 |
|             VGA_BRAM                                                        |     0.004 |
|               vga_buffer_i                                                  |     0.004 |
|                 blk_mem_gen_0                                               |     0.004 |
|                   U0                                                        |     0.004 |
|                     inst_blk_mem_gen                                        |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                  |     0.004 |
|                         valid.cstr                                          |     0.004 |
|                           has_mux_b.B                                       |    <0.001 |
|                           ramloop[0].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[10].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[11].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[12].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[13].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[14].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[15].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[16].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[17].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[18].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[19].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[1].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[20].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[21].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[22].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[23].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[24].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[25].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[26].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[27].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[28].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[29].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[2].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[30].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[31].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[32].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[33].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[34].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[35].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[36].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[37].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[38].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[39].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[3].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[40].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[41].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[42].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[43].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[44].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[45].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[46].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[47].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[48].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[49].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[4].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[50].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[51].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[52].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[53].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[54].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[55].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[56].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[57].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[58].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[59].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[5].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[60].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[61].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[62].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[63].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[64].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[65].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[66].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[67].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[68].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[69].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[6].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[70].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[71].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[72].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[73].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[74].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[75].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[76].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[77].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[78].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[79].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[7].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[80].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[81].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[82].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[83].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[84].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[85].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[86].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[87].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[88].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[89].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[8].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[90].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[91].ram.r                                 |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|                           ramloop[9].ram.r                                  |    <0.001 |
|                             prim_init.ram                                   |    <0.001 |
|             my_vga                                                          |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


