Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun  9 17:59:36 2021
| Host         : LAPTOP-7OCFO5ER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sort_timing_summary_routed.rpt -pb sort_timing_summary_routed.pb -rpx sort_timing_summary_routed.rpx -warn_on_violation
| Design       : sort
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.505    -1508.089                    806                 3987        0.082        0.000                      0                 3987        3.750        0.000                       0                  1341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.505    -1508.089                    806                 3987        0.082        0.000                      0                 3987        3.750        0.000                       0                  1341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          806  Failing Endpoints,  Worst Slack       -2.505ns,  Total Violation    -1508.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[3][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 3.263ns (26.695%)  route 8.960ns (73.305%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          1.043    17.525    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.579    15.001    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][14]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.020    cpu/predirctBR/value_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[3][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 3.263ns (26.695%)  route 8.960ns (73.305%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          1.043    17.525    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.579    15.001    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][21]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.020    cpu/predirctBR/value_reg[3][21]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[3][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 3.263ns (26.695%)  route 8.960ns (73.305%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          1.043    17.525    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.579    15.001    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][24]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.020    cpu/predirctBR/value_reg[3][24]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[3][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 3.263ns (26.695%)  route 8.960ns (73.305%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          1.043    17.525    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.579    15.001    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  cpu/predirctBR/value_reg[3][25]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.020    cpu/predirctBR/value_reg[3][25]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.263ns (26.849%)  route 8.890ns (73.151%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.534    16.180    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.304 r  cpu/Regs2/tag[0][26]_i_1/O
                         net (fo=59, routed)          1.151    17.455    cpu/predirctBR/tag_reg[0][0]_0[0]
    SLICE_X76Y119        FDRE                                         r  cpu/predirctBR/value_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.570    14.992    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X76Y119        FDRE                                         r  cpu/predirctBR/value_reg[0][11]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X76Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.047    cpu/predirctBR/value_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.263ns (26.849%)  route 8.890ns (73.151%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.534    16.180    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.304 r  cpu/Regs2/tag[0][26]_i_1/O
                         net (fo=59, routed)          1.151    17.455    cpu/predirctBR/tag_reg[0][0]_0[0]
    SLICE_X76Y119        FDRE                                         r  cpu/predirctBR/value_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.570    14.992    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X76Y119        FDRE                                         r  cpu/predirctBR/value_reg[0][3]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X76Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.047    cpu/predirctBR/value_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 3.263ns (26.953%)  route 8.843ns (73.047%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.534    16.180    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.304 r  cpu/Regs2/tag[0][26]_i_1/O
                         net (fo=59, routed)          1.105    17.409    cpu/predirctBR/tag_reg[0][0]_0[0]
    SLICE_X82Y121        FDRE                                         r  cpu/predirctBR/value_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.582    15.004    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X82Y121        FDRE                                         r  cpu/predirctBR/value_reg[0][4]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.023    cpu/predirctBR/value_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.409    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/value_reg[0][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 3.263ns (26.953%)  route 8.843ns (73.047%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.534    16.180    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.304 r  cpu/Regs2/tag[0][26]_i_1/O
                         net (fo=59, routed)          1.105    17.409    cpu/predirctBR/tag_reg[0][0]_0[0]
    SLICE_X82Y121        FDRE                                         r  cpu/predirctBR/value_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.582    15.004    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X82Y121        FDRE                                         r  cpu/predirctBR/value_reg[0][8]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.023    cpu/predirctBR/value_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.409    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.380ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/tag_reg[3][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 3.263ns (26.977%)  route 8.833ns (73.023%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          0.916    17.398    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X82Y124        FDRE                                         r  cpu/predirctBR/tag_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.577    14.999    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  cpu/predirctBR/tag_reg[3][10]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDRE (Setup_fdre_C_CE)      -0.205    15.018    cpu/predirctBR/tag_reg[3][10]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -2.380    

Slack (VIOLATED) :        -2.380ns  (required time - arrival time)
  Source:                 cpu/Regs2/ra2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/predirctBR/tag_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 3.263ns (26.977%)  route 8.833ns (73.023%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.700     5.302    cpu/Regs2/clk_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  cpu/Regs2/ra2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cpu/Regs2/ra2_reg[1]/Q
                         net (fo=3, routed)           0.939     6.697    cpu/Regs2/ra2[1]
    SLICE_X89Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  cpu/Regs2/bm[31]_i_10/O
                         net (fo=1, routed)           0.151     6.972    cpu/Regs3/bm[31]_i_2_0
    SLICE_X89Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.096 r  cpu/Regs3/bm[31]_i_4/O
                         net (fo=2, routed)           0.810     7.906    cpu/Regs3/p_14_in
    SLICE_X89Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.030 r  cpu/Regs3/bm[31]_i_3/O
                         net (fo=33, routed)          0.799     8.829    cpu/Regs3/b_fwd[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  cpu/Regs3/bm[1]_i_1/O
                         net (fo=2, routed)           0.564     9.518    cpu/Regs2/op2_temp[1]
    SLICE_X87Y128        LUT3 (Prop_lut3_I0_O)        0.124     9.642 r  cpu/Regs2/y[1]_i_4/O
                         net (fo=59, routed)          0.525    10.167    cpu/alu/op2[0]
    SLICE_X83Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.291 r  cpu/alu/y[3]_i_12/O
                         net (fo=1, routed)           0.000    10.291    cpu/Regs2/y_reg[3][1]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.841 r  cpu/Regs2/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    cpu/Regs2/y_reg[3]_i_3_n_0
    SLICE_X83Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  cpu/Regs2/y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.955    cpu/Regs2/y_reg[7]_i_3_n_0
    SLICE_X83Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  cpu/Regs2/y_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.069    cpu/Regs2/y_reg[11]_i_7_n_0
    SLICE_X83Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  cpu/Regs2/y_reg[15]_i_7/O[2]
                         net (fo=1, routed)           0.882    12.190    cpu/Regs2/alu/data0[14]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.302    12.492 r  cpu/Regs2/y[14]_i_3/O
                         net (fo=1, routed)           0.294    12.786    cpu/Regs2/y[14]_i_3_n_0
    SLICE_X84Y139        LUT6 (Prop_lut6_I2_O)        0.124    12.910 r  cpu/Regs2/y[14]_i_1_comp/O
                         net (fo=3, routed)           0.696    13.606    cpu/Regs2/ctrl_reg[0]_0[14]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    13.730 r  cpu/Regs2/tag[7][26]_i_17/O
                         net (fo=1, routed)           0.295    14.025    cpu/Regs2/tag[7][26]_i_17_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I3_O)        0.124    14.149 r  cpu/Regs2/tag[7][26]_i_10_comp/O
                         net (fo=1, routed)           0.908    15.057    cpu/Regs2/tag[7][26]_i_10_n_0
    SLICE_X78Y130        LUT6 (Prop_lut6_I5_O)        0.124    15.181 r  cpu/Regs2/tag[7][26]_i_3/O
                         net (fo=7, routed)           0.341    15.522    cpu/Regs2/tag[7][26]_i_3_n_0
    SLICE_X79Y129        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  cpu/Regs2/tag[7][26]_i_2/O
                         net (fo=45, routed)          0.712    16.358    cpu/Regs2/predirctBR/valid13_out
    SLICE_X79Y126        LUT5 (Prop_lut5_I4_O)        0.124    16.482 r  cpu/Regs2/tag[3][26]_i_1/O
                         net (fo=59, routed)          0.916    17.398    cpu/predirctBR/tag_reg[3][0]_0[0]
    SLICE_X82Y124        FDRE                                         r  cpu/predirctBR/tag_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.577    14.999    cpu/predirctBR/clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  cpu/predirctBR/tag_reg[3][11]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDRE (Setup_fdre_C_CE)      -0.205    15.018    cpu/predirctBR/tag_reg[3][11]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -2.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.596     1.515    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  cpu/Regs3/bm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cpu/Regs3/bm_reg[22]/Q
                         net (fo=4, routed)           0.119     1.775    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/D
    SLICE_X84Y132        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.863     2.029    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/WCLK
    SLICE_X84Y132        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X84Y132        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.693    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.595     1.514    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X87Y117        FDRE                                         r  cpu/Regs3/bm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cpu/Regs3/bm_reg[0]/Q
                         net (fo=6, routed)           0.128     1.783    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
    SLICE_X84Y116        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.865     2.030    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X84Y116        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X84Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.694    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.593     1.512    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X86Y119        FDRE                                         r  cpu/Regs3/bm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  cpu/Regs3/bm_reg[6]/Q
                         net (fo=5, routed)           0.131     1.785    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/D
    SLICE_X84Y118        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.863     2.028    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/WCLK
    SLICE_X84Y118        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y118        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.692    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.590     1.509    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X85Y122        FDRE                                         r  cpu/Regs3/bm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/Regs3/bm_reg[8]/Q
                         net (fo=4, routed)           0.116     1.767    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/D
    SLICE_X84Y121        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.860     2.025    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X84Y121        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.523    
    SLICE_X84Y121        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.667    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.590     1.509    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X81Y132        FDRE                                         r  cpu/Regs3/bm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/Regs3/bm_reg[18]/Q
                         net (fo=4, routed)           0.116     1.767    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X80Y131        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.859     2.024    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X80Y131        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.522    
    SLICE_X80Y131        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.666    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/Regs3/bm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.596     1.515    cpu/Regs3/clk_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  cpu/Regs3/bm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cpu/Regs3/bm_reg[25]/Q
                         net (fo=4, routed)           0.116     1.773    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/D
    SLICE_X84Y133        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.865     2.030    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/WCLK
    SLICE_X84Y133        RAMS64E                                      r  cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y133        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.672    cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/Regs4/rdw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/RF/regfile_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.591     1.510    cpu/Regs4/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  cpu/Regs4/rdw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cpu/Regs4/rdw_reg[3]/Q
                         net (fo=101, routed)         0.224     1.875    cpu/RF/regfile_reg_r1_0_31_0_5/ADDRD3
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.861     2.027    cpu/RF/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X88Y129        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.765    cpu/RF/regfile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/Regs4/rdw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/RF/regfile_reg_r1_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.591     1.510    cpu/Regs4/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  cpu/Regs4/rdw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cpu/Regs4/rdw_reg[3]/Q
                         net (fo=101, routed)         0.224     1.875    cpu/RF/regfile_reg_r1_0_31_0_5/ADDRD3
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.861     2.027    cpu/RF/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X88Y129        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.765    cpu/RF/regfile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/Regs4/rdw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/RF/regfile_reg_r1_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.591     1.510    cpu/Regs4/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  cpu/Regs4/rdw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cpu/Regs4/rdw_reg[3]/Q
                         net (fo=101, routed)         0.224     1.875    cpu/RF/regfile_reg_r1_0_31_0_5/ADDRD3
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.861     2.027    cpu/RF/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X88Y129        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.765    cpu/RF/regfile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/Regs4/rdw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/RF/regfile_reg_r1_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.591     1.510    cpu/Regs4/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  cpu/Regs4/rdw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cpu/Regs4/rdw_reg[3]/Q
                         net (fo=101, routed)         0.224     1.875    cpu/RF/regfile_reg_r1_0_31_0_5/ADDRD3
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.861     2.027    cpu/RF/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X88Y129        RAMD32                                       r  cpu/RF/regfile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X88Y129        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.765    cpu/RF/regfile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X84Y110   RX/curr_state_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y129   cpu/PC_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y131   cpu/PC_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y133   cpu/PC_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y127   cpu/PC_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y133   cpu/PC_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y120   cpu/PC_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y133   cpu/PC_reg[30]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X78Y133   cpu/PC_reg[31]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y121   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y118   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y118   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y118   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y118   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y128   cpu/RF/regfile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y128   cpu/RF/regfile_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y128   cpu/RF/regfile_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y128   cpu/RF/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y128   cpu/RF/regfile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y134   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y134   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y134   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y134   cpu/DM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y124   cpu/RF/regfile_reg_r2_0_31_0_5/RAMC_D1/CLK



