// Seed: 3539476455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_4 = -1;
  assign id_5[1] = 1;
  logic [7:0] id_6;
  assign id_6[""] = id_5[1|-1];
  logic id_7 = id_7, id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_3 = 32'd29
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5
  );
  input wire id_1;
  wire [id_2  ==  id_3 : 1] id_8;
  wire [1 : 1] id_9;
endmodule
