Fitter report for de0_nano_system
Mon Mar 03 16:13:01 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Other Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Fitter Summary                                                                         ;
+------------------------------------+---------------------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 03 16:13:01 2014             ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1.33 SJ Full Version ;
; Revision Name                      ; de0_nano_system                                   ;
; Top-level Entity Name              ; de0_nano_system                                   ;
; Family                             ; Cyclone IV E                                      ;
; Device                             ; EP4CE22F17C6                                      ;
; Timing Models                      ; Final                                             ;
; Total logic elements               ; 4,711 / 22,320 ( 21 % )                           ;
;     Total combinational functions  ; 4,105 / 22,320 ( 18 % )                           ;
;     Dedicated logic registers      ; 2,919 / 22,320 ( 13 % )                           ;
; Total registers                    ; 2988                                              ;
; Total pins                         ; 122 / 154 ( 79 % )                                ;
; Total virtual pins                 ; 0                                                 ;
; Total memory bits                  ; 119,808 / 608,256 ( 20 % )                        ;
; Embedded Multiplier 9-bit elements ; 4 / 132 ( 3 % )                                   ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                    ;
+------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  15.4%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; DRAM_CLK      ; Incomplete set of assignments ;
; DRAM_CKE      ; Incomplete set of assignments ;
; DRAM_CS_N     ; Incomplete set of assignments ;
; DRAM_RAS_N    ; Incomplete set of assignments ;
; DRAM_CAS_N    ; Incomplete set of assignments ;
; DRAM_WE_N     ; Incomplete set of assignments ;
; DRAM_DQM[0]   ; Incomplete set of assignments ;
; DRAM_DQM[1]   ; Incomplete set of assignments ;
; DRAM_ADDR[0]  ; Incomplete set of assignments ;
; DRAM_ADDR[1]  ; Incomplete set of assignments ;
; DRAM_ADDR[2]  ; Incomplete set of assignments ;
; DRAM_ADDR[3]  ; Incomplete set of assignments ;
; DRAM_ADDR[4]  ; Incomplete set of assignments ;
; DRAM_ADDR[5]  ; Incomplete set of assignments ;
; DRAM_ADDR[6]  ; Incomplete set of assignments ;
; DRAM_ADDR[7]  ; Incomplete set of assignments ;
; DRAM_ADDR[8]  ; Incomplete set of assignments ;
; DRAM_ADDR[9]  ; Incomplete set of assignments ;
; DRAM_ADDR[10] ; Incomplete set of assignments ;
; DRAM_ADDR[11] ; Incomplete set of assignments ;
; DRAM_ADDR[12] ; Incomplete set of assignments ;
; DRAM_BA[0]    ; Incomplete set of assignments ;
; DRAM_BA[1]    ; Incomplete set of assignments ;
; LED[0]        ; Incomplete set of assignments ;
; LED[1]        ; Incomplete set of assignments ;
; LED[2]        ; Incomplete set of assignments ;
; LED[3]        ; Incomplete set of assignments ;
; LED[4]        ; Incomplete set of assignments ;
; LED[5]        ; Incomplete set of assignments ;
; LED[6]        ; Incomplete set of assignments ;
; LED[7]        ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; GPIO_0[0]     ; Incomplete set of assignments ;
; GPIO_0[1]     ; Incomplete set of assignments ;
; GPIO_0[2]     ; Incomplete set of assignments ;
; GPIO_0[3]     ; Incomplete set of assignments ;
; GPIO_0[4]     ; Incomplete set of assignments ;
; GPIO_0[5]     ; Incomplete set of assignments ;
; GPIO_0[6]     ; Incomplete set of assignments ;
; GPIO_0[7]     ; Incomplete set of assignments ;
; GPIO_0[8]     ; Incomplete set of assignments ;
; GPIO_0[9]     ; Incomplete set of assignments ;
; GPIO_0[10]    ; Incomplete set of assignments ;
; GPIO_0[11]    ; Incomplete set of assignments ;
; GPIO_0[12]    ; Incomplete set of assignments ;
; GPIO_0[13]    ; Incomplete set of assignments ;
; GPIO_0[14]    ; Incomplete set of assignments ;
; GPIO_0[15]    ; Incomplete set of assignments ;
; GPIO_0[16]    ; Incomplete set of assignments ;
; GPIO_0[17]    ; Incomplete set of assignments ;
; GPIO_0[18]    ; Incomplete set of assignments ;
; GPIO_0[19]    ; Incomplete set of assignments ;
; GPIO_0[20]    ; Incomplete set of assignments ;
; GPIO_0[21]    ; Incomplete set of assignments ;
; GPIO_0[22]    ; Incomplete set of assignments ;
; GPIO_0[23]    ; Incomplete set of assignments ;
; GPIO_0[24]    ; Incomplete set of assignments ;
; GPIO_0[25]    ; Incomplete set of assignments ;
; GPIO_0[26]    ; Incomplete set of assignments ;
; GPIO_0[27]    ; Incomplete set of assignments ;
; GPIO_0[28]    ; Incomplete set of assignments ;
; GPIO_0[29]    ; Incomplete set of assignments ;
; GPIO_0[30]    ; Incomplete set of assignments ;
; GPIO_0[32]    ; Incomplete set of assignments ;
; GPIO_1[1]     ; Incomplete set of assignments ;
; GPIO_1[2]     ; Incomplete set of assignments ;
; GPIO_1[3]     ; Incomplete set of assignments ;
; GPIO_1[4]     ; Incomplete set of assignments ;
; GPIO_1[5]     ; Incomplete set of assignments ;
; GPIO_1[6]     ; Incomplete set of assignments ;
; GPIO_1[7]     ; Incomplete set of assignments ;
; GPIO_1[8]     ; Incomplete set of assignments ;
; GPIO_1[9]     ; Incomplete set of assignments ;
; GPIO_1[10]    ; Incomplete set of assignments ;
; GPIO_1[11]    ; Incomplete set of assignments ;
; GPIO_1[12]    ; Incomplete set of assignments ;
; GPIO_1[13]    ; Incomplete set of assignments ;
; GPIO_1[14]    ; Incomplete set of assignments ;
; GPIO_1[15]    ; Incomplete set of assignments ;
; GPIO_1[16]    ; Incomplete set of assignments ;
; GPIO_1[17]    ; Incomplete set of assignments ;
; GPIO_1[18]    ; Incomplete set of assignments ;
; GPIO_1[19]    ; Incomplete set of assignments ;
; GPIO_1[20]    ; Incomplete set of assignments ;
; GPIO_1[21]    ; Incomplete set of assignments ;
; GPIO_1[22]    ; Incomplete set of assignments ;
; GPIO_1[23]    ; Incomplete set of assignments ;
; GPIO_1[24]    ; Incomplete set of assignments ;
; GPIO_1[25]    ; Incomplete set of assignments ;
; GPIO_1[26]    ; Incomplete set of assignments ;
; GPIO_1[27]    ; Incomplete set of assignments ;
; GPIO_1[28]    ; Incomplete set of assignments ;
; GPIO_1[29]    ; Incomplete set of assignments ;
; GPIO_1[30]    ; Incomplete set of assignments ;
; GPIO_1[32]    ; Incomplete set of assignments ;
; DRAM_DQ[0]    ; Incomplete set of assignments ;
; DRAM_DQ[1]    ; Incomplete set of assignments ;
; DRAM_DQ[2]    ; Incomplete set of assignments ;
; DRAM_DQ[3]    ; Incomplete set of assignments ;
; DRAM_DQ[4]    ; Incomplete set of assignments ;
; DRAM_DQ[5]    ; Incomplete set of assignments ;
; DRAM_DQ[6]    ; Incomplete set of assignments ;
; DRAM_DQ[7]    ; Incomplete set of assignments ;
; DRAM_DQ[8]    ; Incomplete set of assignments ;
; DRAM_DQ[9]    ; Incomplete set of assignments ;
; DRAM_DQ[10]   ; Incomplete set of assignments ;
; DRAM_DQ[11]   ; Incomplete set of assignments ;
; DRAM_DQ[12]   ; Incomplete set of assignments ;
; DRAM_DQ[13]   ; Incomplete set of assignments ;
; DRAM_DQ[14]   ; Incomplete set of assignments ;
; DRAM_DQ[15]   ; Incomplete set of assignments ;
; GPIO_0[31]    ; Incomplete set of assignments ;
; GPIO_0[33]    ; Incomplete set of assignments ;
; GPIO_1[0]     ; Incomplete set of assignments ;
; GPIO_1[31]    ; Incomplete set of assignments ;
; GPIO_1[33]    ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
; KEY[1]        ; Incomplete set of assignments ;
; SW[3]         ; Incomplete set of assignments ;
; SW[2]         ; Incomplete set of assignments ;
; SW[1]         ; Incomplete set of assignments ;
; SW[0]         ; Incomplete set of assignments ;
+---------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                           ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[16]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[17]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[18]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[19]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[20]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[21]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[22]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[23]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[24]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[25]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[26]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[27]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[28]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[29]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[30]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src1[31]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAA            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                                ; DATAB            ;                       ;
; system:inst_cpu|system_cpu:cpu|D_bht_data[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|q_b[0]                                                                                           ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_cpu:cpu|D_bht_data[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|q_b[1]                                                                                           ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[0]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[1]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[2]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[3]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[4]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[5]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[6]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[7]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[8]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[9]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                           ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[10]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                          ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[11]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                          ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_addr[12]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                          ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_bank[0]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_bank[1]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[0]                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[0]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                              ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[0]                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[1]                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[1]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[1]                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[2]                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[2]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[2]                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[3]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                              ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_cmd[3]                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[0]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[0]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[1]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[1]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[2]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[2]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[3]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[3]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[4]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[4]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[5]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[5]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[6]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[6]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[7]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[7]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[8]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[8]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[9]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[9]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                             ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[10]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[10]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[11]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[11]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[12]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[12]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[13]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[13]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[14]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[14]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[15]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst_cpu|system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_data[15]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_dqm[0]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|m_dqm[1]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                            ; I                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe                                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe                                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe                                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                            ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                             ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                           ; Q                ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                            ; OE               ;                       ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                               ;                  ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[0]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[1]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[2]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[3]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[4]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[5]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[6]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[7]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[8]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[9]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                              ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[10]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                             ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[11]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                             ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[12]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                             ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[13]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                             ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[14]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                             ; O                ;                       ;
; system:inst_cpu|system_sdram:sdram|za_data[15]                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                             ; O                ;                       ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; ADC_CS_N         ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SADDR        ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SCLK         ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SDAT         ; PIN_A9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN[0]     ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN[1]     ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN[0]     ; PIN_T9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN[1]     ; PIN_R9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[0]        ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[10]       ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[11]       ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[12]       ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[1]        ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[2]        ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[3]        ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[4]        ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[5]        ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[6]        ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[7]        ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[8]        ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[9]        ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[0]     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[1]     ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[2]     ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                ;              ; G_SENSOR_CS_N    ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                ;              ; G_SENSOR_INT     ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SCLK         ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SDAT         ; PIN_F1        ; QSF Assignment             ;
; Fast Input Register         ; system_sdram   ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7720 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7720 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 7448    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 258     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/gongal/NewRepARCap/MCandWifiTestDE0/output_files/de0_nano_system.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,711 / 22,320 ( 21 % )    ;
;     -- Combinational with no register       ; 1792                       ;
;     -- Register only                        ; 606                        ;
;     -- Combinational with a register        ; 2313                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1980                       ;
;     -- 3 input functions                    ; 1345                       ;
;     -- <=2 input functions                  ; 780                        ;
;     -- Register only                        ; 606                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3722                       ;
;     -- arithmetic mode                      ; 383                        ;
;                                             ;                            ;
; Total registers*                            ; 2,988 / 23,018 ( 13 % )    ;
;     -- Dedicated logic registers            ; 2,919 / 22,320 ( 13 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 342 / 1,395 ( 25 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 122 / 154 ( 79 % )         ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M9Ks                                        ; 24 / 66 ( 36 % )           ;
; Total block memory bits                     ; 119,808 / 608,256 ( 20 % ) ;
; Total block memory implementation bits      ; 221,184 / 608,256 ( 36 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 8 / 20 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 8% / 8% / 8%               ;
; Peak interconnect usage (total/H/V)         ; 40% / 42% / 38%            ;
; Maximum fan-out                             ; 2827                       ;
; Highest non-global fan-out                  ; 742                        ;
; Total fan-out                               ; 26298                      ;
; Average fan-out                             ; 3.30                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 4533 / 22320 ( 20 % ) ; 178 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 1711                  ; 81                    ; 0                              ;
;     -- Register only                         ; 587                   ; 19                    ; 0                              ;
;     -- Combinational with a register         ; 2235                  ; 78                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1909                  ; 71                    ; 0                              ;
;     -- 3 input functions                     ; 1300                  ; 45                    ; 0                              ;
;     -- <=2 input functions                   ; 737                   ; 43                    ; 0                              ;
;     -- Register only                         ; 587                   ; 19                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 3571                  ; 151                   ; 0                              ;
;     -- arithmetic mode                       ; 375                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 2891                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers             ; 2822 / 22320 ( 13 % ) ; 97 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 327 / 1395 ( 23 % )   ; 15 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 122                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 132 ( 3 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 119808                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 221184                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 24 / 66 ( 36 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 3 / 24 ( 12 % )       ; 2 / 24 ( 8 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3199                  ; 140                   ; 1                              ;
;     -- Registered Input Connections          ; 2940                  ; 107                   ; 0                              ;
;     -- Output Connections                    ; 320                   ; 169                   ; 2851                           ;
;     -- Registered Output Connections         ; 4                     ; 129                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 25723                 ; 1021                  ; 2861                           ;
;     -- Registered Connections                ; 12326                 ; 629                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 360                   ; 307                   ; 2852                           ;
;     -- sld_hub:auto_hub                      ; 307                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2852                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 47                    ; 23                    ; 1                              ;
;     -- Output Ports                          ; 38                    ; 40                    ; 4                              ;
;     -- Bidir Ports                           ; 84                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 26                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]    ; M1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]    ; T8    ; 3        ; 27           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]    ; B9    ; 7        ; 25           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]    ; M15   ; 5        ; 53           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe               ; -                   ;
; DRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; -                   ;
; DRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; -                   ;
; DRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; -                   ;
; DRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; -                   ;
; DRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; -                   ;
; DRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; -                   ;
; DRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; -                   ;
; DRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; -                   ;
; DRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; -                   ;
; DRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; -                   ;
; DRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; -                   ;
; DRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; -                   ;
; DRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; -                   ;
; DRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; -                   ;
; DRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; -                   ;
; GPIO_0[0]   ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[10]  ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[11]  ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[12]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[13]  ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[14]  ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[15]  ; C6    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[16]  ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[17]  ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[18]  ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[19]  ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[1]   ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[20]  ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[21]  ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[22]  ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[23]  ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[24]  ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[25]  ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[26]  ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[27]  ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[28]  ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[29]  ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[2]   ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[30]  ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[31]  ; D11   ; 7        ; 51           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[32]  ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[33]  ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[3]   ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[4]   ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[5]   ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[6]   ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[7]   ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[8]   ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_0[9]   ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[0]   ; F13   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[10]  ; P11   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[11]  ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[12]  ; N12   ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[13]  ; P9    ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[14]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[15]  ; N11   ; 4        ; 43           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[16]  ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[17]  ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[18]  ; R16   ; 5        ; 53           ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[19]  ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[1]   ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[20]  ; P15   ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[21]  ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[22]  ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[23]  ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[24]  ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[25]  ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[26]  ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[27]  ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[28]  ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[29]  ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[2]   ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[30]  ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[31]  ; K15   ; 5        ; 53           ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[32]  ; J13   ; 5        ; 53           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[33]  ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[3]   ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[4]   ; R13   ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[5]   ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[6]   ; R12   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[7]   ; T11   ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[8]   ; T10   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
; GPIO_1[9]   ; R11   ; 4        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                   ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; GPIO_1[30]              ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; GPIO_0[29]              ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; LED[0]                  ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; GPIO_0[22]              ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; GPIO_0[24]              ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; GPIO_0[25]              ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; GPIO_0[23]              ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; GPIO_0[16]              ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; GPIO_0[20]              ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; GPIO_0[21]              ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; GPIO_0[14]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; GPIO_0[12]              ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; GPIO_0[11]              ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; GPIO_0[10]              ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; GPIO_0[18]              ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; GPIO_0[17]              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; GPIO_0[8]               ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; GPIO_0[7]               ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; GPIO_0[13]              ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; GPIO_0[6]               ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; GPIO_0[5]               ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; GPIO_0[4]               ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 14 ( 79 % )  ; 2.5V          ; --           ;
; 2        ; 15 / 16 ( 94 % )  ; 2.5V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 18 / 20 ( 90 % )  ; 2.5V          ; --           ;
; 5        ; 17 / 18 ( 94 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 13 ( 15 % )   ; 2.5V          ; --           ;
; 7        ; 17 / 24 ( 71 % )  ; 2.5V          ; --           ;
; 8        ; 22 / 24 ( 92 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_0[2]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_0[3]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_0[6]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_0[8]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_0[11]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_0[14]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; GPIO_0[30]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_0[4]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_0[5]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_0[7]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_0[10]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; GPIO_0[12]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; GPIO_0[29]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; GPIO_0[33]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_0[1]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_0[15]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; GPIO_0[16]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; GPIO_0[24]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; GPIO_0[28]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_0[0]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_0[9]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; GPIO_0[13]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; GPIO_0[19]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; GPIO_0[25]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; GPIO_0[31]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; GPIO_0[32]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; GPIO_0[17]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; GPIO_0[18]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; GPIO_0[20]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; GPIO_0[23]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; GPIO_0[27]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; GPIO_0[26]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; GPIO_0[21]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; GPIO_0[22]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; GPIO_1[0]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; GPIO_1[32]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; GPIO_1[33]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; GPIO_1[30]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; GPIO_1[31]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; GPIO_1[17]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; GPIO_1[29]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; GPIO_1[26]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; GPIO_1[19]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; GPIO_1[16]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; GPIO_1[28]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; GPIO_1[14]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; GPIO_1[15]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; GPIO_1[12]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; GPIO_1[27]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; GPIO_1[24]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; GPIO_1[23]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; GPIO_1[13]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; GPIO_1[10]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; GPIO_1[25]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; GPIO_1[20]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; GPIO_1[21]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; GPIO_1[11]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; GPIO_1[9]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; GPIO_1[6]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; GPIO_1[4]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; GPIO_1[22]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; GPIO_1[18]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; GPIO_1[8]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; GPIO_1[7]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; GPIO_1[5]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; GPIO_1[3]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; GPIO_1[2]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; GPIO_1[1]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; inst_pll_sys|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 500.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 250 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 30.0 MHz                                                                        ;
; Freq max lock                 ; 65.02 MHz                                                                       ;
; M VCO Tap                     ; 6                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 10                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_4                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                        ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 6       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -54 (-1500 ps) ; 9.00 (250 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)       ; 0.90 (250 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even ; --            ; 1       ; 6       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                          ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de0_nano_system                                                                                               ; 4711 (1)    ; 2919 (0)                  ; 69 (69)       ; 119808      ; 24   ; 4            ; 0       ; 2         ; 122  ; 0            ; 1792 (1)     ; 606 (0)           ; 2313 (0)         ; |de0_nano_system                                                                                                                                                                                                                                                                                             ;              ;
;    |heartbeat:inst_heartbeat|                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |de0_nano_system|heartbeat:inst_heartbeat                                                                                                                                                                                                                                                                    ;              ;
;    |pll_sys:inst_pll_sys|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|pll_sys:inst_pll_sys                                                                                                                                                                                                                                                                        ;              ;
;       |altpll:altpll_component|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                                                                                                ;              ;
;          |pll_sys_altpll:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                          ; 178 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 19 (0)            ; 78 (0)           ; |de0_nano_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                            ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 177 (134)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (65)      ; 19 (18)           ; 78 (53)          ; |de0_nano_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                               ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |de0_nano_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                       ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |de0_nano_system|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                     ;              ;
;    |system:inst_cpu|                                                                                           ; 4510 (0)    ; 2800 (0)                  ; 0 (0)         ; 119808      ; 24   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1710 (0)     ; 587 (0)           ; 2213 (0)         ; |de0_nano_system|system:inst_cpu                                                                                                                                                                                                                                                                             ;              ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                              ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:pio_ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:pio_ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                  ;              ;
;       |altera_avalon_sc_fifo:pio_key_left_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:pio_key_left_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                    ;              ;
;       |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ;              ;
;       |altera_avalon_sc_fifo:rs232_wifi_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:rs232_wifi_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 67 (67)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 6 (6)             ; 50 (50)          ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                   ;              ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ;              ;
;       |altera_avalon_sc_fifo:uart_mc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:uart_mc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:uart_wifi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|altera_avalon_sc_fifo:uart_wifi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|              ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                   ;              ;
;       |altera_merlin_slave_agent:pio_key_left_s1_translator_avalon_universal_slave_0_agent|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:pio_key_left_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                         ;              ;
;       |altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                               ;              ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                           ; 18 (10)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (10)      ; 0 (0)             ; 3 (0)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                  ;              ;
;       |altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                        ; 41 (41)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 38 (38)          ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                             ;              ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 21 (21)          ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:pio_ir_emitter_s1_translator|                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 3 (3)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:pio_ir_emitter_s1_translator                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_translator:pio_key_left_s1_translator|                                              ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 3 (3)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:pio_key_left_s1_translator                                                                                                                                                                                                                   ;              ;
;       |altera_merlin_slave_translator:pio_led_s1_translator|                                                   ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 9 (9)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_translator:pio_sw_s1_translator|                                                    ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                                                                                                                                         ;              ;
;       |altera_merlin_slave_translator:rs232_wifi_avalon_rs232_slave_translator|                                ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:rs232_wifi_avalon_rs232_slave_translator                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                             ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 8 (8)             ; 11 (11)          ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                  ;              ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 3 (3)            ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                               ;              ;
;       |altera_merlin_slave_translator:uart_mc_s1_translator|                                                   ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:uart_mc_s1_translator                                                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_translator:uart_wifi_s1_translator|                                                 ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 16 (16)          ; |de0_nano_system|system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator                                                                                                                                                                                                                      ;              ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 40 (40)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 1 (1)             ; 20 (20)          ; |de0_nano_system|system:inst_cpu|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                   ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 14 (14)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |de0_nano_system|system:inst_cpu|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; |de0_nano_system|system:inst_cpu|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 75 (75)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (8)             ; 49 (49)          ; |de0_nano_system|system:inst_cpu|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                   ;              ;
;       |altera_reset_controller:rst_controller|                                                                 ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 1 (0)            ; |de0_nano_system|system:inst_cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                      ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                           ;              ;
;       |system_addr_router:addr_router|                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|system_addr_router:addr_router                                                                                                                                                                                                                                              ;              ;
;       |system_addr_router_001:addr_router_001|                                                                 ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 13 (13)          ; |de0_nano_system|system:inst_cpu|system_addr_router_001:addr_router_001                                                                                                                                                                                                                                      ;              ;
;       |system_cmd_xbar_demux:cmd_xbar_demux|                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                        ;              ;
;       |system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                ;              ;
;       |system_cmd_xbar_mux:cmd_xbar_mux_001|                                                                   ; 52 (48)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (21)      ; 2 (2)             ; 27 (25)          ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                        ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ;              ;
;       |system_cmd_xbar_mux:cmd_xbar_mux|                                                                       ; 57 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (47)      ; 0 (0)             ; 8 (6)            ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_nano_system|system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ;              ;
;       |system_cpu:cpu|                                                                                         ; 2591 (2228) ; 1596 (1408)               ; 0 (0)         ; 116736      ; 20   ; 4            ; 0       ; 2         ; 0    ; 0            ; 967 (823)    ; 401 (346)         ; 1223 (1059)      ; |de0_nano_system|system:inst_cpu|system_cpu:cpu                                                                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:Add17|                                                                                   ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 4 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                            ;              ;
;             |add_sub_qvi:auto_generated|                                                                       ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                 ;              ;
;          |system_cpu_bht_module:system_cpu_bht|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                               ;              ;
;                |altsyncram_fhg1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated                                                                                                                                                                ;              ;
;          |system_cpu_dc_data_module:system_cpu_dc_data|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                       ;              ;
;                |altsyncram_2jf1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated                                                                                                                                                        ;              ;
;          |system_cpu_dc_tag_module:system_cpu_dc_tag|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag                                                                                                                                                                                                                   ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                         ;              ;
;                |altsyncram_d9g1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_d9g1:auto_generated                                                                                                                                                          ;              ;
;          |system_cpu_dc_victim_module:system_cpu_dc_victim|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                   ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                    ;              ;
;          |system_cpu_ic_data_module:system_cpu_ic_data|                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                       ;              ;
;                |altsyncram_sjd1:auto_generated|                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated                                                                                                                                                        ;              ;
;          |system_cpu_ic_tag_module:system_cpu_ic_tag|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag                                                                                                                                                                                                                   ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                         ;              ;
;                |altsyncram_qtg1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qtg1:auto_generated                                                                                                                                                          ;              ;
;          |system_cpu_mult_cell:the_system_cpu_mult_cell|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell                                                                                                                                                                                                                ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                             ;              ;
;                |mult_add_75u2:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated                                                                                                                                                ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                        ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                             ;              ;
;                |mult_add_95u2:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated                                                                                                                                                ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                        ;              ;
;          |system_cpu_nios2_oci:the_system_cpu_nios2_oci|                                                       ; 286 (31)    ; 187 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (3)       ; 55 (0)            ; 160 (28)         ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci                                                                                                                                                                                                                ;              ;
;             |system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|                    ; 145 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 53 (0)            ; 43 (0)           ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper                                                                                                                                  ;              ;
;                |sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy                                                                          ;              ;
;                |system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|                   ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 46 (43)           ; 3 (2)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|                         ; 89 (85)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 7 (3)             ; 40 (40)          ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|                                      ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg                                                                                                                                                    ;              ;
;             |system_cpu_nios2_oci_break:the_system_cpu_nios2_oci_break|                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_break:the_system_cpu_nios2_oci_break                                                                                                                                                      ;              ;
;             |system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|                                        ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug                                                                                                                                                      ;              ;
;             |system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|                                              ; 55 (55)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 43 (43)          ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem                                                                                                                                                            ;              ;
;                |system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_jt72:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated          ;              ;
;          |system_cpu_register_bank_a_module:system_cpu_register_bank_a|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;              ;
;                |altsyncram_fvf1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated                                                                                                                                        ;              ;
;          |system_cpu_register_bank_b_module:system_cpu_register_bank_b|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;              ;
;                |altsyncram_gvf1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated                                                                                                                                        ;              ;
;          |system_cpu_test_bench:the_system_cpu_test_bench|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_cpu:cpu|system_cpu_test_bench:the_system_cpu_test_bench                                                                                                                                                                                                              ;              ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                         ; 163 (42)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (21)      ; 22 (5)            ; 90 (16)          ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                              ;              ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                              ; 70 (70)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 17 (17)           ; 34 (34)          ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                       ;              ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                  ;              ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ;              ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                  ;              ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ;              ;
;       |system_pio_ir_emitter:pio_ir_emitter|                                                                   ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |de0_nano_system|system:inst_cpu|system_pio_ir_emitter:pio_ir_emitter                                                                                                                                                                                                                                        ;              ;
;       |system_pio_key_left:pio_key_left|                                                                       ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 3 (3)            ; |de0_nano_system|system:inst_cpu|system_pio_key_left:pio_key_left                                                                                                                                                                                                                                            ;              ;
;       |system_pio_led:pio_led|                                                                                 ; 18 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; |de0_nano_system|system:inst_cpu|system_pio_led:pio_led                                                                                                                                                                                                                                                      ;              ;
;       |system_pio_sw:pio_sw|                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_system|system:inst_cpu|system_pio_sw:pio_sw                                                                                                                                                                                                                                                        ;              ;
;       |system_rs232_wifi:rs232_wifi|                                                                           ; 248 (37)    ; 176 (33)                  ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (4)       ; 4 (3)             ; 172 (30)         ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi                                                                                                                                                                                                                                                ;              ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                               ; 106 (22)    ; 71 (18)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (4)       ; 0 (0)             ; 71 (18)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                          ;              ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                       ; 32 (32)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 20 (20)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                               ;              ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                        ;              ;
;                |scfifo:Sync_FIFO|                                                                              ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                       ;              ;
;                   |scfifo_a341:auto_generated|                                                                 ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                            ;              ;
;                      |a_dpfifo_tq31:dpfifo|                                                                    ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                       ;              ;
;                         |altsyncram_je81:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram                                                               ;              ;
;                         |cntr_0ab:wr_ptr|                                                                      ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                       ;              ;
;                         |cntr_ca7:usedw_counter|                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                ;              ;
;                         |cntr_v9b:rd_ptr_msb|                                                                  ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                   ;              ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                 ; 105 (23)    ; 72 (19)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (4)       ; 1 (0)             ; 71 (19)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                            ;              ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                      ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                ;              ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                               ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 1 (0)             ; 32 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                         ;              ;
;                |scfifo:Sync_FIFO|                                                                              ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 1 (0)             ; 32 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                        ;              ;
;                   |scfifo_a341:auto_generated|                                                                 ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 1 (0)             ; 32 (0)           ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                             ;              ;
;                      |a_dpfifo_tq31:dpfifo|                                                                    ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 1 (1)             ; 32 (12)          ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                        ;              ;
;                         |altsyncram_je81:FIFOram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram                                                                ;              ;
;                         |cntr_0ab:wr_ptr|                                                                      ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                        ;              ;
;                         |cntr_ca7:usedw_counter|                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                 ;              ;
;                         |cntr_v9b:rd_ptr_msb|                                                                  ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |de0_nano_system|system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                    ;              ;
;       |system_rsp_xbar_demux:rsp_xbar_demux_001|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                    ;              ;
;       |system_rsp_xbar_demux:rsp_xbar_demux|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                        ;              ;
;       |system_rsp_xbar_mux:rsp_xbar_mux|                                                                       ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |de0_nano_system|system:inst_cpu|system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                            ;              ;
;       |system_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                               ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 73 (73)          ; |de0_nano_system|system:inst_cpu|system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                    ;              ;
;       |system_sdram:sdram|                                                                                     ; 342 (230)   ; 210 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (108)    ; 53 (10)           ; 157 (112)        ; |de0_nano_system|system:inst_cpu|system_sdram:sdram                                                                                                                                                                                                                                                          ;              ;
;          |system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|                                 ; 114 (114)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 43 (43)           ; 47 (47)          ; |de0_nano_system|system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module                                                                                                                                                                                      ;              ;
;       |system_sys_clk_timer:sys_clk_timer|                                                                     ; 158 (158)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 26 (26)           ; 94 (94)          ; |de0_nano_system|system:inst_cpu|system_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                          ;              ;
;       |system_uart_mc:uart_mc|                                                                                 ; 150 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 16 (0)            ; 86 (0)           ; |de0_nano_system|system:inst_cpu|system_uart_mc:uart_mc                                                                                                                                                                                                                                                      ;              ;
;          |system_uart_mc_regs:the_system_uart_mc_regs|                                                         ; 43 (43)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 10 (10)           ; 26 (26)          ; |de0_nano_system|system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_regs:the_system_uart_mc_regs                                                                                                                                                                                                          ;              ;
;          |system_uart_mc_rx:the_system_uart_mc_rx|                                                             ; 69 (67)     ; 42 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 5 (3)             ; 37 (37)          ; |de0_nano_system|system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx                                                                                                                                                                                                              ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_system|system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |system_uart_mc_tx:the_system_uart_mc_tx|                                                             ; 45 (45)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 30 (30)          ; |de0_nano_system|system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx                                                                                                                                                                                                              ;              ;
;       |system_uart_wifi:uart_wifi|                                                                             ; 185 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 24 (0)            ; 102 (0)          ; |de0_nano_system|system:inst_cpu|system_uart_wifi:uart_wifi                                                                                                                                                                                                                                                  ;              ;
;          |system_uart_wifi_regs:the_system_uart_wifi_regs|                                                     ; 75 (75)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 20 (20)           ; 39 (39)          ; |de0_nano_system|system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs                                                                                                                                                                                                  ;              ;
;          |system_uart_wifi_rx:the_system_uart_wifi_rx|                                                         ; 74 (72)     ; 44 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 3 (2)             ; 41 (40)          ; |de0_nano_system|system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx                                                                                                                                                                                                      ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano_system|system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ;              ;
;          |system_uart_wifi_tx:the_system_uart_wifi_tx|                                                         ; 44 (44)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 30 (30)          ; |de0_nano_system|system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx                                                                                                                                                                                                      ;              ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; LED[0]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[0]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[1]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[2]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[3]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[4]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[5]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[6]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[7]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[8]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[9]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[10]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[11]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[12]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[13]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[14]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[15]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[16]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[17]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[18]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[19]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[20]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[21]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[22]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[23]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[24]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[25]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[26]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[27]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[28]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[29]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[30]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[32]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[1]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[2]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[3]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[4]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[5]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[6]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[7]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[8]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[9]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[10]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[11]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[12]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[13]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[14]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[15]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[16]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[17]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[18]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[19]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[20]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[21]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[22]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[23]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[24]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[25]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[26]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[27]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[28]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[29]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[30]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[32]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; GPIO_0[31]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0[33]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[0]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_1[31]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_1[33]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                           ;                   ;         ;
; GPIO_0[0]                                                                                                                                        ;                   ;         ;
; GPIO_0[1]                                                                                                                                        ;                   ;         ;
; GPIO_0[2]                                                                                                                                        ;                   ;         ;
; GPIO_0[3]                                                                                                                                        ;                   ;         ;
; GPIO_0[4]                                                                                                                                        ;                   ;         ;
; GPIO_0[5]                                                                                                                                        ;                   ;         ;
; GPIO_0[6]                                                                                                                                        ;                   ;         ;
; GPIO_0[7]                                                                                                                                        ;                   ;         ;
; GPIO_0[8]                                                                                                                                        ;                   ;         ;
; GPIO_0[9]                                                                                                                                        ;                   ;         ;
; GPIO_0[10]                                                                                                                                       ;                   ;         ;
; GPIO_0[11]                                                                                                                                       ;                   ;         ;
; GPIO_0[12]                                                                                                                                       ;                   ;         ;
; GPIO_0[13]                                                                                                                                       ;                   ;         ;
; GPIO_0[14]                                                                                                                                       ;                   ;         ;
; GPIO_0[15]                                                                                                                                       ;                   ;         ;
; GPIO_0[16]                                                                                                                                       ;                   ;         ;
; GPIO_0[17]                                                                                                                                       ;                   ;         ;
; GPIO_0[18]                                                                                                                                       ;                   ;         ;
; GPIO_0[19]                                                                                                                                       ;                   ;         ;
; GPIO_0[20]                                                                                                                                       ;                   ;         ;
; GPIO_0[21]                                                                                                                                       ;                   ;         ;
; GPIO_0[22]                                                                                                                                       ;                   ;         ;
; GPIO_0[23]                                                                                                                                       ;                   ;         ;
; GPIO_0[24]                                                                                                                                       ;                   ;         ;
; GPIO_0[25]                                                                                                                                       ;                   ;         ;
; GPIO_0[26]                                                                                                                                       ;                   ;         ;
; GPIO_0[27]                                                                                                                                       ;                   ;         ;
; GPIO_0[28]                                                                                                                                       ;                   ;         ;
; GPIO_0[29]                                                                                                                                       ;                   ;         ;
; GPIO_0[30]                                                                                                                                       ;                   ;         ;
; GPIO_0[32]                                                                                                                                       ;                   ;         ;
; GPIO_1[1]                                                                                                                                        ;                   ;         ;
; GPIO_1[2]                                                                                                                                        ;                   ;         ;
; GPIO_1[3]                                                                                                                                        ;                   ;         ;
; GPIO_1[4]                                                                                                                                        ;                   ;         ;
; GPIO_1[5]                                                                                                                                        ;                   ;         ;
; GPIO_1[6]                                                                                                                                        ;                   ;         ;
; GPIO_1[7]                                                                                                                                        ;                   ;         ;
; GPIO_1[8]                                                                                                                                        ;                   ;         ;
; GPIO_1[9]                                                                                                                                        ;                   ;         ;
; GPIO_1[10]                                                                                                                                       ;                   ;         ;
; GPIO_1[11]                                                                                                                                       ;                   ;         ;
; GPIO_1[12]                                                                                                                                       ;                   ;         ;
; GPIO_1[13]                                                                                                                                       ;                   ;         ;
; GPIO_1[14]                                                                                                                                       ;                   ;         ;
; GPIO_1[15]                                                                                                                                       ;                   ;         ;
; GPIO_1[16]                                                                                                                                       ;                   ;         ;
; GPIO_1[17]                                                                                                                                       ;                   ;         ;
; GPIO_1[18]                                                                                                                                       ;                   ;         ;
; GPIO_1[19]                                                                                                                                       ;                   ;         ;
; GPIO_1[20]                                                                                                                                       ;                   ;         ;
; GPIO_1[21]                                                                                                                                       ;                   ;         ;
; GPIO_1[22]                                                                                                                                       ;                   ;         ;
; GPIO_1[23]                                                                                                                                       ;                   ;         ;
; GPIO_1[24]                                                                                                                                       ;                   ;         ;
; GPIO_1[25]                                                                                                                                       ;                   ;         ;
; GPIO_1[26]                                                                                                                                       ;                   ;         ;
; GPIO_1[27]                                                                                                                                       ;                   ;         ;
; GPIO_1[28]                                                                                                                                       ;                   ;         ;
; GPIO_1[29]                                                                                                                                       ;                   ;         ;
; GPIO_1[30]                                                                                                                                       ;                   ;         ;
; GPIO_1[32]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                      ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                      ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                      ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                      ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                      ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                      ;                   ;         ;
; GPIO_0[31]                                                                                                                                       ;                   ;         ;
;      - system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg~9                    ; 0                 ; 6       ;
;      - system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                       ; 0                 ; 6       ;
; GPIO_0[33]                                                                                                                                       ;                   ;         ;
; GPIO_1[0]                                                                                                                                        ;                   ;         ;
; GPIO_1[31]                                                                                                                                       ;                   ;         ;
;      - system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; 1                 ; 6       ;
; GPIO_1[33]                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                         ;                   ;         ;
; KEY[1]                                                                                                                                           ;                   ;         ;
; SW[3]                                                                                                                                            ;                   ;         ;
; SW[2]                                                                                                                                            ;                   ;         ;
; SW[1]                                                                                                                                            ;                   ;         ;
; SW[0]                                                                                                                                            ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                            ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                        ; PIN_R8                ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 183     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                     ; PLL_4                 ; 2811    ; Clock                                              ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                     ; PLL_4                 ; 22      ; Clock                                              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                           ; FF_X12_Y16_N23        ; 70      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                ; LCCOMB_X9_Y16_N4      ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                  ; LCCOMB_X9_Y16_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                ; LCCOMB_X9_Y16_N6      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                   ; LCCOMB_X10_Y15_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                  ; LCCOMB_X10_Y15_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                   ; LCCOMB_X10_Y16_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                  ; LCCOMB_X11_Y16_N12    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                     ; LCCOMB_X11_Y15_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                              ; LCCOMB_X11_Y18_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                              ; LCCOMB_X9_Y16_N18     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                        ; LCCOMB_X12_Y16_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                            ; LCCOMB_X10_Y16_N16    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                            ; LCCOMB_X10_Y16_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                                                                                                             ; LCCOMB_X11_Y18_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                        ; LCCOMB_X10_Y18_N28    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                        ; LCCOMB_X11_Y18_N10    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; FF_X12_Y16_N17        ; 12      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                               ; FF_X12_Y16_N19        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; FF_X12_Y16_N29        ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; FF_X11_Y18_N9         ; 46      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; FF_X11_Y18_N25        ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                         ; LCCOMB_X12_Y16_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; FF_X12_Y18_N17        ; 31      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                    ; LCCOMB_X25_Y11_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                     ; LCCOMB_X11_Y13_N0     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                     ; LCCOMB_X12_Y13_N10    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                     ; LCCOMB_X12_Y13_N14    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                     ; LCCOMB_X12_Y13_N0     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                     ; LCCOMB_X11_Y13_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                     ; LCCOMB_X12_Y12_N26    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                     ; LCCOMB_X11_Y11_N10    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                ; LCCOMB_X12_Y12_N16    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                             ; LCCOMB_X10_Y13_N30    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                           ; LCCOMB_X12_Y12_N20    ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                      ; FF_X20_Y11_N29        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]~9                                                                                                                                                                           ; LCCOMB_X21_Y15_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|save_dest_id~0                                                                                                                                                                                        ; LCCOMB_X20_Y15_N30    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~8                                                                                                                                                                               ; LCCOMB_X24_Y12_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                            ; LCCOMB_X28_Y11_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|byteen_reg[1]~0                                                                                                                                                                                       ; LCCOMB_X14_Y11_N20    ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                               ; FF_X14_Y9_N17         ; 76      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                       ; FF_X24_Y32_N5         ; 162     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                       ; FF_X24_Y32_N5         ; 2347    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system:inst_cpu|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                           ; LCCOMB_X27_Y1_N28     ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                         ; LCCOMB_X15_Y9_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                             ; LCCOMB_X14_Y9_N14     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                             ; LCCOMB_X24_Y11_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                   ; LCCOMB_X15_Y10_N22    ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|update_grant~2                                                                                                                                                                                                 ; LCCOMB_X24_Y11_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                            ; LCCOMB_X23_Y17_N20    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                            ; LCCOMB_X27_Y15_N16    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                            ; LCCOMB_X27_Y15_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_en                                                                                                                                                                                                                       ; LCCOMB_X21_Y18_N16    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                      ; LCCOMB_X20_Y15_N0     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                          ; LCCOMB_X23_Y18_N22    ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                            ; LCCOMB_X23_Y18_N0     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                       ; FF_X27_Y14_N11        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                              ; FF_X26_Y14_N17        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                             ; LCCOMB_X26_Y13_N8     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                            ; FF_X28_Y19_N27        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                   ; FF_X28_Y16_N9         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                   ; FF_X35_Y16_N29        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                          ; LCCOMB_X28_Y15_N12    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_stall~0                                                                                                                                                                                                                        ; LCCOMB_X27_Y17_N8     ; 742     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                              ; FF_X30_Y14_N7         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|Add8~5                                                                                                                                                                                                                           ; LCCOMB_X39_Y18_N20    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                           ; FF_X32_Y14_N1         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                             ; LCCOMB_X30_Y10_N22    ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                     ; LCCOMB_X30_Y13_N18    ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|E_iw[0]                                                                                                                                                                                                                          ; FF_X32_Y17_N29        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|E_iw[4]                                                                                                                                                                                                                          ; FF_X32_Y17_N13        ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|F_stall                                                                                                                                                                                                                          ; LCCOMB_X31_Y13_N10    ; 175     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                           ; LCCOMB_X31_Y16_N14    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                     ; LCCOMB_X31_Y16_N8     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                ; FF_X30_Y13_N1         ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                     ; FF_X31_Y16_N1         ; 53      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                      ; FF_X39_Y18_N25        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|always142~0                                                                                                                                                                                                                      ; LCCOMB_X27_Y17_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                      ; LCCOMB_X23_Y17_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|d_writedata[25]~33                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N8     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                               ; LCCOMB_X26_Y15_N14    ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                ; LCCOMB_X29_Y14_N26    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                               ; FF_X25_Y14_N13        ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                           ; LCCOMB_X27_Y11_N20    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                           ; LCCOMB_X30_Y10_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                            ; LCCOMB_X29_Y10_N22    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                      ; LCCOMB_X29_Y13_N12    ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[7]~6                                                                                                                                                                                                            ; LCCOMB_X29_Y13_N4     ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                      ; LCCOMB_X30_Y10_N8     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~0                                                                                                             ; LCCOMB_X31_Y13_N20    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|virtual_state_sdr~0                          ; LCCOMB_X17_Y11_N30    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|virtual_state_uir~0                          ; LCCOMB_X17_Y11_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X17_Y11_N7         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X20_Y8_N16     ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X23_Y11_N10    ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X23_Y11_N18    ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X23_Y11_N24    ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X17_Y11_N25        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]~21                      ; LCCOMB_X19_Y10_N24    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37]~28                      ; LCCOMB_X18_Y11_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]~13                       ; LCCOMB_X17_Y11_N20    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X19_Y11_N0     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                  ; LCCOMB_X20_Y8_N10     ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[24]~22                                                                                                                 ; LCCOMB_X20_Y8_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonWr                                                                                                                          ; FF_X23_Y11_N5         ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|comb~1                                                                                                                         ; LCCOMB_X19_Y11_N28    ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                   ; LCCOMB_X23_Y20_N0     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                             ; LCCOMB_X14_Y20_N0     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                           ; LCCOMB_X14_Y20_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                   ; LCCOMB_X17_Y20_N18    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                        ; LCCOMB_X18_Y14_N22    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                          ; FF_X18_Y18_N17        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                         ; LCCOMB_X18_Y18_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                          ; LCCOMB_X19_Y20_N18    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                           ; FF_X18_Y14_N17        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                             ; LCCOMB_X19_Y19_N4     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                             ; LCCOMB_X20_Y19_N28    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                         ; LCCOMB_X19_Y19_N18    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_pio_led:pio_led|data_out[0]~4                                                                                                                                                                                                            ; LCCOMB_X18_Y16_N4     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]~22                                                                                                ; LCCOMB_X19_Y23_N0     ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|_~0                                       ; LCCOMB_X19_Y22_N24    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|_~2                                ; LCCOMB_X19_Y22_N22    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                                   ; LCCOMB_X26_Y21_N14    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb~1                                              ; LCCOMB_X26_Y22_N0     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                       ; LCCOMB_X19_Y22_N6     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]~1                                                                                                                                       ; LCCOMB_X20_Y23_N0     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]~16                                                                                                 ; LCCOMB_X24_Y22_N18    ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|_~0                                        ; LCCOMB_X24_Y21_N10    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|_~2                                 ; LCCOMB_X24_Y21_N14    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                                    ; LCCOMB_X23_Y23_N16    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                         ; LCCOMB_X25_Y21_N4     ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]~2                                                                                                                                        ; LCCOMB_X23_Y23_N18    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]~4                                                                                                                                        ; LCCOMB_X24_Y22_N14    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|read_interrupt_en~0                                                                                                                                                                                                ; LCCOMB_X21_Y19_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|readdata[0]~1                                                                                                                                                                                                      ; LCCOMB_X21_Y17_N10    ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|Selector27~6                                                                                                                                                                                                                 ; LCCOMB_X9_Y9_N28      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|Selector34~2                                                                                                                                                                                                                 ; LCCOMB_X8_Y9_N28      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                   ; LCCOMB_X9_Y10_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|active_rnw~3                                                                                                                                                                                                                 ; LCCOMB_X9_Y10_N26     ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|m_addr[0]~1                                                                                                                                                                                                                  ; LCCOMB_X8_Y8_N2       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|m_state.000000010                                                                                                                                                                                                            ; FF_X9_Y10_N31         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|m_state.000010000                                                                                                                                                                                                            ; FF_X9_Y9_N9           ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|m_state.001000000                                                                                                                                                                                                            ; FF_X9_Y8_N1           ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe                                                                                                                                                                                                                           ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                              ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                             ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                             ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                              ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                              ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                              ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                              ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                              ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                              ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                              ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[41]~2                                                                                                                                            ; LCCOMB_X12_Y11_N10    ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_1[41]~2                                                                                                                                            ; LCCOMB_X12_Y11_N0     ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                    ; LCCOMB_X15_Y13_N26    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                    ; LCCOMB_X15_Y13_N18    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                            ; LCCOMB_X16_Y16_N0     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                           ; LCCOMB_X16_Y15_N28    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                           ; LCCOMB_X16_Y15_N14    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                ; LCCOMB_X16_Y15_N8     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_regs:the_system_uart_mc_regs|control_wr_strobe~0                                                                                                                                                          ; LCCOMB_X16_Y13_N18    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|got_new_char                                                                                                                                                                     ; LCCOMB_X17_Y22_N30    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                         ; LCCOMB_X18_Y21_N10    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|always4~0                                                                                                                                                                        ; LCCOMB_X14_Y18_N8     ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|tx_wr_strobe_onset~0                                                                                                                                                             ; LCCOMB_X16_Y13_N6     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                  ; LCCOMB_X14_Y18_N12    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|control_wr_strobe                                                                                                                                                    ; LCCOMB_X17_Y18_N28    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|divisor_wr_strobe                                                                                                                                                    ; LCCOMB_X17_Y18_N16    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|baud_clk_en~2                                                                                                                                                            ; LCCOMB_X15_Y21_N6     ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|got_new_char                                                                                                                                                             ; LCCOMB_X14_Y21_N26    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0                                                                                                                 ; LCCOMB_X14_Y21_N30    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|always4~0                                                                                                                                                                ; LCCOMB_X15_Y20_N22    ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|tx_wr_strobe_onset~2                                                                                                                                                     ; LCCOMB_X17_Y18_N4     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                          ; LCCOMB_X15_Y19_N8     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                      ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                              ; JTAG_X1_Y17_N0    ; 183     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0]                                               ; PLL_4             ; 2811    ; 13                                   ; Global Clock         ; GCLK18           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1]                                               ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[2]                                               ; PLL_4             ; 22      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                     ; FF_X12_Y16_N23    ; 70      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                          ; FF_X12_Y16_N17    ; 12      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X24_Y32_N5     ; 2347    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; system:inst_cpu|altera_reset_controller:rst_controller|merged_reset~0                                                                     ; LCCOMB_X27_Y1_N28 ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:inst_cpu|system_cpu:cpu|A_stall~0                                                                                                                                                                                                                        ; 742     ;
; system:inst_cpu|system_cpu:cpu|F_stall                                                                                                                                                                                                                          ; 176     ;
; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                       ; 161     ;
; system:inst_cpu|system_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                        ; 89      ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                             ; 82      ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                               ; 76      ;
; system:inst_cpu|system_cpu:cpu|A_mul_stall                                                                                                                                                                                                                      ; 73      ;
; system:inst_cpu|system_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                        ; 67      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; system:inst_cpu|system_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                        ; 64      ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                 ; 55      ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                 ; 55      ;
; system:inst_cpu|system_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                     ; 53      ;
; system:inst_cpu|system_cpu:cpu|d_write                                                                                                                                                                                                                          ; 53      ;
; ~GND                                                                                                                                                                                                                                                            ; 49      ;
; system:inst_cpu|system_cpu:cpu|E_src1[6]~1                                                                                                                                                                                                                      ; 48      ;
; system:inst_cpu|system_cpu:cpu|E_src1[6]~0                                                                                                                                                                                                                      ; 48      ;
; system:inst_cpu|system_cpu:cpu|D_src2_reg[4]~21                                                                                                                                                                                                                 ; 48      ;
; system:inst_cpu|system_cpu:cpu|D_src2_reg[4]~20                                                                                                                                                                                                                 ; 48      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; 46      ;
; system:inst_cpu|system_cpu:cpu|F_iw[13]~39                                                                                                                                                                                                                      ; 44      ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                               ; 43      ;
; system:inst_cpu|system_cpu:cpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                         ; 42      ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[41]~2                                                                                                                                            ; 42      ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_1[41]~2                                                                                                                                            ; 42      ;
; system:inst_cpu|system_sdram:sdram|active_rnw~3                                                                                                                                                                                                                 ; 42      ;
; system:inst_cpu|system_sdram:sdram|m_state.000010000                                                                                                                                                                                                            ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                     ; 41      ;
; system:inst_cpu|system_cpu:cpu|A_en_d1                                                                                                                                                                                                                          ; 41      ;
; system:inst_cpu|system_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                   ; 40      ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|byteen_reg[1]~0                                                                                                                                                                                       ; 40      ;
; system:inst_cpu|system_cpu:cpu|A_mem_bypass_pending                                                                                                                                                                                                             ; 40      ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                             ; 40      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; 39      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                     ; 39      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|virtual_state_sdr~0                          ; 39      ;
; system:inst_cpu|system_cpu:cpu|F_pc[14]~0                                                                                                                                                                                                                       ; 38      ;
; system:inst_cpu|system_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                   ; 38      ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                 ; 37      ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                     ; 37      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~2                                                                                                                                                                                                     ; 36      ;
; system:inst_cpu|system_cpu:cpu|D_src2_hazard_E                                                                                                                                                                                                                  ; 36      ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                   ; 35      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~5                                                                                                                                                                                                     ; 34      ;
; system:inst_cpu|system_cpu:cpu|F_pc[14]~1                                                                                                                                                                                                                       ; 34      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; system:inst_cpu|system_cpu:cpu|E_iw[4]                                                                                                                                                                                                                          ; 34      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                              ; 34      ;
; system:inst_cpu|system_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                 ; 34      ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                           ; 33      ;
; system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                 ; 33      ;
; system:inst_cpu|system_cpu:cpu|d_read                                                                                                                                                                                                                           ; 33      ;
; system:inst_cpu|system_sdram:sdram|m_state.000000010                                                                                                                                                                                                            ; 33      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[10]                                                                                                                    ; 33      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                ; 32      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                    ; 32      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                    ; 32      ;
; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                      ; 32      ;
; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]                                                                                                                                                                                                                      ; 32      ;
; system:inst_cpu|system_cpu:cpu|M_rot_rn[4]                                                                                                                                                                                                                      ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                   ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                          ; 32      ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                ; 32      ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                       ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_rot_fill_bit                                                                                                                                                                                                                   ; 32      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|read_fifo_en~0                                                                                                                                                 ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[27]~51                                                                                                                                                                                                      ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                   ; 32      ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_hi_imm16                                                                                                                                                                                                                  ; 32      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; system:inst_cpu|system_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                    ; 32      ;
; system:inst_cpu|system_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                    ; 32      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[25]~33                                                                                                                                                                                                               ; 32      ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                      ; 32      ;
; system:inst_cpu|system_cpu:cpu|Add8~5                                                                                                                                                                                                                           ; 32      ;
; system:inst_cpu|system_cpu:cpu|Add8~3                                                                                                                                                                                                                           ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; 31      ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                  ; 30      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                  ; 30      ;
; system:inst_cpu|system_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                     ; 30      ;
; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                               ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                     ; 26      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_reg_readdata~0                                                                                                     ; 26      ;
; system:inst_cpu|system_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                    ; 26      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_crst                                                                                                                                                                                                                      ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_exception                                                                                                                                                                                                                 ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_break                                                                                                                                                                                                                     ; 25      ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                  ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                             ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                             ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                   ; 25      ;
; system:inst_cpu|system_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                             ; 25      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                              ; 24      ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[27]~23                                                                                                                                                                                                      ; 24      ;
; system:inst_cpu|system_cpu:cpu|A_data_ram_ld_align_fill_bit                                                                                                                                                                                                     ; 24      ;
; system:inst_cpu|altera_merlin_slave_translator:rs232_wifi_avalon_rs232_slave_translator|read_latency_shift_reg[0]                                                                                                                                               ; 24      ;
; system:inst_cpu|system_sdram:sdram|refresh_request                                                                                                                                                                                                              ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                   ; 23      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~2                                                                                                                                                       ; 23      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~3                                                                                                                                                                                                     ; 23      ;
; system:inst_cpu|system_cpu:cpu|D_iw[12]                                                                                                                                                                                                                         ; 23      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~1                                                                                                                                                                                                     ; 23      ;
; system:inst_cpu|system_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                 ; 23      ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                       ; 22      ;
; system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                 ; 22      ;
; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; 22      ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                      ; 22      ;
; system:inst_cpu|system_sdram:sdram|m_state.000000001                                                                                                                                                                                                            ; 22      ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                          ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                    ; 21      ;
; system:inst_cpu|system_cpu:cpu|D_iw[16]                                                                                                                                                                                                                         ; 21      ;
; system:inst_cpu|system_cpu:cpu|D_iw[14]                                                                                                                                                                                                                         ; 21      ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                            ; 21      ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                    ; 21      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                             ; 21      ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                          ; 21      ;
; system:inst_cpu|system_cpu:cpu|d_address_tag_field_nxt~0                                                                                                                                                                                                        ; 21      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~0                                                                                                                                                                                                     ; 21      ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                           ; 20      ;
; system:inst_cpu|system_cpu:cpu|D_iw[13]                                                                                                                                                                                                                         ; 20      ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                           ; 20      ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                 ; 20      ;
; system:inst_cpu|system_sdram:sdram|m_state.001000000                                                                                                                                                                                                            ; 20      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|readdata[0]~1                                                                                                                                                                                                      ; 19      ;
; system:inst_cpu|system_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                               ; 19      ;
; system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                           ; 19      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                    ; 18      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; 18      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]~21                      ; 18      ;
; system:inst_cpu|system_cpu:cpu|D_iw[21]                                                                                                                                                                                                                         ; 18      ;
; system:inst_cpu|system_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                 ; 18      ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                            ; 18      ;
; system:inst_cpu|system_cpu:cpu|D_iw[11]                                                                                                                                                                                                                         ; 18      ;
; system:inst_cpu|system_cpu:cpu|E_iw[0]                                                                                                                                                                                                                          ; 18      ;
; system:inst_cpu|system_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                           ; 18      ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                       ; 18      ;
; system:inst_cpu|system_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                   ; 18      ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                 ; 18      ;
; system:inst_cpu|system_sdram:sdram|WideOr9~0                                                                                                                                                                                                                    ; 18      ;
; system:inst_cpu|system_sdram:sdram|always5~0                                                                                                                                                                                                                    ; 18      ;
; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                                                                                    ; 18      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                   ; 18      ;
; system:inst_cpu|system_cpu:cpu|A_slow_ld_data_sign_bit~2                                                                                                                                                                                                        ; 17      ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                      ; 17      ;
; system:inst_cpu|system_cpu:cpu|D_iw[15]                                                                                                                                                                                                                         ; 17      ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                          ; 17      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|baud_clk_en~2                                                                                                                                                            ; 16      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|divisor_wr_strobe                                                                                                                                                    ; 16      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                           ; 16      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                           ; 16      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|always4~0                                                                                                                                                                ; 16      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|delayed_unxsync_rxdxx1                                                                                                                                                           ; 16      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|rxd_edge                                                                                                                                                                 ; 16      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                           ; 16      ;
; system:inst_cpu|system_rsp_xbar_mux:rsp_xbar_mux|src_payload~0                                                                                                                                                                                                  ; 16      ;
; system:inst_cpu|system_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~7                                                                                                                                                                                          ; 16      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                          ; 16      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr~19                          ; 16      ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[14]~22                                                                                                                                                                                                      ; 16      ;
; system:inst_cpu|system_sdram:sdram|m_data[10]~0                                                                                                                                                                                                                 ; 16      ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|save_dest_id~0                                                                                                                                                                                        ; 16      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|Equal0~4                                                                                                                                                                         ; 15      ;
; system:inst_cpu|system_cpu:cpu|D_src2[30]~20                                                                                                                                                                                                                    ; 15      ;
; system:inst_cpu|system_cpu:cpu|D_iw[2]                                                                                                                                                                                                                          ; 15      ;
; system:inst_cpu|system_cpu:cpu|E_iw[2]                                                                                                                                                                                                                          ; 15      ;
; system:inst_cpu|altera_merlin_slave_translator:uart_mc_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 15      ;
; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                       ; 15      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; system:inst_cpu|system_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~10                                                                                                                                                                                         ; 15      ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                   ; 15      ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~2                                                                                                                                                          ; 15      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                   ; 15      ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                       ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                       ; 14      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]~22                                                                                                ; 14      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                       ; 14      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|always4~0                                                                                                                                                                        ; 14      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]~16                                                                                                 ; 14      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                         ; 14      ;
; system:inst_cpu|system_cpu:cpu|D_iw[4]                                                                                                                                                                                                                          ; 14      ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                   ; 14      ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal1~3                                                                                                                                                                                                 ; 14      ;
; system:inst_cpu|system_sdram:sdram|m_state.100000000                                                                                                                                                                                                            ; 14      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                   ; 14      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                       ; 13      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|do_load_shifter                                                                                                                                                          ; 13      ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal6~4                                                                                                                                                                                                     ; 13      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|do_load_shifter                                                                                                                                                                  ; 13      ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                         ; 13      ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                         ; 13      ;
; system:inst_cpu|system_cpu:cpu|D_src2_imm[30]~13                                                                                                                                                                                                                ; 13      ;
; system:inst_cpu|system_cpu:cpu|D_iw[0]                                                                                                                                                                                                                          ; 13      ;
; system:inst_cpu|system_cpu:cpu|D_iw[1]                                                                                                                                                                                                                          ; 13      ;
; system:inst_cpu|system_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                            ; 13      ;
; system:inst_cpu|system_cpu:cpu|E_iw[1]                                                                                                                                                                                                                          ; 13      ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; 13      ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]~13                       ; 13      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                  ; 13      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                  ; 13      ;
; system:inst_cpu|system_cpu:cpu|i_read                                                                                                                                                                                                                           ; 13      ;
; system:inst_cpu|system_sdram:sdram|Equal0~4                                                                                                                                                                                                                     ; 13      ;
; system:inst_cpu|system_sdram:sdram|m_addr[0]~1                                                                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                               ; 12      ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[4]~1                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[4]~0                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|D_iw[5]                                                                                                                                                                                                                          ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_iw[3]                                                                                                                                                                                                                          ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_iw[5]                                                                                                                                                                                                                          ; 12      ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                    ; 12      ;
; system:inst_cpu|system_sdram:sdram|za_valid                                                                                                                                                                                                                     ; 12      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                 ; 12      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                 ; 12      ;
; system:inst_cpu|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_update_av_writedata~0                                                                                                                                                                                                    ; 12      ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|suppress~3                                                                                                                                                                                            ; 12      ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_starting~0                                                                                                                                                                                                             ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[7]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_sdram:sdram|i_state.011                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_sdram:sdram|i_state.000                                                                                                                                                                                                                  ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_src2[0]                                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_src2[1]                                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_src2[2]                                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_src2[3]                                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|E_src2[4]                                                                                                                                                                                                                        ; 12      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                   ; 12      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                   ; 12      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                   ; 12      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|do_start_rx                                                                                                                                                                      ; 11      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|do_start_rx                                                                                                                                                              ; 11      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                          ; 11      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                        ; 11      ;
; system:inst_cpu|system_cpu:cpu|D_iw[8]                                                                                                                                                                                                                          ; 11      ;
; system:inst_cpu|system_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                 ; 11      ;
; system:inst_cpu|system_cpu:cpu|Equal171~1                                                                                                                                                                                                                       ; 11      ;
; system:inst_cpu|system_cpu:cpu|D_iw[3]                                                                                                                                                                                                                          ; 11      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                             ; 11      ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                  ; 11      ;
; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; 11      ;
; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                                                                                                                  ; 11      ;
; system:inst_cpu|system_sdram:sdram|i_addr[12]                                                                                                                                                                                                                   ; 11      ;
; system:inst_cpu|system_sdram:sdram|m_addr[0]~0                                                                                                                                                                                                                  ; 11      ;
; system:inst_cpu|system_sdram:sdram|pending                                                                                                                                                                                                                      ; 11      ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                               ; 11      ;
; system:inst_cpu|system_sdram:sdram|m_state.010000000                                                                                                                                                                                                            ; 11      ;
; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                   ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                 ; 10      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|control_wr_strobe                                                                                                                                                    ; 10      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                         ; 10      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0                                                                                                                 ; 10      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|got_new_char                                                                                                                                                                     ; 10      ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|got_new_char                                                                                                                                                             ; 10      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|tx_wr_strobe_onset~0                                                                                                                                                             ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[7]~31                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[6]~27                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[5]~23                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[4]~19                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[3]~15                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[2]~11                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[1]~7                                                                                                                                                                                                        ; 10      ;
; system:inst_cpu|system_cpu:cpu|F_ic_tag_rd_addr_nxt[0]~3                                                                                                                                                                                                        ; 10      ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_regs:the_system_uart_mc_regs|control_wr_strobe~0                                                                                                                                                          ; 10      ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                   ; 10      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                       ; 10      ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                             ; 10      ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                   ; 10      ;
; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                         ; 10      ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                  ; 10      ;
; system:inst_cpu|system_sdram:sdram|i_state.010                                                                                                                                                                                                                  ; 10      ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                               ; 10      ;
; system:inst_cpu|system_sdram:sdram|m_state.000000100                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                 ; 9       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0                                                                                                             ; 9       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|tx_wr_strobe_onset~2                                                                                                                                                     ; 9       ;
; system:inst_cpu|system_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                        ; 9       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]~1                                                                                                                                       ; 9       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                          ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                  ; 9       ;
; system:inst_cpu|system_cpu:cpu|F_ic_data_rd_addr_nxt[2]~11                                                                                                                                                                                                      ; 9       ;
; system:inst_cpu|system_cpu:cpu|F_ic_data_rd_addr_nxt[1]~7                                                                                                                                                                                                       ; 9       ;
; system:inst_cpu|system_cpu:cpu|F_ic_data_rd_addr_nxt[0]~3                                                                                                                                                                                                       ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                   ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                            ; 9       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[0]                                                                                                                                                                                                                  ; 9       ;
; system:inst_cpu|system_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                      ; 9       ;
; system:inst_cpu|system_cpu:cpu|Equal171~0                                                                                                                                                                                                                       ; 9       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                             ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                               ; 9       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                   ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1                                                                                                                                                       ; 9       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                     ; 9       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                  ; 9       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                  ; 9       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                   ; 9       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal11~1                                                                                                                                                                                                ; 9       ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|Equal1~0                                                                                                                                                 ; 9       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[3]                                                                                                                     ; 9       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]                                                                                                                     ; 9       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[4]                                                                                                                     ; 9       ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                        ; 9       ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                 ; 8       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                   ; 8       ;
; system:inst_cpu|system_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                     ; 8       ;
; system:inst_cpu|system_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~11                                                                                                                                                                                         ; 8       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~0                                                                                                             ; 8       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                            ; 8       ;
; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[7]~6                                                                                                                                                                                                            ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_pass2                                                                                                                                                                                                                      ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill2                                                                                                                                                                                                                  ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_pass3                                                                                                                                                                                                                      ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill3                                                                                                                                                                                                                  ; 8       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                               ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                                                   ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_pass1                                                                                                                                                                                                                      ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill1                                                                                                                                                                                                                  ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_slow_ld_data_fill_bit                                                                                                                                                                                                          ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_pass0                                                                                                                                                                                                                      ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill0                                                                                                                                                                                                                  ; 8       ;
; system:inst_cpu|system_cpu:cpu|Equal171~2                                                                                                                                                                                                                       ; 8       ;
; system:inst_cpu|system_cpu:cpu|Equal275~0                                                                                                                                                                                                                       ; 8       ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg~0                                                                                                                                                             ; 8       ;
; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                   ; 8       ;
; system:inst_cpu|system_cpu:cpu|always142~0                                                                                                                                                                                                                      ; 8       ;
; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~0                                                                                                                                                         ; 8       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[14]                                                                                                                                                                                                                 ; 8       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                 ; 8       ;
; system:inst_cpu|altera_avalon_sc_fifo:rs232_wifi_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; 8       ;
; system:inst_cpu|altera_avalon_sc_fifo:uart_wifi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; 8       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_starting                                                                                                                                                                                                              ; 8       ;
; system:inst_cpu|system_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~1                                                                                                                                                                                       ; 8       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal10~1                                                                                                                                                                                                ; 8       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal9~1                                                                                                                                                                                                 ; 8       ;
; system:inst_cpu|system_addr_router:addr_router|Equal1~4                                                                                                                                                                                                         ; 8       ;
; system:inst_cpu|system_sdram:sdram|m_state.000001000                                                                                                                                                                                                            ; 8       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[1]                                                                                                                     ; 8       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[2]                                                                                                                     ; 8       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[0]                                                                                                                     ; 8       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[32]~64                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                           ; 7       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|_~2                                ; 7       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|_~2                                 ; 7       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|_~0                                       ; 7       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                           ; 7       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                   ; 7       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|_~0                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; 7       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; 7       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]~2                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                      ; 7       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; 7       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|Equal0~1                                                                                                               ; 7       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|Equal0~0                                                                                                               ; 7       ;
; system:inst_cpu|system_cpu:cpu|D_iw[7]                                                                                                                                                                                                                          ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                  ; 7       ;
; system:inst_cpu|system_cpu:cpu|dc_tag_wr_port_addr~0                                                                                                                                                                                                            ; 7       ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                     ; 7       ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[13]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[14]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[15]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[16]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[17]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[18]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[19]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[20]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[21]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[22]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[23]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[24]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[25]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[12]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[11]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[10]                                                                                                                                                                                                                       ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[9]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[5]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[6]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[7]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[8]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[2]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[3]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|E_src1[4]                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                           ; 7       ;
; system:inst_cpu|system_cmd_xbar_demux:cmd_xbar_demux|WideOr0~1                                                                                                                                                                                                  ; 7       ;
; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                   ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[19]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[23]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[24]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|M_alu_result[25]                                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                              ; 7       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                ; 7       ;
; system:inst_cpu|system_cpu:cpu|A_valid                                                                                                                                                                                                                          ; 7       ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_begintransfer~0                                                                                                                                                                   ; 7       ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                           ; 7       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal2~6                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal4~1                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal6~1                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal2~4                                                                                                                                                                                                 ; 7       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                     ; 7       ;
; system:inst_cpu|system_sdram:sdram|m_count[1]                                                                                                                                                                                                                   ; 7       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|virtual_state_cdr                            ; 7       ;
; system:inst_cpu|system_pio_led:pio_led|data_out[0]~4                                                                                                                                                                                                            ; 7       ;
; system:inst_cpu|system_sdram:sdram|f_pop                                                                                                                                                                                                                        ; 7       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                   ; 7       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                       ; 6       ;
; system:inst_cpu|system_cpu:cpu|D_ic_fill_starting~1_wirecell                                                                                                                                                                                                    ; 6       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                             ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                                   ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|divisor_wr_strobe~2                                                                                                                                                  ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                                    ; 6       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                             ; 6       ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                            ; 6       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|tx_ready                                                                                                                                                                 ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                             ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|tx_ready                                                                                                                                                                         ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Equal0~4                                                                                                           ; 6       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                ; 6       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                         ; 6       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                      ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_cpu:cpu|D_iw[6]                                                                                                                                                                                                                          ; 6       ;
; system:inst_cpu|system_cpu:cpu|D_issue                                                                                                                                                                                                                          ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_cpu:cpu|E_src1[31]                                                                                                                                                                                                                       ; 6       ;
; system:inst_cpu|system_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                        ; 6       ;
; system:inst_cpu|system_cpu:cpu|E_valid~0                                                                                                                                                                                                                        ; 6       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_ir_emitter_s1_translator|read_latency_shift_reg[0]                                                                                                                                                           ; 6       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_key_left_s1_translator|read_latency_shift_reg[0]                                                                                                                                                             ; 6       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|has_pending_responses~0                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|response_accepted~0                                                                                                                                                                                       ; 6       ;
; system:inst_cpu|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                             ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                  ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                  ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|suppress~2                                                                                                                                                                                            ; 6       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|suppress~0                                                                                                                                                                                            ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:pio_ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; 6       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_key_left_s1_translator|wait_latency_counter[1]                                                                                                                                                               ; 6       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_key_left_s1_translator|wait_latency_counter[0]                                                                                                                                                               ; 6       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal6~4                                                                                                                                                                                                 ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; 6       ;
; system:inst_cpu|system_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~1                                                                                                                                                                                       ; 6       ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                         ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:uart_mc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; 6       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                            ; 6       ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|Equal0~0                                                                                                                                                 ; 6       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|src_data[89]~0                                                                                                                                                                                           ; 6       ;
; system:inst_cpu|system_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                               ; 6       ;
; system:inst_cpu|system_sdram:sdram|pending~10                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_sdram:sdram|m_count[2]                                                                                                                                                                                                                   ; 6       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal2~0                                                                                                                                                                                                 ; 6       ;
; system:inst_cpu|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; 6       ;
; system:inst_cpu|system_sdram:sdram|m_state.000100000                                                                                                                                                                                                            ; 6       ;
; system:inst_cpu|system_sdram:sdram|f_select                                                                                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                  ; 6       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                   ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[25]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[26]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[23]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[24]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[31]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[22]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[28]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[29]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[30]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|q_b[27]                                                                                                                    ; 6       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                  ; 6       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                     ; 6       ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]                                                                                                                                                                                                          ; 6       ;
; system:inst_cpu|system_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                           ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal0~2                                                                                                          ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                    ; 5       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                                                                              ; 5       ;
; system:inst_cpu|system_cpu:cpu|D_control_reg_rddata_muxed[1]~0                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                            ; 5       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|period_l_wr_strobe~3                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                         ; 5       ;
; system:inst_cpu|system_sdram:sdram|za_data[7]                                                                                                                                                                                                                   ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                               ; 5       ;
; system:inst_cpu|system_cpu:cpu|M_iw[6]                                                                                                                                                                                                                          ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                     ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                         ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|Equal0~2                                                                                                               ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|Equal154~6                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                           ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_status_reg_pie                                                                                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                           ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[26]~108                                                                                                                                                                                                     ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[27]~105                                                                                                                                                                                                     ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[28]~102                                                                                                                                                                                                     ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[29]~99                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[30]~96                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[31]~93                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|D_iw[19]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[13]~90                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|D_iw[20]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[14]~87                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[15]~84                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[16]~81                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[17]~78                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[18]~75                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[19]~72                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[20]~69                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[21]~66                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[22]~63                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[23]~60                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[24]~57                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[25]~54                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|D_iw[18]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[12]~50                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[11]~47                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[10]~44                                                                                                                                                                                                      ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[9]~41                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[5]~38                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[6]~34                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[7]~30                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[8]~26                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                            ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[0]~21                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[1]~17                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[2]~13                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[3]~9                                                                                                                                                                                                        ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_wr_data_unfiltered[4]~5                                                                                                                                                                                                        ; 5       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|response_accepted                                                                                                                                                                                     ; 5       ;
; system:inst_cpu|system_cpu:cpu|F_pc[1]                                                                                                                                                                                                                          ; 5       ;
; system:inst_cpu|system_cpu:cpu|F_pc[0]                                                                                                                                                                                                                          ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[26]                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[27]                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[28]                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[29]                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[30]                                                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_iw[12]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_iw[14]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_iw[15]                                                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[0]                                                                                                                                                                                                                        ; 5       ;
; system:inst_cpu|system_cpu:cpu|E_src1[1]                                                                                                                                                                                                                        ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|av_waitrequest~2                                                                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~4                                                                                                                                                                                       ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_xfer_rd_addr_starting~2                                                                                                                                                                                                     ; 5       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|cmd_sink_ready~0                                                                                                                                                                                          ; 5       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 5       ;
; system:inst_cpu|system_sdram:sdram|Selector33~0                                                                                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_sdram:sdram|m_count[0]                                                                                                                                                                                                                   ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                              ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                              ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_ir_emitter_s1_translator|av_waitrequest_generated~0                                                                                                                                                          ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_led_s1_translator|av_waitrequest_generated~1                                                                                                                                                                 ; 5       ;
; system:inst_cpu|altera_merlin_slave_agent:pio_key_left_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                  ; 5       ;
; system:inst_cpu|altera_avalon_sc_fifo:pio_key_left_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; 5       ;
; system:inst_cpu|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                            ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                         ; 5       ;
; system:inst_cpu|altera_merlin_slave_translator:uart_mc_s1_translator|wait_latency_counter[1]                                                                                                                                                                    ; 5       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                             ; 5       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|src_channel[1]~0                                                                                                                                                                                         ; 5       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal8~1                                                                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal5~1                                                                                                                                                                                                 ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_sdram:sdram|active_cs_n                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|write_fifo_write_en                                                                                                                                                                                                ; 5       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                              ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_slow_inst_sel                                                                                                                                                                                                                  ; 5       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                     ; 5       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                               ; 5       ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~0                                                                                                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                    ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                    ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[14]                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[6]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[15]                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[8]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[9]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[1]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[10]                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[2]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[3]                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[12]                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                                ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_regs:the_system_uart_mc_regs|status_wr_strobe~0                                                                                                                                                           ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|end_begintransfer                                                                                                                                                                        ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:uart_mc_s1_translator|end_begintransfer                                                                                                                                                                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|readdata[4]~0                                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_rot                                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|rx_char_ready                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|framing_error                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|rx_overrun                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|break_detect                                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|tx_overrun                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|rx_char_ready                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|framing_error                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|rx_overrun                                                                                                                                                               ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|break_detect                                                                                                                                                             ; 4       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|tx_overrun                                                                                                                                                               ; 4       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|Equal0~10                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]~0                                                                                                   ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                                 ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[13]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[5]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[14]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[6]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[15]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[8]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[0]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[9]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[1]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[10]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[2]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[11]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[3]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[12]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|za_data[4]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                     ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                     ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[9]~19                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[8]~17                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[7]~15                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[6]~13                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[5]~11                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[4]~9                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[3]~7                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[2]~5                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[1]~3                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_rd_port_addr[0]~1                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_byte_en~2                                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[9]~12                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[8]~11                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[7]~10                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[6]~9                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[5]~8                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[4]~7                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[3]~6                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[2]~5                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[1]~3                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|dc_data_wr_port_addr[0]~1                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[5]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[6]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[7]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[0]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[1]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[2]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[3]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_rot_mask[4]                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dst_regnum_from_M[3]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dst_regnum_from_M[2]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dst_regnum_from_M[1]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dst_regnum_from_M[0]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_iw[3]~9                                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_dst_regnum[0]~5                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_dst_regnum[2]~4                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_dst_regnum[3]~3                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_dst_regnum[4]~2                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_dst_regnum[4]~1                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|comb~0                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|Equal0~1                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_iw[17]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cpu:cpu|Equal154~3                                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_dcache_management_wr_en~0                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_br_result~1                                                                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_ctrl_br_cond                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_op_div~4                                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                              ; 4       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                             ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|Equal0~0                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[16]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[17]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[18]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[19]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[20]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[21]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[22]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[23]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[24]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_alu_result[25]                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                        ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_dc_wb_en                                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                     ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_iw[11]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_iw[13]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|E_iw[16]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|Equal209~1                                                                                                                                                                                                                       ; 4       ;
; system:inst_cpu|altera_avalon_sc_fifo:uart_wifi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; 4       ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|update_grant~2                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_begintransfer~1                                                                                                                                                              ; 4       ;
; system:inst_cpu|system_cmd_xbar_demux:cmd_xbar_demux|src0_valid~1                                                                                                                                                                                               ; 4       ;
; system:inst_cpu|system_cpu:cpu|M_dc_hit                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|M_sel_data_master                                                                                                                                                                                                                ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_pc[2]                                                                                                                                                                                                                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_pc[1]                                                                                                                                                                                                                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|D_pc[0]                                                                                                                                                                                                                          ; 4       ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ; 4       ;
; system:inst_cpu|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_byteenable_nxt[1]~0                                                                                                                                                                                                            ; 4       ;
; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                             ; 4       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy|virtual_state_uir~0                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_st_bypass                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_mem_stall                                                                                                                                                                                                                      ; 4       ;
; system:inst_cpu|system_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_waitrequest_generated~0                                                                                                                                                           ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_ir_emitter_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_ir_emitter_s1_translator|wait_latency_counter[0]                                                                                                                                                             ; 4       ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                              ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|uav_waitrequest~0                                                                                                                                                                        ; 4       ;
; system:inst_cpu|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1                                                                                                                                            ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:uart_mc_s1_translator|uav_waitrequest~0                                                                                                                                                                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                             ; 4       ;
; system:inst_cpu|system_sdram:sdram|i_state.111                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|i_state.001                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                  ; 4       ;
; system:inst_cpu|system_sdram:sdram|Selector30~2                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                    ; 4       ;
; system:inst_cpu|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_addr_router_001:addr_router_001|Equal2~2                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_sdram:sdram|Selector38~2                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_data[41]~1                                                                                                                                            ; 4       ;
; system:inst_cpu|system_sdram:sdram|m_next.010000000                                                                                                                                                                                                             ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                 ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                  ; 4       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                  ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|q_b[23]                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|q_b[15]                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|q_b[31]                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|q_b[7]                                                                                                                     ; 4       ;
; system:inst_cpu|system_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                 ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[23]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[22]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[21]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[20]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[19]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[18]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[17]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[16]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[15]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[14]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[13]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[12]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|F_pc[11]                                                                                                                                                                                                                         ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[12]~24                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[11]~22                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[10]~20                                                                                                                                                                   ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[9]~18                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[8]~16                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[7]~14                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[6]~12                                                                                                                                                                    ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                           ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                          ; 4       ;
; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                  ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|status_wr_strobe                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_cpu:cpu|F_iw[14]~35                                                                                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|delayed_unxsync_rxdxx1                                                                                                                                                   ; 3       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                    ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|baud_clk_en                                                                                                                                                              ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[13]                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[5]                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[7]                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                            ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[11]                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|baud_divisor[4]                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                           ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_rx:the_system_uart_mc_rx|delayed_unxrx_in_processxx3                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                   ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|delayed_unxrx_in_processxx3                                                                                                                                              ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|WideOr0~2                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_tx:the_system_uart_wifi_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                           ; 3       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                                                                           ; 3       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                                                                                 ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                         ; 3       ;
; system:inst_cpu|system_cpu:cpu|E_src2_reg[7]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[21]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[22]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                       ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[23]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[16]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[18]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[19]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[20]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_exception                                                                                                                                                                                                                 ; 3       ;
; system:inst_cpu|system_cpu:cpu|A_estatus_reg_pie                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|A_bstatus_reg_pie                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_wrctl_bstatus~0                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_iw[8]                                                                                                                                                                                                                          ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_wrctl_inst                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_iw[7]                                                                                                                                                                                                                          ; 3       ;
; system:inst_cpu|system_pio_key_left:pio_key_left|edge_capture                                                                                                                                                                                                   ; 3       ;
; system:inst_cpu|system_pio_key_left:pio_key_left|irq_mask                                                                                                                                                                                                       ; 3       ;
; system:inst_cpu|system_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                             ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_crst                                                                                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|WideOr0                                                                                                                                                                          ; 3       ;
; system:inst_cpu|system_uart_mc:uart_mc|system_uart_mc_tx:the_system_uart_mc_tx|baud_clk_en                                                                                                                                                                      ; 3       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                     ; 3       ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                             ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[15]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[12]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[11]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[10]                                                                                                                                                                                                                    ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[9]                                                                                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                     ; 3       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; 3       ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift~11                                                                                                                                               ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[21]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[7]                                                                                                                                                                                                                 ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[15]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[25]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                ; 3       ;
; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                           ; 3       ;
; system:inst_cpu|system_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                ; 3       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                    ; Location                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; system_cpu_bht_ram.mif                 ; M9K_X33_Y16_N0                                                                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                   ; M9K_X22_Y16_N0, M9K_X22_Y18_N0, M9K_X22_Y17_N0, M9K_X22_Y19_N0                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_d9g1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; system_cpu_dc_tag_ram.mif              ; M9K_X33_Y17_N0                                                                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                   ; M9K_X22_Y15_N0                                                                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                                   ; M9K_X33_Y12_N0, M9K_X22_Y12_N0, M9K_X33_Y15_N0, M9K_X22_Y14_N0, M9K_X33_Y14_N0, M9K_X33_Y13_N0, M9K_X33_Y11_N0, M9K_X22_Y13_N0 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qtg1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 21           ; 256          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 5376  ; 256                         ; 21                          ; 256                         ; 21                          ; 5376                ; 1    ; system_cpu_ic_tag_ram.mif              ; M9K_X33_Y10_N0                                                                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; system_cpu_ociram_default_contents.mif ; M9K_X22_Y9_N0, M9K_X22_Y10_N0                                                                                                  ;
; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_cpu_rf_ram_a.mif                ; M9K_X33_Y19_N0                                                                                                                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_cpu_rf_ram_b.mif                ; M9K_X33_Y18_N0                                                                                                                 ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                   ; M9K_X22_Y20_N0                                                                                                                 ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                   ; M9K_X22_Y21_N0                                                                                                                 ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                                   ; M9K_X22_Y22_N0                                                                                                                 ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                                   ; M9K_X22_Y23_N0                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                              ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X13_Y20_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 7,344 / 71,559 ( 10 % ) ;
; C16 interconnects           ; 64 / 2,597 ( 2 % )      ;
; C4 interconnects            ; 3,873 / 46,848 ( 8 % )  ;
; Direct links                ; 948 / 71,559 ( 1 % )    ;
; Global clocks               ; 8 / 20 ( 40 % )         ;
; Local interconnects         ; 2,532 / 24,624 ( 10 % ) ;
; R24 interconnects           ; 142 / 2,496 ( 6 % )     ;
; R4 interconnects            ; 4,950 / 62,424 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.77) ; Number of LABs  (Total = 342) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 8                             ;
; 3                                           ; 7                             ;
; 4                                           ; 4                             ;
; 5                                           ; 0                             ;
; 6                                           ; 5                             ;
; 7                                           ; 0                             ;
; 8                                           ; 6                             ;
; 9                                           ; 9                             ;
; 10                                          ; 8                             ;
; 11                                          ; 4                             ;
; 12                                          ; 8                             ;
; 13                                          ; 14                            ;
; 14                                          ; 19                            ;
; 15                                          ; 34                            ;
; 16                                          ; 207                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.69) ; Number of LABs  (Total = 342) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 271                           ;
; 1 Clock                            ; 321                           ;
; 1 Clock enable                     ; 173                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 67                            ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 55                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.97) ; Number of LABs  (Total = 342) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 5                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 11                            ;
; 17                                           ; 3                             ;
; 18                                           ; 5                             ;
; 19                                           ; 11                            ;
; 20                                           ; 18                            ;
; 21                                           ; 23                            ;
; 22                                           ; 31                            ;
; 23                                           ; 25                            ;
; 24                                           ; 26                            ;
; 25                                           ; 23                            ;
; 26                                           ; 23                            ;
; 27                                           ; 26                            ;
; 28                                           ; 15                            ;
; 29                                           ; 11                            ;
; 30                                           ; 13                            ;
; 31                                           ; 8                             ;
; 32                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.78) ; Number of LABs  (Total = 342) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 18                            ;
; 2                                               ; 9                             ;
; 3                                               ; 6                             ;
; 4                                               ; 7                             ;
; 5                                               ; 13                            ;
; 6                                               ; 19                            ;
; 7                                               ; 18                            ;
; 8                                               ; 44                            ;
; 9                                               ; 33                            ;
; 10                                              ; 30                            ;
; 11                                              ; 23                            ;
; 12                                              ; 34                            ;
; 13                                              ; 21                            ;
; 14                                              ; 20                            ;
; 15                                              ; 6                             ;
; 16                                              ; 21                            ;
; 17                                              ; 5                             ;
; 18                                              ; 3                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 2                             ;
; 22                                              ; 3                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.92) ; Number of LABs  (Total = 342) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 7                             ;
; 3                                            ; 10                            ;
; 4                                            ; 6                             ;
; 5                                            ; 7                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 12                            ;
; 9                                            ; 10                            ;
; 10                                           ; 5                             ;
; 11                                           ; 7                             ;
; 12                                           ; 15                            ;
; 13                                           ; 7                             ;
; 14                                           ; 14                            ;
; 15                                           ; 7                             ;
; 16                                           ; 13                            ;
; 17                                           ; 10                            ;
; 18                                           ; 15                            ;
; 19                                           ; 17                            ;
; 20                                           ; 12                            ;
; 21                                           ; 12                            ;
; 22                                           ; 17                            ;
; 23                                           ; 9                             ;
; 24                                           ; 13                            ;
; 25                                           ; 10                            ;
; 26                                           ; 9                             ;
; 27                                           ; 9                             ;
; 28                                           ; 18                            ;
; 29                                           ; 14                            ;
; 30                                           ; 15                            ;
; 31                                           ; 6                             ;
; 32                                           ; 8                             ;
; 33                                           ; 10                            ;
; 34                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 122          ; 37           ; 122          ; 0            ; 0            ; 126       ; 122          ; 0            ; 126       ; 126       ; 0            ; 115          ; 0            ; 0            ; 91           ; 0            ; 115          ; 91           ; 0            ; 0            ; 65           ; 115          ; 0            ; 0            ; 0            ; 0            ; 0            ; 126       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 89           ; 4            ; 126          ; 126          ; 0         ; 4            ; 126          ; 0         ; 0         ; 126          ; 11           ; 126          ; 126          ; 35           ; 126          ; 11           ; 35           ; 126          ; 126          ; 61           ; 11           ; 126          ; 126          ; 126          ; 126          ; 126          ; 0         ; 126          ; 126          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 7.1               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a3~porta_datain_reg0                                                        ; 0.228             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a1~porta_datain_reg0                                                        ; 0.228             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[9]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a9~portb_datain_reg0   ; 0.222             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[17]                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a17~portb_datain_reg0  ; 0.222             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|data_to_uart[2]                                                                                                                                                     ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a2~porta_datain_reg0                                                         ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a2~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a7~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a4~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a5~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]                                                                                          ; system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_je81:FIFOram|ram_block1a6~porta_datain_reg0                                                        ; 0.217             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[3]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a3~portb_datain_reg0   ; 0.212             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[4]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a4~portb_datain_reg0   ; 0.212             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[15]                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a15~portb_datain_reg0  ; 0.212             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[20]                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a20~portb_datain_reg0  ; 0.212             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[12]                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a12~portb_datain_reg0  ; 0.212             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[8]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a31~portb_address_reg0 ; 0.202             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[7]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a31~portb_address_reg0 ; 0.202             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[9]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0  ; 0.201             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[6]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a30~portb_address_reg0 ; 0.201             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[3]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a27~portb_address_reg0 ; 0.201             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[5]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a26~portb_address_reg0 ; 0.201             ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[4]                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a28~portb_address_reg0 ; 0.201             ;
; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                        ; 0.201             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~porta_address_reg0                                                              ; 0.128             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.120             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.119             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.119             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.119             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.119             ;
; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7~portb_address_reg0                                                              ; 0.119             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                    ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                       ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[9]                                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                                 ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[10]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                                                                                                                                ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[20]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                                ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[19]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                                ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[25]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                                                                ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                        ; 0.023             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[29]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                                                                                                                ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[2]                                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                                                                                                                                 ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[26]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                                                                                                ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[30]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                                                                                                                                ; 0.022             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                        ; 0.022             ;
; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]                                                                                                     ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                        ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[12]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                                ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|i_readdata_d1[3]                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                 ; 0.022             ;
; system:inst_cpu|system_cpu:cpu|M_ctrl_shift_rot                                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                    ; 0.021             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version
    Info: Processing started: Mon Mar 03 16:12:21 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_nano_system -c de0_nano_system
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "de0_nano_system"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu.sdc'
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  100.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]
        Info (176357): Destination node system:inst_cpu|system_rs232_wifi:rs232_wifi|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node system:inst_cpu|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Warning (15064): PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[0] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[33] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/Users/gongal/NewRepARCap/MCandWifiTestDE0/output_files/de0_nano_system.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 1135 megabytes
    Info: Processing ended: Mon Mar 03 16:13:03 2014
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/gongal/NewRepARCap/MCandWifiTestDE0/output_files/de0_nano_system.fit.smsg.


