<!DOCTYPE Robei>
<Module Height="600" Name="count_uart_16550_tb" Include="" File="Current/count_uart_16550_tb.test" Time_Scale="" Comment="" Color="#d3d3d3" X="0" Width="900" Class="module" Y="0" Type="testbench" Code="//&#xa;// Generate clock&#xa;//&#xa;initial begin&#xa;  clk = 0;&#xa;end&#xa;always #10 clk = ~clk;&#xa;&#xa;//&#xa;// Generate reset signal&#xa;//&#xa;initial begin&#xa;  rst_n = 1;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 0;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 1;&#xa;end&#xa;&#xa;//&#xa;// Generate other signals&#xa;//&#xa;initial begin &#xa;  count_en = 0;&#xa;  repeat( 4 ) @( posedge clk ) #1;&#xa;  count_en = 1;&#xa;  repeat( 2 ) @( posedge clk ) #1;&#xa;  count_en= 0;&#xa;  repeat( 50 ) @( posedge clk ) #1;&#xa;  count_en = 1;&#xa;  repeat( 2 ) @( posedge clk ) #1;&#xa;  count_en= 0;&#xa;  repeat( 50000 ) @( posedge clk ) #1;&#xa;  count_en = 1;&#xa;  repeat( 2 ) @( posedge clk ) #1;&#xa;  count_en= 0;&#xa;  repeat( 500 ) @( posedge clk ) #1;&#xa;  $finish;&#xa;end&#xa;&#xa;&#xa;&#xa;&#xa;&#xa;" Parent="0">
 <Module Height="160" Name="count_uart_165501" Parameters="" Include="" File="Current/count_uart_16550.model" Comment="" Color="#d3d3d3" X="306" Width="160" Class="count_uart_16550" Y="193" Type="model" Code="&#xa;&#xa;&#xa;" Parent="count_uart_16550_tb">
  <Port Height="20" Name="clk" Connect="" Side="left" Color="#faebd7" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.1375" Inout="input" Parent="count_uart_165501"/>
  <Port Height="20" Name="rst_n" Connect="" Side="left" Color="#00ffff" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.3375" Inout="input" Parent="count_uart_165501"/>
  <Port Height="20" Name="count_en" Connect="" Side="left" Color="#7fffd4" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.5375" Inout="input" Parent="count_uart_165501"/>
  <Port Height="20" Name="tx" Connect="" Side="right" Color="#f0ffff" X="0.875" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.1875" Inout="output" Parent="count_uart_165501"/>
  <Port Height="20" Name="tx_valid" Connect="" Side="right" Color="#f5f5dc" X="0.875" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.4375" Inout="output" Parent="count_uart_165501"/>
 </Module>
 <Port Height="20" Name="clk" Side="left" Color="#faebd7" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.183333" Inout="input" Parent="count_uart_16550_tb"/>
 <Port Height="20" Name="rst_n" Side="left" Color="#00ffff" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.383333" Inout="input" Parent="count_uart_16550_tb"/>
 <Port Height="20" Name="count_en" Side="left" Color="#7fffd4" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.583333" Inout="input" Parent="count_uart_16550_tb"/>
 <Port Height="20" Name="tx" Side="right" Color="#f0ffff" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.233333" Inout="output" Parent="count_uart_16550_tb"/>
 <Port Height="20" Name="tx_valid" Side="right" Color="#f5f5dc" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.483333" Inout="output" Parent="count_uart_16550_tb"/>
 <Wire From="count_uart_16550_tb>clk" Name="count_uart_16550_tb_clk" Datatype="wire" Datasize="1" To="count_uart_16550_tb#count_uart_165501>clk" Parent="count_uart_16550_tb"/>
 <Wire From="count_uart_16550_tb>rst_n" Name="count_uart_16550_tb_rst_n" Datatype="wire" Datasize="1" To="count_uart_16550_tb#count_uart_165501>rst_n" Parent="count_uart_16550_tb"/>
 <Wire From="count_uart_16550_tb>count_en" Name="count_uart_16550_tb_count_en" Datatype="wire" Datasize="1" To="count_uart_16550_tb#count_uart_165501>count_en" Parent="count_uart_16550_tb"/>
 <Wire From="count_uart_16550_tb#count_uart_165501>tx" Name="count_uart_165501_tx" Datatype="wire" Datasize="1" To="count_uart_16550_tb>tx" Parent="count_uart_16550_tb"/>
 <Wire From="count_uart_16550_tb#count_uart_165501>tx_valid" Name="count_uart_165501_tx_valid" Datatype="wire" Datasize="1" To="count_uart_16550_tb>tx_valid" Parent="count_uart_16550_tb"/>
</Module>
