# Synchronous FIFO

## Self Study
- [Synchronous FIFO](https://vlsiverify.com/verilog/verilog-codes/synchronous-fifo/)

## Design
  - Write the RTL code

## Testbench
  - Write a self checking Testbench
