/*
 * msp432p401r.h
 *
 *  Created on: 24/09/2020
 *      Author: PC
 */

#ifndef DRIVERS_INC_MSP432P401R_H_
#define DRIVERS_INC_MSP432P401R_H_

#define FLASH_BASEADDR              0x00000000U
#define SRAM1_BASEADDR              0x20000000U
#define ROM                         0x02000000U
#define SRAM                        SRAM1_BASEADDR

#define PORTREGISTERS_BASEADDR      0x40004C00U
#define PORT1_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0000h)
#define PORT2_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0001h)
#define PORT3_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0020h)
#define PORT4_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0021h)
#define PORT5_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0040h)
#define PORT6_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0041h)
#define PORT7_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0060h)
#define PORT8_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0061h)
#define PORT9_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0080h)
#define PORT10_BASEADDR             (PORTREGISTERS_BASEADDR + 0x0081h)
#define PORTJ_BASEADDR              (PORTREGISTERS_BASEADDR + 0x0120h)








#endif /* DRIVERS_INC_MSP432P401R_H_ */
