# CF-2024-TT12-17
Implementation of Cache Memory System as a part of CEG Fabless initiative.
CMS has two levels of cache - L1 private to each core and L2 shared among the cores
