###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 20:51:38 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (8.284 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[47]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[47]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.269 (P)    0.000 (I)
            Arrival:=   19.995        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.686
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.284

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[47]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 2: MET (8.285 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[48]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[48]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.270 (P)    0.000 (I)
            Arrival:=   19.996        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.687
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.285

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[48]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 3: MET (8.285 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[15]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[15]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.270 (P)    0.000 (I)
            Arrival:=   19.996        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.687
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.285

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[15]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 4: MET (8.285 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[16]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[16]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.270 (P)    0.000 (I)
            Arrival:=   19.996        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.687
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.285

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[16]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 5: MET (8.286 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[46]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[46]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.267 (P)    0.000 (I)
            Arrival:=   19.993        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.286

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[46]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 6: MET (8.286 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[45]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[45]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.267 (P)    0.000 (I)
            Arrival:=   19.993        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.286

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[45]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 7: MET (8.286 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[40]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[40]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.271 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.286

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[40]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 8: MET (8.287 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[71]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[71]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.287

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[71]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 9: MET (8.287 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[39]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[39]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.402
              Slack:=    8.287

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.681   11.402  
  u_mtm_Alu_deserializer/out_reg[39]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.006   11.402  
#--------------------------------------------------------------------------------------------------------------
Path 10: MET (8.287 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[41]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[41]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.271 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.401
              Slack:=    8.287

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.680   11.401  
  u_mtm_Alu_deserializer/out_reg[41]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.005   11.401  
#--------------------------------------------------------------------------------------------------------------
Path 11: MET (8.288 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[42]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[42]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.400
              Slack:=    8.288

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.679   11.400  
  u_mtm_Alu_deserializer/out_reg[42]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.005   11.400  
#--------------------------------------------------------------------------------------------------------------
Path 12: MET (8.288 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[38]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[38]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.400
              Slack:=    8.288

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.679   11.400  
  u_mtm_Alu_deserializer/out_reg[38]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.005   11.400  
#--------------------------------------------------------------------------------------------------------------
Path 13: MET (8.288 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[37]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[37]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.688
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.400
              Slack:=    8.288

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.679   11.400  
  u_mtm_Alu_deserializer/out_reg[37]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.005   11.400  
#--------------------------------------------------------------------------------------------------------------
Path 14: MET (8.289 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[43]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[43]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.689
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.399
              Slack:=    8.289

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.678   11.399  
  u_mtm_Alu_deserializer/out_reg[43]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.004   11.399  
#--------------------------------------------------------------------------------------------------------------
Path 15: MET (8.289 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[8]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[8]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.689
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.399
              Slack:=    8.289

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.678   11.399  
  u_mtm_Alu_deserializer/out_reg[8]/RES      -      RES       F     UCL_DFF_RES      27  0.669   0.004   11.399  
#--------------------------------------------------------------------------------------------------------------
Path 16: MET (8.290 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[69]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[69]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.273 (P)    0.000 (I)
            Arrival:=   19.999        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.690
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.399
              Slack:=    8.290

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.678   11.399  
  u_mtm_Alu_deserializer/out_reg[69]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.004   11.399  
#--------------------------------------------------------------------------------------------------------------
Path 17: MET (8.291 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[36]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[36]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.689
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.291

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[36]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 18: MET (8.291 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[7]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[7]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.689
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.291

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[7]/RES      -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 19: MET (8.292 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[68]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[68]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

           Recovery:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.689
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.397
              Slack:=    8.292

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.676   11.397  
  u_mtm_Alu_deserializer/out_reg[68]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.001   11.397  
#--------------------------------------------------------------------------------------------------------------
Path 20: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[14]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[14]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[14]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 21: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[13]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[13]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[13]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 22: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[12]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[12]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[12]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[44]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[44]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.398
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.677   11.398  
  u_mtm_Alu_deserializer/out_reg[44]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.398  
#--------------------------------------------------------------------------------------------------------------
Path 24: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[10]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[10]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.397
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.676   11.397  
  u_mtm_Alu_deserializer/out_reg[10]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.397  
#--------------------------------------------------------------------------------------------------------------
Path 25: MET (8.295 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[11]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[11]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.397
              Slack:=    8.295

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.676   11.397  
  u_mtm_Alu_deserializer/out_reg[11]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.397  
#--------------------------------------------------------------------------------------------------------------
Path 26: MET (8.296 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[9]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[9]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.397
              Slack:=    8.296

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.676   11.397  
  u_mtm_Alu_deserializer/out_reg[9]/RES      -      RES       F     UCL_DFF_RES      27  0.669   0.002   11.397  
#--------------------------------------------------------------------------------------------------------------
Path 27: MET (8.296 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[61]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[61]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.007
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.693
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.397
              Slack:=    8.296

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC11_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         27  0.987   0.676   11.397  
  u_mtm_Alu_deserializer/out_reg[61]/RES     -      RES       F     UCL_DFF_RES      27  0.669   0.001   11.397  
#--------------------------------------------------------------------------------------------------------------
Path 28: MET (8.319 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[49]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[49]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.685
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.319

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[49]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.010   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 29: MET (8.319 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[17]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[17]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.685
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.319

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[17]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.010   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 30: MET (8.319 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[50]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[50]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.685
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.319

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[50]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.010   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (8.319 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[18]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[18]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.685
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.319

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[18]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.010   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (8.320 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[51]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[51]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.320

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[51]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.009   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 33: MET (8.320 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[19]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[19]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.365
              Slack:=    8.320

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.644   11.365  
  u_mtm_Alu_deserializer/out_reg[19]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.009   11.365  
#--------------------------------------------------------------------------------------------------------------
Path 34: MET (8.320 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[52]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[52]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.364
              Slack:=    8.320

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.643   11.364  
  u_mtm_Alu_deserializer/out_reg[52]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.009   11.364  
#--------------------------------------------------------------------------------------------------------------
Path 35: MET (8.321 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[20]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[20]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.264 (P)    0.000 (I)
            Arrival:=   19.990        0.000

           Recovery:-    0.005
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.685
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.364
              Slack:=    8.321

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.643   11.364  
  u_mtm_Alu_deserializer/out_reg[20]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.009   11.364  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (8.335 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[53]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[53]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.363
              Slack:=    8.335

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.642   11.363  
  u_mtm_Alu_deserializer/out_reg[53]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.008   11.363  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (8.336 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[21]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[21]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.363
              Slack:=    8.336

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.642   11.363  
  u_mtm_Alu_deserializer/out_reg[21]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.007   11.363  
#--------------------------------------------------------------------------------------------------------------
Path 38: MET (8.336 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[55]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[55]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.362
              Slack:=    8.336

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.641   11.362  
  u_mtm_Alu_deserializer/out_reg[55]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.007   11.362  
#--------------------------------------------------------------------------------------------------------------
Path 39: MET (8.337 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[22]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[22]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.362
              Slack:=    8.337

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.641   11.362  
  u_mtm_Alu_deserializer/out_reg[22]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.006   11.362  
#--------------------------------------------------------------------------------------------------------------
Path 40: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[54]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[54]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.361
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.640   11.361  
  u_mtm_Alu_deserializer/out_reg[54]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.005   11.361  
#--------------------------------------------------------------------------------------------------------------
Path 41: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[24]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[24]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.003
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.359
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.638   11.359  
  u_mtm_Alu_deserializer/out_reg[24]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.004   11.359  
#--------------------------------------------------------------------------------------------------------------
Path 42: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[58]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[58]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.273 (P)    0.000 (I)
            Arrival:=   19.999        0.000

           Recovery:-    0.003
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.696
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.358
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.637   11.358  
  u_mtm_Alu_deserializer/out_reg[58]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.002   11.358  
#--------------------------------------------------------------------------------------------------------------
Path 43: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[23]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[23]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.360
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.639   11.360  
  u_mtm_Alu_deserializer/out_reg[23]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.005   11.360  
#--------------------------------------------------------------------------------------------------------------
Path 44: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[25]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[25]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.003
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.359
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.638   11.359  
  u_mtm_Alu_deserializer/out_reg[25]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.003   11.359  
#--------------------------------------------------------------------------------------------------------------
Path 45: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[26]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[26]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.273 (P)    0.000 (I)
            Arrival:=   19.999        0.000

           Recovery:-    0.003
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.358
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.637   11.358  
  u_mtm_Alu_deserializer/out_reg[26]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.003   11.358  
#--------------------------------------------------------------------------------------------------------------
Path 46: MET (8.338 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[57]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[57]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.359
              Slack:=    8.338

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.638   11.359  
  u_mtm_Alu_deserializer/out_reg[57]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.003   11.359  
#--------------------------------------------------------------------------------------------------------------
Path 47: MET (8.339 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[56]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[56]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   20.001        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.360
              Slack:=    8.339

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.639   11.360  
  u_mtm_Alu_deserializer/out_reg[56]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.004   11.360  
#--------------------------------------------------------------------------------------------------------------
Path 48: MET (8.339 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[59]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[59]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.358
              Slack:=    8.339

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.637   11.358  
  u_mtm_Alu_deserializer/out_reg[59]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.002   11.358  
#--------------------------------------------------------------------------------------------------------------
Path 49: MET (8.340 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[27]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[27]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.357
              Slack:=    8.340

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.636   11.357  
  u_mtm_Alu_deserializer/out_reg[27]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.002   11.357  
#--------------------------------------------------------------------------------------------------------------
Path 50: MET (8.340 ns) Recovery Check with Pin u_mtm_Alu_deserializer/out_reg[28]/CLK->RES
               View: WC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[28]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   20.000        0.000

           Recovery:-    0.002
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.357
              Slack:=    8.340

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.001  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.075   10.075  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.102   0.646   10.721  
  u_mtm_Alu_deserializer/FE_OFC10_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         24  0.987   0.636   11.357  
  u_mtm_Alu_deserializer/out_reg[28]/RES     -      RES       F     UCL_DFF_RES      24  0.600   0.002   11.357  
#--------------------------------------------------------------------------------------------------------------
Path 1: MET (8.352 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[0]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[0]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

              Setup:-    0.166
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.522
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.170
              Slack:=    8.352

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.260  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.392   10.945  
  u_mtm_Alu_deserializer/g2477/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.226   11.170  
  u_mtm_Alu_deserializer/err_flags_reg[0]/D  -      D          R     UCL_DFF_RES       1  0.211   0.000   11.170  
#---------------------------------------------------------------------------------------------------------------
Path 2: MET (8.354 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[3]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

              Setup:-    0.166
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.523
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.168
              Slack:=    8.354

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.260  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.392   10.945  
  u_mtm_Alu_deserializer/g2478/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.224   11.168  
  u_mtm_Alu_deserializer/err_flags_reg[3]/D  -      D          R     UCL_DFF_RES       1  0.208   0.000   11.168  
#---------------------------------------------------------------------------------------------------------------
Path 3: MET (8.366 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[4]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[4]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.263 (P)    0.000 (I)
            Arrival:=   19.989        0.000

              Setup:-    0.163
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.526
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.159
              Slack:=    8.366

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.260  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.392   10.945  
  u_mtm_Alu_deserializer/g2474/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.215   11.159  
  u_mtm_Alu_deserializer/err_flags_reg[4]/D  -      D          R     UCL_DFF_RES       1  0.187   0.000   11.159  
#---------------------------------------------------------------------------------------------------------------
Path 4: MET (8.368 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[1]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[1]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.265 (P)    0.000 (I)
            Arrival:=   19.991        0.000

              Setup:-    0.163
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.527
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.159
              Slack:=    8.368

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.260  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.392   10.945  
  u_mtm_Alu_deserializer/g2476/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.214   11.159  
  u_mtm_Alu_deserializer/err_flags_reg[1]/D  -      D          R     UCL_DFF_RES       1  0.187   0.000   11.159  
#---------------------------------------------------------------------------------------------------------------
Path 5: MET (8.369 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[5]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[5]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.163
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.536
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.167
              Slack:=    8.369

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.261  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.391   10.944  
  u_mtm_Alu_deserializer/g2475/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.222   11.167  
  u_mtm_Alu_deserializer/err_flags_reg[5]/D  -      D          R     UCL_DFF_RES       1  0.192   0.000   11.167  
#---------------------------------------------------------------------------------------------------------------
Path 6: MET (8.375 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[2]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[2]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.161
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.537
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    1.162
              Slack:=    8.375

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   F     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.170   0.139   10.260  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.344   0.115   10.375  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  R     UCL_OAI21         2  0.249   0.178   10.553  
  u_mtm_Alu_deserializer/g2483/AUS           -      EIN0->AUS  R     UCL_AND2          6  0.399   0.391   10.944  
  u_mtm_Alu_deserializer/g2473/AUS           -      EIN1->AUS  R     UCL_AON2B_2       1  0.468   0.217   11.162  
  u_mtm_Alu_deserializer/err_flags_reg[2]/D  -      D          R     UCL_DFF_RES       1  0.184   0.000   11.162  
#---------------------------------------------------------------------------------------------------------------
Path 7: MET (8.833 ns) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[6]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (F) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[6]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.162
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.536
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.702
              Slack:=    8.833

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        F     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS           -      EIN->AUS   R     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2683/AUS           -      EIN2->AUS  F     UCL_NOR3          1  0.176   0.101   10.222  
  u_mtm_Alu_deserializer/g2495/AUS           -      EIN2->AUS  R     UCL_NOR3          1  0.237   0.136   10.359  
  u_mtm_Alu_deserializer/g2488/AUS           -      EIN2->AUS  F     UCL_OAI21         2  0.278   0.201   10.559  
  u_mtm_Alu_deserializer/g2486/AUS           -      EIN2->AUS  R     UCL_AON2B_2       1  0.447   0.143   10.702  
  u_mtm_Alu_deserializer/err_flags_reg[6]/D  -      D          R     UCL_DFF_RES       1  0.191   0.000   10.702  
#---------------------------------------------------------------------------------------------------------------
Path 8: MET (8.999 ns) Setup Check with Pin u_mtm_Alu_deserializer/crc_reg[3]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (F) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/crc_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.180
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.518
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.519
              Slack:=    8.999

#---------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  sin                                  -      sin        F     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2737/AUS     -      EIN->AUS   R     UCL_INV           2  0.200   0.120   10.122  
  u_mtm_Alu_deserializer/g2692/AUS     -      EIN0->AUS  F     UCL_MUX2          1  0.176   0.185   10.307  
  u_mtm_Alu_deserializer/g2541/AUS     -      EIN1->AUS  R     UCL_MUX2          1  0.315   0.212   10.519  
  u_mtm_Alu_deserializer/crc_reg[3]/D  -      D          R     UCL_DFF_RES       1  0.320   0.000   10.519  
#---------------------------------------------------------------------------------------------------------
Path 9: MET (9.170 ns) Late Output Delay Assertion
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/out_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) sout
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+    0.000       -0.274
        Net Latency:+    0.000 (P)    0.266 (P)
            Arrival:=   20.000       -0.008

       Output Delay:-   10.000
        Cppr Adjust:+    0.000
      Required Time:=   10.000
       Launch Clock:=   -0.008
          Data Path:+    0.838
              Slack:=    9.170

#---------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc       Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/out_reg/CLK  -      CLK       R     (arrival)      25  0.241       -   -0.008  
  u_mtm_Alu_serializer/out_reg/Q    -      CLK->Q    R     UCL_DFF         1  0.241   0.493    0.485  
  FE_OFC0_sout/AUS                  -      EIN->AUS  R     UCL_BUF         1  0.144   0.345    0.830  
  sout                              -      sout      R     -               1  0.487   0.002    0.830  
#---------------------------------------------------------------------------------------------------
Path 10: MET (9.283 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[0]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[0]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.259
              Slack:=    9.283

#---------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  sin                                  -      sin        R     (arrival)         6  0.200   0.001   10.001  
  u_mtm_Alu_deserializer/g2585/AUS     -      EIN1->AUS  R     UCL_MUX2B         1  0.200   0.258   10.259  
  u_mtm_Alu_deserializer/out_reg[0]/D  -      D          R     UCL_DFF_RES       1  0.138   0.000   10.259  
#---------------------------------------------------------------------------------------------------------
Path 11: MET (9.342 ns) Setup Check with Pin u_mtm_Alu_deserializer/counter_reg[0]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (F) sin
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/counter_reg[0]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.997        0.000

              Setup:-    0.201
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.497
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.154
              Slack:=    9.342

#-------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sin                                      -      sin        F     (arrival)         6  0.200   0.002   10.002  
  u_mtm_Alu_deserializer/g2582/AUS         -      EIN3->AUS  R     UCL_OAI22         1  0.200   0.152   10.154  
  u_mtm_Alu_deserializer/counter_reg[0]/D  -      D          R     UCL_DFF_RES       1  0.484   0.000   10.154  
#-------------------------------------------------------------------------------------------------------------
Path 12: MET (15.485 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[51]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[51]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.158
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.531
       Launch Clock:=   -0.009
          Data Path:+    4.055
              Slack:=   15.485

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.509    3.690  
  u_mtm_Alu_deserializer/g2641/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.356    4.046  
  u_mtm_Alu_deserializer/out_reg[51]/D               -      D          R     UCL_DFF_RES           1  0.152   0.000    4.046  
#---------------------------------------------------------------------------------------------------------------------------
Path 13: MET (15.490 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[50]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[50]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.532
       Launch Clock:=   -0.009
          Data Path:+    4.051
              Slack:=   15.490

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.509    3.691  
  u_mtm_Alu_deserializer/g2640/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.352    4.043  
  u_mtm_Alu_deserializer/out_reg[50]/D               -      D          R     UCL_DFF_RES           1  0.146   0.000    4.043  
#---------------------------------------------------------------------------------------------------------------------------
Path 14: MET (15.503 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[52]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[52]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.534
       Launch Clock:=   -0.009
          Data Path:+    4.040
              Slack:=   15.503

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.509    3.690  
  u_mtm_Alu_deserializer/g2643/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.341    4.031  
  u_mtm_Alu_deserializer/out_reg[52]/D               -      D          R     UCL_DFF_RES           1  0.130   0.000    4.031  
#---------------------------------------------------------------------------------------------------------------------------
Path 15: MET (15.504 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[49]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[49]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.534
       Launch Clock:=   -0.009
          Data Path:+    4.039
              Slack:=   15.504

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.509    3.691  
  u_mtm_Alu_deserializer/g2639/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.475   0.340    4.030  
  u_mtm_Alu_deserializer/out_reg[49]/D               -      D          R     UCL_DFF_RES           1  0.129   0.000    4.030  
#---------------------------------------------------------------------------------------------------------------------------
Path 16: MET (15.506 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[53]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[53]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.009
          Data Path:+    4.048
              Slack:=   15.506

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.509    3.690  
  u_mtm_Alu_deserializer/g2644/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.349    4.039  
  u_mtm_Alu_deserializer/out_reg[53]/D               -      D          R     UCL_DFF_RES           1  0.142   0.000    4.039  
#---------------------------------------------------------------------------------------------------------------------------
Path 17: MET (15.511 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[57]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[57]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.545
       Launch Clock:=   -0.009
          Data Path:+    4.042
              Slack:=   15.511

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.506    3.687  
  u_mtm_Alu_deserializer/g2648/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.472   0.347    4.034  
  u_mtm_Alu_deserializer/out_reg[57]/D               -      D          R     UCL_DFF_RES           1  0.139   0.000    4.034  
#---------------------------------------------------------------------------------------------------------------------------
Path 18: MET (15.512 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[59]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[59]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    4.041
              Slack:=   15.512

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.504    3.685  
  u_mtm_Alu_deserializer/g2650/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.471   0.347    4.032  
  u_mtm_Alu_deserializer/out_reg[59]/D               -      D          R     UCL_DFF_RES           1  0.140   0.000    4.032  
#---------------------------------------------------------------------------------------------------------------------------
Path 19: MET (15.512 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[54]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[54]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.009
          Data Path:+    4.043
              Slack:=   15.512

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.508    3.689  
  u_mtm_Alu_deserializer/g2645/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.345    4.034  
  u_mtm_Alu_deserializer/out_reg[54]/D               -      D          R     UCL_DFF_RES           1  0.136   0.000    4.034  
#---------------------------------------------------------------------------------------------------------------------------
Path 20: MET (15.514 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[56]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[56]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.009
          Data Path:+    4.041
              Slack:=   15.514

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.507    3.688  
  u_mtm_Alu_deserializer/g2647/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.473   0.345    4.032  
  u_mtm_Alu_deserializer/out_reg[56]/D               -      D          R     UCL_DFF_RES           1  0.136   0.000    4.032  
#---------------------------------------------------------------------------------------------------------------------------
Path 21: MET (15.514 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[55]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[55]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.547
       Launch Clock:=   -0.009
          Data Path:+    4.042
              Slack:=   15.514

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.508    3.689  
  u_mtm_Alu_deserializer/g2646/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.474   0.344    4.033  
  u_mtm_Alu_deserializer/out_reg[55]/D               -      D          R     UCL_DFF_RES           1  0.134   0.000    4.033  
#---------------------------------------------------------------------------------------------------------------------------
Path 22: MET (15.514 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[58]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[58]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.273 (P)    0.265 (P)
            Arrival:=   19.999       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    4.039
              Slack:=   15.514

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.505    3.686  
  u_mtm_Alu_deserializer/g2649/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.472   0.344    4.030  
  u_mtm_Alu_deserializer/out_reg[58]/D               -      D          R     UCL_DFF_RES           1  0.135   0.000    4.030  
#---------------------------------------------------------------------------------------------------------------------------
Path 23: MET (15.516 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[27]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[27]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.545
       Launch Clock:=   -0.009
          Data Path:+    4.038
              Slack:=   15.516

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.503    3.684  
  u_mtm_Alu_deserializer/g2635/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.470   0.345    4.029  
  u_mtm_Alu_deserializer/out_reg[27]/D               -      D          R     UCL_DFF_RES           1  0.136   0.000    4.029  
#---------------------------------------------------------------------------------------------------------------------------
Path 24: MET (15.516 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[28]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[28]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.545
       Launch Clock:=   -0.009
          Data Path:+    4.037
              Slack:=   15.516

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.503    3.684  
  u_mtm_Alu_deserializer/g2617/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.470   0.345    4.029  
  u_mtm_Alu_deserializer/out_reg[28]/D               -      D          R     UCL_DFF_RES           1  0.136   0.000    4.029  
#---------------------------------------------------------------------------------------------------------------------------
Path 25: MET (15.525 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[61]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[61]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.154
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.009
          Data Path:+    4.030
              Slack:=   15.525

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK                -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q                  -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                            -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2733/AUS                   -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.328    1.441  
  u_mtm_Alu_deserializer/g2728/AUS                   -      EIN->AUS   F     UCL_INV               4  0.461   0.194    1.636  
  u_mtm_Alu_deserializer/g2702/AUS                   -      EIN0->AUS  R     UCL_NAND3             4  0.297   0.346    1.981  
  u_mtm_Alu_deserializer/g2688/AUS                   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.521   0.190    2.171  
  u_mtm_Alu_deserializer/g2686/AUS                   -      EIN1->AUS  R     UCL_NOR2              1  0.272   0.145    2.316  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS           -      EIN->AUS   R     UCL_BUF              11  0.229   0.384    2.700  
  u_mtm_Alu_deserializer/FE_DBTC5_n_52/AUS           -      EIN->AUS   F     UCL_INV4             29  0.595   0.481    3.181  
  u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52/AUS  -      EIN->AUS   F     UCL_BUF4             14  0.883   0.501    3.682  
  u_mtm_Alu_deserializer/g2652/AUS                   -      SEL->AUS   R     UCL_MUX2B             1  0.468   0.339    4.021  
  u_mtm_Alu_deserializer/out_reg[61]/D               -      D          R     UCL_DFF_RES           1  0.128   0.000    4.021  
#---------------------------------------------------------------------------------------------------------------------------
Path 26: MET (15.861 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[15]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[15]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.270 (P)    0.265 (P)
            Arrival:=   19.996       -0.009

              Setup:-    0.159
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.537
       Launch Clock:=   -0.009
          Data Path:+    3.685
              Slack:=   15.861

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.612    3.288  
  u_mtm_Alu_deserializer/g2604/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.389    3.677  
  u_mtm_Alu_deserializer/out_reg[15]/D      -      D          R     UCL_DFF_RES           1  0.163   0.000    3.677  
#------------------------------------------------------------------------------------------------------------------
Path 27: MET (15.864 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[22]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[22]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.159
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=   -0.009
          Data Path:+    3.687
              Slack:=   15.864

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.611    3.286  
  u_mtm_Alu_deserializer/g2611/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.392    3.679  
  u_mtm_Alu_deserializer/out_reg[22]/D      -      D          R     UCL_DFF_RES           1  0.168   0.000    3.679  
#------------------------------------------------------------------------------------------------------------------
Path 28: MET (15.865 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[17]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[17]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.158
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.532
       Launch Clock:=   -0.009
          Data Path:+    3.675
              Slack:=   15.865

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.612    3.287  
  u_mtm_Alu_deserializer/g2606/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.380    3.666  
  u_mtm_Alu_deserializer/out_reg[17]/D      -      D          R     UCL_DFF_RES           1  0.150   0.000    3.666  
#------------------------------------------------------------------------------------------------------------------
Path 29: MET (15.867 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[18]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[18]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.532
       Launch Clock:=   -0.009
          Data Path:+    3.674
              Slack:=   15.867

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.612    3.287  
  u_mtm_Alu_deserializer/g2607/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.378    3.665  
  u_mtm_Alu_deserializer/out_reg[18]/D      -      D          R     UCL_DFF_RES           1  0.147   0.000    3.665  
#------------------------------------------------------------------------------------------------------------------
Path 30: MET (15.868 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[20]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[20]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.264 (P)    0.265 (P)
            Arrival:=   19.990       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.533
       Launch Clock:=   -0.009
          Data Path:+    3.674
              Slack:=   15.868

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.611    3.286  
  u_mtm_Alu_deserializer/g2609/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.379    3.665  
  u_mtm_Alu_deserializer/out_reg[20]/D      -      D          R     UCL_DFF_RES           1  0.149   0.000    3.665  
#------------------------------------------------------------------------------------------------------------------
Path 31: MET (15.873 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[16]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[16]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.270 (P)    0.265 (P)
            Arrival:=   19.996       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.539
       Launch Clock:=   -0.009
          Data Path:+    3.675
              Slack:=   15.873

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.612    3.288  
  u_mtm_Alu_deserializer/g2605/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.379    3.666  
  u_mtm_Alu_deserializer/out_reg[16]/D      -      D          R     UCL_DFF_RES           1  0.148   0.000    3.666  
#------------------------------------------------------------------------------------------------------------------
Path 32: MET (15.874 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[19]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[19]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.263 (P)    0.265 (P)
            Arrival:=   19.989       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.533
       Launch Clock:=   -0.009
          Data Path:+    3.668
              Slack:=   15.874

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.611    3.286  
  u_mtm_Alu_deserializer/g2608/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.373    3.659  
  u_mtm_Alu_deserializer/out_reg[19]/D      -      D          R     UCL_DFF_RES           1  0.140   0.000    3.659  
#------------------------------------------------------------------------------------------------------------------
Path 33: MET (15.874 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[14]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[14]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=   -0.009
          Data Path:+    3.677
              Slack:=   15.874

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.609    3.284  
  u_mtm_Alu_deserializer/g2603/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.829   0.384    3.669  
  u_mtm_Alu_deserializer/out_reg[14]/D      -      D          R     UCL_DFF_RES           1  0.157   0.000    3.669  
#------------------------------------------------------------------------------------------------------------------
Path 34: MET (15.876 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[21]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[21]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    3.677
              Slack:=   15.876

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.611    3.286  
  u_mtm_Alu_deserializer/g2610/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.830   0.382    3.668  
  u_mtm_Alu_deserializer/out_reg[21]/D      -      D          R     UCL_DFF_RES           1  0.154   0.000    3.668  
#------------------------------------------------------------------------------------------------------------------
Path 35: MET (15.879 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[7]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[7]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.159
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.539
       Launch Clock:=   -0.009
          Data Path:+    3.668
              Slack:=   15.879

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.596    3.271  
  u_mtm_Alu_deserializer/g2596/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.825   0.388    3.659  
  u_mtm_Alu_deserializer/out_reg[7]/D       -      D          R     UCL_DFF_RES           1  0.163   0.000    3.659  
#------------------------------------------------------------------------------------------------------------------
Path 36: MET (15.881 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[26]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[26]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.273 (P)    0.265 (P)
            Arrival:=   19.999       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    3.671
              Slack:=   15.881

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.613    3.288  
  u_mtm_Alu_deserializer/g2615/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.374    3.662  
  u_mtm_Alu_deserializer/out_reg[26]/D      -      D          R     UCL_DFF_RES           1  0.142   0.000    3.662  
#------------------------------------------------------------------------------------------------------------------
Path 37: MET (15.882 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[13]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[13]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.543
       Launch Clock:=   -0.009
          Data Path:+    3.670
              Slack:=   15.882

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.606    3.282  
  u_mtm_Alu_deserializer/g2602/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.828   0.380    3.661  
  u_mtm_Alu_deserializer/out_reg[13]/D      -      D          R     UCL_DFF_RES           1  0.150   0.000    3.661  
#------------------------------------------------------------------------------------------------------------------
Path 38: MET (15.884 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[11]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[11]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.543
       Launch Clock:=   -0.009
          Data Path:+    3.668
              Slack:=   15.884

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.600    3.275  
  u_mtm_Alu_deserializer/g2600/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.827   0.384    3.659  
  u_mtm_Alu_deserializer/out_reg[11]/D      -      D          R     UCL_DFF_RES           1  0.156   0.000    3.659  
#------------------------------------------------------------------------------------------------------------------
Path 39: MET (15.884 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[12]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[12]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.543
       Launch Clock:=   -0.009
          Data Path:+    3.668
              Slack:=   15.884

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.605    3.280  
  u_mtm_Alu_deserializer/g2601/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.828   0.379    3.659  
  u_mtm_Alu_deserializer/out_reg[12]/D      -      D          R     UCL_DFF_RES           1  0.149   0.000    3.659  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (15.884 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[23]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[23]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.275 (P)    0.265 (P)
            Arrival:=   20.001       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.009
          Data Path:+    3.670
              Slack:=   15.884

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.612    3.288  
  u_mtm_Alu_deserializer/g2612/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.374    3.661  
  u_mtm_Alu_deserializer/out_reg[23]/D      -      D          R     UCL_DFF_RES           1  0.141   0.000    3.661  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (15.885 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[25]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[25]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    3.669
              Slack:=   15.885

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.613    3.288  
  u_mtm_Alu_deserializer/g2614/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.372    3.660  
  u_mtm_Alu_deserializer/out_reg[25]/D      -      D          R     UCL_DFF_RES           1  0.139   0.000    3.660  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (15.885 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[24]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[24]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.545
       Launch Clock:=   -0.009
          Data Path:+    3.669
              Slack:=   15.885

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.613    3.288  
  u_mtm_Alu_deserializer/g2613/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.831   0.372    3.660  
  u_mtm_Alu_deserializer/out_reg[24]/D      -      D          R     UCL_DFF_RES           1  0.139   0.000    3.660  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (15.885 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[68]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[68]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.158
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.540
       Launch Clock:=   -0.009
          Data Path:+    3.663
              Slack:=   15.885

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.597    3.272  
  u_mtm_Alu_deserializer/g2589/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.825   0.382    3.654  
  u_mtm_Alu_deserializer/out_reg[68]/D      -      D          R     UCL_DFF_RES           1  0.154   0.000    3.654  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (15.887 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[9]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[9]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.543
       Launch Clock:=   -0.009
          Data Path:+    3.665
              Slack:=   15.887

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.600    3.275  
  u_mtm_Alu_deserializer/g2598/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.826   0.381    3.656  
  u_mtm_Alu_deserializer/out_reg[9]/D       -      D          R     UCL_DFF_RES           1  0.153   0.000    3.656  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (15.889 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[10]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[10]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.274 (P)    0.265 (P)
            Arrival:=   20.000       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.544
       Launch Clock:=   -0.009
          Data Path:+    3.664
              Slack:=   15.889

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.601    3.276  
  u_mtm_Alu_deserializer/g2599/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.827   0.379    3.655  
  u_mtm_Alu_deserializer/out_reg[10]/D      -      D          R     UCL_DFF_RES           1  0.149   0.000    3.655  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (15.889 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[8]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[8]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.540
       Launch Clock:=   -0.009
          Data Path:+    3.660
              Slack:=   15.889

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.599    3.274  
  u_mtm_Alu_deserializer/g2597/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.826   0.377    3.652  
  u_mtm_Alu_deserializer/out_reg[8]/D       -      D          R     UCL_DFF_RES           1  0.147   0.000    3.652  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (15.896 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[69]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[69]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.273 (P)    0.265 (P)
            Arrival:=   19.999       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=   -0.009
          Data Path:+    3.654
              Slack:=   15.896

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.593    3.269  
  u_mtm_Alu_deserializer/g2590/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.824   0.377    3.646  
  u_mtm_Alu_deserializer/out_reg[69]/D      -      D          R     UCL_DFF_RES           1  0.147   0.000    3.646  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (15.907 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[5]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[5]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.157
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.541
       Launch Clock:=   -0.009
          Data Path:+    3.643
              Slack:=   15.907

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.581    3.256  
  u_mtm_Alu_deserializer/g2594/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.817   0.378    3.634  
  u_mtm_Alu_deserializer/out_reg[5]/D       -      D          R     UCL_DFF_RES           1  0.148   0.000    3.634  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (15.910 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[70]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[70]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=   -0.009
          Data Path:+    3.641
              Slack:=   15.910

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.587    3.262  
  u_mtm_Alu_deserializer/g2591/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.821   0.370    3.632  
  u_mtm_Alu_deserializer/out_reg[70]/D      -      D          R     UCL_DFF_RES           1  0.138   0.000    3.632  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (15.911 ns) Setup Check with Pin u_mtm_Alu_deserializer/out_reg[6]/CLK->D
               View: WC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/drdy_reg/CLK
              Clock: (R) _clk
           Endpoint: (R) u_mtm_Alu_deserializer/out_reg[6]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.274       -0.274
        Net Latency:+    0.272 (P)    0.265 (P)
            Arrival:=   19.998       -0.009

              Setup:-    0.156
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.542
       Launch Clock:=   -0.009
          Data Path:+    3.640
              Slack:=   15.911

#------------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/drdy_reg/CLK       -      CLK        R     (arrival)            25  0.241       -   -0.009  
  u_mtm_Alu_deserializer/drdy_reg/Q         -      CLK->Q     R     UCL_DFF_RES           4  0.241   0.573    0.564  
  FE_OFC1_data_ready1/AUS                   -      EIN->AUS   F     UCL_INV              14  0.269   0.549    1.113  
  u_mtm_Alu_deserializer/g2731/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       4  1.083   0.399    1.512  
  u_mtm_Alu_deserializer/g2717/AUS          -      EIN0->AUS  F     UCL_NAND2_WIDEN       3  0.537   0.161    1.673  
  u_mtm_Alu_deserializer/g2713/AUS          -      EIN->AUS   R     UCL_INV               1  0.273   0.093    1.765  
  u_mtm_Alu_deserializer/g2702/AUS          -      EIN2->AUS  F     UCL_NAND3             4  0.129   0.198    1.964  
  u_mtm_Alu_deserializer/g2688/AUS          -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.435   0.216    2.179  
  u_mtm_Alu_deserializer/g2686/AUS          -      EIN1->AUS  F     UCL_NOR2              1  0.272   0.108    2.287  
  u_mtm_Alu_deserializer/FE_OFC21_n_52/AUS  -      EIN->AUS   F     UCL_BUF              11  0.205   0.388    2.675  
  u_mtm_Alu_deserializer/FE_OFC8_n_52/AUS   -      EIN->AUS   F     UCL_BUF4             25  0.626   0.584    3.259  
  u_mtm_Alu_deserializer/g2595/AUS          -      SEL->AUS   R     UCL_MUX2B             1  0.819   0.372    3.631  
  u_mtm_Alu_deserializer/out_reg[6]/D       -      D          R     UCL_DFF_RES           1  0.140   0.000    3.631  
#------------------------------------------------------------------------------------------------------------------

