strict digraph "compose( ,  )" {
	node [label="\N"];
	"129:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9590>",
		def_var="['Line_loop_en']",
		fillcolor=deepskyblue,
		label="129:AS
Line_loop_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"104:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3610>",
		def_var="['FullDuplex']",
		fillcolor=deepskyblue,
		label="104:AS
FullDuplex = 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"130:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa96d0>",
		def_var="['Speed']",
		fillcolor=deepskyblue,
		label="130:AS
Speed = 3'b001;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"119:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8a10>",
		def_var="['broadcast_MAX']",
		fillcolor=deepskyblue,
		label="119:AS
broadcast_MAX = 10;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"115:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8410>",
		def_var="['MAC_rx_add_prom_data']",
		fillcolor=deepskyblue,
		label="115:AS
MAC_rx_add_prom_data = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"101:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb31d0>",
		def_var="['pause_frame_send_en']",
		fillcolor=deepskyblue,
		label="101:AS
pause_frame_send_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"102:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3350>",
		def_var="['pause_quanta_set']",
		fillcolor=deepskyblue,
		label="102:AS
pause_quanta_set = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"108:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3b90>",
		def_var="['MAC_tx_add_prom_add']",
		fillcolor=deepskyblue,
		label="108:AS
MAC_tx_add_prom_add = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"124:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9150>",
		def_var="['RX_MIN_LENGTH']",
		fillcolor=deepskyblue,
		label="124:AS
RX_MIN_LENGTH = 64;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"100:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3050>",
		def_var="['Tx_Lwmark']",
		fillcolor=deepskyblue,
		label="100:AS
Tx_Lwmark = 5'h19;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"127:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9410>",
		def_var="['CPU_rd_apply']",
		fillcolor=deepskyblue,
		label="127:AS
CPU_rd_apply = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"116:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8590>",
		def_var="['MAC_rx_add_prom_add']",
		fillcolor=deepskyblue,
		label="116:AS
MAC_rx_add_prom_add = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"123:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8f90>",
		def_var="['RX_MAX_LENGTH']",
		fillcolor=deepskyblue,
		label="123:AS
RX_MAX_LENGTH = 1518;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"118:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8890>",
		def_var="['broadcast_filter_en']",
		fillcolor=deepskyblue,
		label="118:AS
broadcast_filter_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"114:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8290>",
		def_var="['MAC_rx_add_chk_en']",
		fillcolor=deepskyblue,
		label="114:AS
MAC_rx_add_chk_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"109:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3d10>",
		def_var="['MAC_tx_add_prom_wr']",
		fillcolor=deepskyblue,
		label="109:AS
MAC_tx_add_prom_wr = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"106:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3890>",
		def_var="['IFGset']",
		fillcolor=deepskyblue,
		label="106:AS
IFGset = 10;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"120:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8b90>",
		def_var="['RX_APPEND_CRC']",
		fillcolor=deepskyblue,
		label="120:AS
RX_APPEND_CRC = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"117:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8710>",
		def_var="['MAC_rx_add_prom_wr']",
		fillcolor=deepskyblue,
		label="117:AS
MAC_rx_add_prom_wr = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"111:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3f90>",
		def_var="['xoff_cpu']",
		fillcolor=deepskyblue,
		label="111:AS
xoff_cpu = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"112:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8110>",
		def_var="['xon_cpu']",
		fillcolor=deepskyblue,
		label="112:AS
xon_cpu = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"110:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3e50>",
		def_var="['tx_pause_en']",
		fillcolor=deepskyblue,
		label="110:AS
tx_pause_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"105:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3750>",
		def_var="['MaxRetry']",
		fillcolor=deepskyblue,
		label="105:AS
MaxRetry = 2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"107:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3a10>",
		def_var="['MAC_tx_add_prom_data']",
		fillcolor=deepskyblue,
		label="107:AS
MAC_tx_add_prom_data = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"99:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff7665ed0>",
		def_var="['Tx_Hwmark']",
		fillcolor=deepskyblue,
		label="99:AS
Tx_Hwmark = 5'h1e;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"121:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8cd0>",
		def_var="['CRC_chk_en']",
		fillcolor=deepskyblue,
		label="121:AS
CRC_chk_en = 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"122:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8e10>",
		def_var="['RX_IFG_SET']",
		fillcolor=deepskyblue,
		label="122:AS
RX_IFG_SET = 10;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"103:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fb34d0>",
		def_var="['MAC_tx_add_en']",
		fillcolor=deepskyblue,
		label="103:AS
MAC_tx_add_en = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"126:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9290>",
		def_var="['CPU_rd_addr']",
		fillcolor=deepskyblue,
		label="126:AS
CPU_rd_addr = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
}
