$date
	Sat Aug  3 14:52:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIFO_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 1 & clk $end
$var reg 8 ' data_in [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_en $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 + data_in [7:0] $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var parameter 32 , ADDR_WIDTH $end
$var parameter 32 - DATA_WIDTH $end
$var reg 4 . count [3:0] $end
$var reg 8 / data_out [7:0] $end
$var reg 4 0 rd_ptr [3:0] $end
$var reg 4 1 wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b100 ,
b1000 %
b100 $
$end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
b0 +
0*
1)
0(
b0 '
0&
b0 #
1"
0!
$end
#5000
1&
#10000
0&
0)
#15000
1&
#20000
0&
b10100101 '
b10100101 +
1*
#25000
0"
b1 .
b1 1
1&
#30000
0&
0*
#35000
1&
#40000
0&
1(
#45000
1"
b0 .
b1 0
b10100101 #
b10100101 /
1&
#50000
0&
0(
#55000
1&
#60000
0&
#65000
1&
#70000
0&
