#
# Created by System Generator     Fri Oct  1 09:06:18 2010
#
# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator.
#

source SgIseProject.tcl

namespace eval ::xilinx::dsptool::iseproject::param {

    set Project {r4_iadc_spec_cw}
    set Family {Virtex5}
    set Device {xc5vsx95t}
    set Package {ff1136}
    set Speed {-1}
    set HDLLanguage {vhdl}
    set SynthesisTool {XST}
    set Simulator {Modelsim-SE}
    set MapEffortLevel {High}
    set ParEffortLevel {High}
    set Frequency {149.99925000375}
    set ProjectFiles {
        {{r4_iadc_spec_cw.vhd}}
        {{r4_iadc_spec.vhd}}
        {{r4_iadc_spec_cw.ucf}}
        {{bmg_24_vx5_0206823b131149d8.mif}}
        {{bmg_24_vx5_17f5cef47a567d97.mif}}
        {{bmg_24_vx5_22468d6827fd0e85.mif}}
        {{bmg_24_vx5_2c49e6ef11a51d10.mif}}
        {{bmg_24_vx5_2c89c45c28fef7b6.mif}}
        {{bmg_24_vx5_462f2ec6a7a3f012.mif}}
        {{bmg_24_vx5_491b66ad487fb1cf.mif}}
        {{bmg_24_vx5_6f3d016421754f60.mif}}
        {{bmg_24_vx5_7bc1e03f2e4955ca.mif}}
        {{bmg_24_vx5_8259598782c619da.mif}}
        {{bmg_24_vx5_916edb207080a9d0.mif}}
        {{bmg_24_vx5_941504d2ced01311.mif}}
        {{bmg_24_vx5_94232660d90f6688.mif}}
        {{bmg_24_vx5_9d8577c93c4baa0d.mif}}
        {{bmg_24_vx5_b3a285035a3712ee.mif}}
        {{bmg_24_vx5_b56a7cdaabc490ac.mif}}
        {{bmg_24_vx5_c5c136a08dd56dbc.mif}}
        {{bmg_24_vx5_cd3584ee10cade7e.mif}}
        {{bmg_24_vx5_cee1e5321fc14302.mif}}
        {{bmg_24_vx5_e356d8b9149f54d5.mif}}
        {{dmg_33_vx5_27954da46fb8f5d8.mif}}
        {{dmg_33_vx5_3b5827b9b9c34c2c.mif}}
        {{dmg_33_vx5_47bf930170fd8e60.mif}}
        {{dmg_33_vx5_6ab87bec3a8932d3.mif}}
        {{dmg_33_vx5_af86f8a7a0de7d76.mif}}
        {{dmg_33_vx5_efe4f2e28a6a56b5.mif}}
        {{D:\casper10_1\projects\radix4\r4_iadc_spec.mdl}}
    }
    set TopLevelModule {/r4_iadc_spec_cw}
    set SynthesisConstraintsFile {r4_iadc_spec_cw.xcf}
    set ImplementationStopView {Structural}
    set ProjectGenerator {SysgenDSP}

}
::xilinx::dsptool::iseproject::create
