# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/full_adder_4B/ipshared/0273/sim/ATAD_SPLIT_4.vhd" \
"../../../../project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_ATAD_SPLIT_4_0_0/sim/full_adder_4B_ATAD_SPLIT_4_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_ATAD_SPLIT_4_0_1/sim/full_adder_4B_ATAD_SPLIT_4_0_1.vhd" \

# Do not sort compile order
nosort
