{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591570860272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591570860280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 16:01:00 2020 " "Processing started: Sun Jun 07 16:01:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591570860280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570860280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570860280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591570860811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591570860811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_manager " "Found entity 1: score_manager" {  } { { "score_manager.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/score_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/score_display.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874086 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_testbench " "Found entity 2: LFSR_testbench" {  } { { "LFSR.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/LFSR.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_inner_driver.v" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591570874087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "keyboard_inner_driver.v" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "keyboard_press_driver.v" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874089 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" DE1_SoC.sv(56) " "Verilog HDL syntax error at DE1_SoC.sv(56) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/DE1_SoC.sv" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591570874090 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" DE1_SoC.sv(59) " "Verilog HDL syntax error at DE1_SoC.sv(59) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/DE1_SoC.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591570874090 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SoC.sv(103) " "Verilog HDL Module Instantiation warning at DE1_SoC.sv(103): ignored dangling comma in List of Port Connections" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/DE1_SoC.sv" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591570874091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key DE1_SoC.sv(10) " "Verilog HDL Declaration information at DE1_SoC.sv(10): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/DE1_SoC.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591570874091 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC DE1_SoC.sv(5) " "Ignored design unit \"DE1_SoC\" at DE1_SoC.sv(5) due to previous errors" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/DE1_SoC.sv" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591570874091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_framebuffer " "Found entity 1: VGA_framebuffer" {  } { { "VGA_framebuffer.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/VGA_framebuffer.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_screen.sv 2 2 " "Found 2 design units, including 2 entities, in source file clear_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clear_screen " "Found entity 1: clear_screen" {  } { { "clear_screen.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/clear_screen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874094 ""} { "Info" "ISGN_ENTITY_NAME" "2 clear_screen_testbench " "Found entity 2: clear_screen_testbench" {  } { { "clear_screen.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/clear_screen.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_drawer " "Found entity 1: pipe_drawer" {  } { { "pipe_drawer.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/pipe_drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874095 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_drawer_testbench " "Found entity 2: pipe_drawer_testbench" {  } { { "pipe_drawer.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/pipe_drawer.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file bird_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird_drawer " "Found entity 1: bird_drawer" {  } { { "bird_drawer.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/bird_drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874097 ""} { "Info" "ISGN_ENTITY_NAME" "2 bird_drawer_testbench " "Found entity 2: bird_drawer_testbench" {  } { { "bird_drawer.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/bird_drawer.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_manager.sv 2 2 " "Found 2 design units, including 2 entities, in source file display_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_manager " "Found entity 1: display_manager" {  } { { "display_manager.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/display_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874098 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_manager_testbench " "Found entity 2: display_manager_testbench" {  } { { "display_manager.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/display_manager.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object_clear.sv 1 1 " "Found 1 design units, including 1 entities, in source file object_clear.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_clear " "Found entity 1: object_clear" {  } { { "object_clear.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/object_clear.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.sv 2 2 " "Found 2 design units, including 2 entities, in source file bird_physics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/bird_physics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874101 ""} { "Info" "ISGN_ENTITY_NAME" "2 bird_physics_testbench " "Found entity 2: bird_physics_testbench" {  } { { "bird_physics.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/bird_physics.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_drawer_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_drawer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_drawer_top " "Found entity 1: pipe_drawer_top" {  } { { "pipe_drawer_top.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/pipe_drawer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874103 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_drawer_top_testbench " "Found entity 2: pipe_drawer_top_testbench" {  } { { "pipe_drawer_top.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/pipe_drawer_top.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_manager " "Found entity 1: game_manager" {  } { { "game_manager.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/game_manager.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detector.sv 2 2 " "Found 2 design units, including 2 entities, in source file collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "collision_detector.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874106 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_detector_testbench " "Found entity 2: collision_detector_testbench" {  } { { "collision_detector.sv" "" { Text "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/collision_detector.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591570874106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874106 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/aavan/Documents/School/EE 371/lab6/371Lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591570874270 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 07 16:01:14 2020 " "Processing ended: Sun Jun 07 16:01:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591570874270 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591570874270 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591570874270 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874270 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591570874892 ""}
