<stg><name>AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rem = alloca i32 1

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %add_ln1075_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln1075

]]></Node>
<StgValue><ssdm name="add_ln1075_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %sub3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub3

]]></Node>
<StgValue><ssdm name="sub3_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load

]]></Node>
<StgValue><ssdm name="last_blk_width_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load

]]></Node>
<StgValue><ssdm name="cols_bound_per_npc_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %sext_ln1075_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln1075

]]></Node>
<StgValue><ssdm name="sext_ln1075_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_16, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data1, void @empty_16, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 0, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %rem_1 = load i32 %rem

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %j_2 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="31">
<![CDATA[
for.body:3 %zext_ln1055 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln1055"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln1055 = icmp_slt  i32 %zext_ln1055, i32 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln1055"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body:5 %add_ln1055 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1055"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln1055 = br i1 %icmp_ln1055, void %for.end.loopexit.exitStub, void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %bLast_width = icmp_eq  i32 %j_2, i32 %sub_read

]]></Node>
<StgValue><ssdm name="bLast_width"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split:4 %xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8

]]></Node>
<StgValue><ssdm name="xf_bits_per_clock"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.body.split:5 %zext_ln1061 = zext i4 %xf_bits_per_clock

]]></Node>
<StgValue><ssdm name="zext_ln1061"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="4">
<![CDATA[
for.body.split:6 %zext_ln1061_1 = zext i4 %xf_bits_per_clock

]]></Node>
<StgValue><ssdm name="zext_ln1061_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body.split:7 %ptr_width_minus = select i1 %bLast_width, i5 %sub3_read, i5 0

]]></Node>
<StgValue><ssdm name="ptr_width_minus"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.body.split:8 %sext_ln1062 = sext i5 %ptr_width_minus

]]></Node>
<StgValue><ssdm name="sext_ln1062"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:9 %icmp_ln1066 = icmp_sgt  i32 %zext_ln1061, i32 %rem_1

]]></Node>
<StgValue><ssdm name="icmp_ln1066"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:11 %br_ln1066 = br i1 %icmp_ln1066, void %if.else, void %if.then_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1066"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else:0 %select_ln1075 = select i1 %bLast_width, i5 %add_ln1075_read, i5 15

]]></Node>
<StgValue><ssdm name="select_ln1075"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
if.else:1 %zext_ln1075 = zext i5 %select_ln1075

]]></Node>
<StgValue><ssdm name="zext_ln1075"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %sub_ln1075 = sub i32 %zext_ln1075, i32 %rem_1

]]></Node>
<StgValue><ssdm name="sub_ln1075"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:3 %sub_ln1075_1 = sub i32 8, i32 %rem_1

]]></Node>
<StgValue><ssdm name="sub_ln1075_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:4 %icmp_ln628 = icmp_ugt  i32 %sub_ln1075_1, i32 %sub_ln1075

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32">
<![CDATA[
if.else:5 %trunc_ln628 = trunc i32 %sub_ln1075_1

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32">
<![CDATA[
if.else:6 %trunc_ln628_1 = trunc i32 %sub_ln1075

]]></Node>
<StgValue><ssdm name="trunc_ln628_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:8 %sub_ln628_2 = sub i3 %trunc_ln628, i3 %trunc_ln628_1

]]></Node>
<StgValue><ssdm name="sub_ln628_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:10 %sub_ln628_3 = sub i3 %trunc_ln628_1, i3 %trunc_ln628

]]></Node>
<StgValue><ssdm name="sub_ln628_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.else:11 %select_ln628 = select i1 %icmp_ln628, i3 %sub_ln628_2, i3 %sub_ln628_3

]]></Node>
<StgValue><ssdm name="select_ln628"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:14 %xor_ln628_2 = xor i3 %select_ln628, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln628_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="3">
<![CDATA[
if.else:16 %zext_ln628_4 = zext i3 %xor_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:18 %lshr_ln628_4 = lshr i8 255, i8 %zext_ln628_4

]]></Node>
<StgValue><ssdm name="lshr_ln628_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:20 %rem_3 = sub i32 %rem_1, i32 %zext_ln1061

]]></Node>
<StgValue><ssdm name="rem_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:21 %store_ln1076 = store i32 %rem_3, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1076"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:0 %icmp_ln1067 = icmp_eq  i32 %rem_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1067"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="32">
<![CDATA[
if.then_ifconv:1 %trunc_ln1068 = trunc i32 %rem_1

]]></Node>
<StgValue><ssdm name="trunc_ln1068"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32">
<![CDATA[
if.then_ifconv:2 %trunc_ln1068_1 = trunc i32 %rem_1

]]></Node>
<StgValue><ssdm name="trunc_ln1068_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then_ifconv:15 %add_ln1072 = add i5 %zext_ln1061_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln1072"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
if.then_ifconv:16 %sext_ln1072 = sext i5 %add_ln1072

]]></Node>
<StgValue><ssdm name="sext_ln1072"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="5">
<![CDATA[
if.then_ifconv:17 %trunc_ln1072 = trunc i5 %add_ln1072

]]></Node>
<StgValue><ssdm name="trunc_ln1072"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32">
<![CDATA[
if.then_ifconv:18 %trunc_ln1072_1 = trunc i32 %rem_1

]]></Node>
<StgValue><ssdm name="trunc_ln1072_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:19 %sub_ln628_1 = sub i3 %trunc_ln1072, i3 %trunc_ln1072_1

]]></Node>
<StgValue><ssdm name="sub_ln628_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:24 %icmp_ln368 = icmp_ugt  i32 %rem_1, i32 %sext_ln1072

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="32">
<![CDATA[
if.then_ifconv:25 %trunc_ln368 = trunc i32 %rem_1

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
if.then_ifconv:26 %trunc_ln368_1 = trunc i5 %add_ln1072

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then_ifconv:28 %select_ln368 = select i1 %icmp_ln368, i3 %trunc_ln368, i3 %trunc_ln368_1

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then_ifconv:29 %select_ln368_1 = select i1 %icmp_ln368, i3 %trunc_ln368_1, i3 %trunc_ln368

]]></Node>
<StgValue><ssdm name="select_ln368_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:31 %xor_ln368_1 = xor i3 %select_ln368, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln368_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:33 %zext_ln368_2 = zext i3 %select_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:34 %zext_ln368_3 = zext i3 %xor_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:38 %shl_ln368_1 = shl i8 255, i8 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="shl_ln368_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:39 %lshr_ln368_1 = lshr i8 255, i8 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="lshr_ln368_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:40 %and_ln368 = and i8 %shl_ln368_1, i8 %lshr_ln368_1

]]></Node>
<StgValue><ssdm name="and_ln368"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:45 %rem_2 = add i32 %rem_1, i32 %sext_ln1062

]]></Node>
<StgValue><ssdm name="rem_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:47 %store_ln1074 = store i32 %rem_2, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1074"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30_ifconv:7 %icmp_ln1085 = icmp_slt  i32 %j_2, i32 %cols_bound_per_npc_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln1085"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30_ifconv:8 %br_ln1085 = br i1 %icmp_ln1085, void %if.end42, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end42:0 %add_ln1087 = add i32 %j_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1087"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end42:1 %j_3 = select i1 %bLast_width, i32 0, i32 %add_ln1087

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end42:2 %store_ln1055 = store i32 %j_3, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln1055"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end42:3 %store_ln1055 = store i31 %add_ln1055, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln1055"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.end42:4 %br_ln1055 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln1058 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln1058"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln1057 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8294400, i64 4147200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1057"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln1050 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1050"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split:10 %p_Val2_load = load i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
<literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:7 %tmp_3 = partselect i8 @llvm.part.select.i8, i8 %p_Val2_load, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
<literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:9 %xor_ln628_1 = xor i3 %trunc_ln628, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln628_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else:12 %select_ln628_1 = select i1 %icmp_ln628, i8 %tmp_3, i8 %p_Val2_load

]]></Node>
<StgValue><ssdm name="select_ln628_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.else:13 %select_ln628_2 = select i1 %icmp_ln628, i3 %xor_ln628_1, i3 %trunc_ln628

]]></Node>
<StgValue><ssdm name="select_ln628_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="3">
<![CDATA[
if.else:15 %zext_ln628_3 = zext i3 %select_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:17 %lshr_ln628_3 = lshr i8 %select_ln628_1, i8 %zext_ln628_3

]]></Node>
<StgValue><ssdm name="lshr_ln628_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:19 %p_Result_4 = and i8 %lshr_ln628_3, i8 %lshr_ln628_4

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
if.else:22 %br_ln0 = br void %if.end30_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:3 %sub_ln628 = sub i3 0, i3 %trunc_ln1068

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:4 %zext_ln628 = zext i3 %sub_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:5 %zext_ln628_1 = zext i3 %sub_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:6 %lshr_ln628 = lshr i8 %p_Val2_load, i8 %zext_ln628

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:7 %lshr_ln628_1 = lshr i8 255, i8 %zext_ln628_1

]]></Node>
<StgValue><ssdm name="lshr_ln628_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:8 %p_Result_s = and i8 %lshr_ln628, i8 %lshr_ln628_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:9 %sub_ln368 = sub i3 0, i3 %trunc_ln1068_1

]]></Node>
<StgValue><ssdm name="sub_ln368"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:10 %zext_ln368 = zext i3 %sub_ln368

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:11 %lshr_ln368 = lshr i8 255, i8 %zext_ln368

]]></Node>
<StgValue><ssdm name="lshr_ln368"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln1067" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:12 %p_Result_1 = and i8 %p_Result_s, i8 %lshr_ln368

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then_ifconv:13 %localbuffer_V_7 = select i1 %icmp_ln1067, i8 0, i8 %p_Result_1

]]></Node>
<StgValue><ssdm name="localbuffer_V_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:14 %val_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ldata1

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:20 %xor_ln628 = xor i3 %sub_ln628_1, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:21 %zext_ln628_2 = zext i3 %xor_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:22 %lshr_ln628_2 = lshr i8 255, i8 %zext_ln628_2

]]></Node>
<StgValue><ssdm name="lshr_ln628_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:23 %p_Result_2 = and i8 %val_V, i8 %lshr_ln628_2

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then_ifconv:27 %xor_ln368 = xor i3 %trunc_ln368, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then_ifconv:30 %select_ln368_2 = select i1 %icmp_ln368, i3 %xor_ln368, i3 %trunc_ln368

]]></Node>
<StgValue><ssdm name="select_ln368_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="3">
<![CDATA[
if.then_ifconv:32 %zext_ln368_1 = zext i3 %select_ln368_2

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:35 %shl_ln368 = shl i8 %p_Result_2, i8 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="shl_ln368"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
<literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:36 %tmp = partselect i8 @llvm.part.select.i8, i8 %shl_ln368, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then_ifconv:37 %select_ln368_3 = select i1 %icmp_ln368, i8 %tmp, i8 %shl_ln368

]]></Node>
<StgValue><ssdm name="select_ln368_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:41 %xor_ln368_2 = xor i8 %and_ln368, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln368_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:42 %and_ln368_1 = and i8 %localbuffer_V_7, i8 %xor_ln368_2

]]></Node>
<StgValue><ssdm name="and_ln368_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:43 %and_ln368_2 = and i8 %select_ln368_3, i8 %and_ln368

]]></Node>
<StgValue><ssdm name="and_ln368_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then_ifconv:44 %p_Result_3 = or i8 %and_ln368_1, i8 %and_ln368_2

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:46 %store_ln1074 = store i8 %val_V, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln1074"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="1"/>
<literal name="icmp_ln1066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then_ifconv:48 %br_ln1074 = br void %if.end30_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1074"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1055" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end30_ifconv:0 %localbuffer_V_6 = phi i8 %p_Result_3, void %if.then_ifconv, i8 %p_Result_4, void %if.else

]]></Node>
<StgValue><ssdm name="localbuffer_V_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast_width" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="5">
<![CDATA[
if.end30_ifconv:1 %trunc_ln628_2 = trunc i5 %sext_ln1075_read

]]></Node>
<StgValue><ssdm name="trunc_ln628_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast_width" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end30_ifconv:2 %xor_ln628_3 = xor i3 %trunc_ln628_2, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln628_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast_width" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
if.end30_ifconv:3 %zext_ln628_5 = zext i3 %xor_ln628_3

]]></Node>
<StgValue><ssdm name="zext_ln628_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast_width" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30_ifconv:4 %lshr_ln628_5 = lshr i8 255, i8 %zext_ln628_5

]]></Node>
<StgValue><ssdm name="lshr_ln628_5"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end30_ifconv:5 %select_ln1060 = select i1 %bLast_width, i8 %lshr_ln628_5, i8 255

]]></Node>
<StgValue><ssdm name="select_ln1060"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30_ifconv:6 %ret = and i8 %localbuffer_V_6, i8 %select_ln1060

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then41:0 %write_ln1085 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgInput_data1, i8 %ret

]]></Node>
<StgValue><ssdm name="write_ln1085"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then41:1 %br_ln1085 = br void %if.end42

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
