# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000128 2048 1 4800 147712 11.5712 14.4447 1295.77 419.074 1740.94 1741.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1380 0.000128 2048 1 4800 147712 11.5794 14.3933 1213.23 419.541 1658.83 1658.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1380 0.000128 2048 1 4800 147712 11.5742 14.3626 1197.01 419.141 1642.17 1642.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1380 0.000128 2048 1 4800 147712 11.5628 14.3522 5604.22 419.184 6049.41 6049.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000128 2048 1 4800 147744 11.5912 14.3729 1550.57 418.99 1995.61 1995.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1380 0.000128 2048 1 4800 147744 11.5937 14.3872 1484.14 418.927 1929.14 1929.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1380 0.000128 2048 1 4800 147744 11.5813 14.381 1462.5 419.024 1907.56 1907.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1380 0.000128 2048 1 4800 147744 11.589 14.375 4485.93 418.976 4930.96 4931.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000128 2048 1 4800 147680 11.5663 14.3749 1612.31 419.187 2057.53 2057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1380 0.000128 2048 1 4800 147680 11.5692 14.39 1533.06 419.176 1978.28 1978.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1380 0.000128 2048 1 4800 147680 11.5715 14.4086 1503.37 419.562 1948.99 1949.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1380 0.000128 2048 1 4800 147680 11.5548 14.3844 5359.75 419.186 5804.96 5805.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000128 2048 1 4800 147648 11.5464 14.3729 1501.14 419.118 1946.26 1946.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1380 0.000128 2048 1 4800 147648 11.5419 14.4043 1430.26 419.402 1875.7 1875.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1380 0.000128 2048 1 4800 147648 11.5534 14.3913 1403.82 419.113 1848.97 1849.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1380 0.000128 2048 1 4800 147648 11.5338 14.3531 5562.52 419.112 6007.61 6007.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 0.000128 2048 1 4800 147600 11.6475 14.4175 1527 418.797 1971.94 1972.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1380 0.000128 2048 1 4800 147600 11.6388 14.3892 1454.72 419.076 1899.91 1900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1380 0.000128 2048 1 4800 147600 11.63 14.3999 1427.96 418.701 1872.78 1872.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1380 0.000128 2048 1 4800 147600 11.6198 14.4812 5559.48 419.214 6004.88 6004.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000128 2048 1 4800 147616 11.575 14.57 1565.89 419.236 2011.36 2011.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1380 0.000128 2048 1 4800 147616 11.5712 14.3688 1462.16 419.542 1907.73 1907.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1380 0.000128 2048 1 4800 147616 11.5732 14.5616 1455.01 419.487 1900.72 1900.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1380 0.000128 2048 1 4800 147616 11.5906 14.3805 2222.37 419.142 2667.56 2667.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000128 2048 1 4800 147600 11.5917 14.5328 1569.28 418.915 2014.4 2014.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1380 0.000128 2048 1 4800 147600 11.5855 14.4201 1476.38 419.245 1921.71 1921.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1380 0.000128 2048 1 4800 147600 11.59 14.3806 1466.26 419.209 1911.52 1911.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1380 0.000128 2048 1 4800 147600 11.5896 14.3695 2997.58 418.86 3442.48 3442.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000128 2048 1 4800 147456 11.5374 14.3545 1520.11 418.614 1964.69 1964.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1380 0.000128 2048 1 4800 147456 11.5476 14.5354 1440.03 418.92 1885.12 1885.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1380 0.000128 2048 1 4800 147456 11.5542 14.4284 1418.41 418.923 1863.39 1863.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1380 0.000128 2048 1 4800 147456 11.5504 14.3495 2908.99 418.598 3353.58 3353.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000128 2048 1 4800 147456 11.5347 14.5121 1529.44 419.175 1974.75 1974.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1380 0.000128 2048 1 4800 147456 11.5485 14.4175 1411.44 418.797 1856.29 1856.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1380 0.000128 2048 1 4800 147456 11.5504 14.352 1368.94 418.7 1813.63 1813.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 0.000128 2048 1 4800 147600 11.5932 14.3778 1639.36 419.126 2084.54 2084.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1380 0.000128 2048 1 4800 147600 11.5977 14.4115 1526.8 419.463 1972.35 1972.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1380 0.000128 2048 1 4800 147600 11.598 14.3856 1502.18 419.072 1947.32 1947.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000128 2048 1 4800 146944 11.5407 14.3615 1910.31 418.339 2354.64 2354.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1380 0.000128 2048 1 4800 146944 11.5466 14.3462 1618.85 418.623 2063.45 2063.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1380 0.000128 2048 1 4800 146944 11.5446 14.365 1488.82 418.426 1933.23 1933.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 0.000128 2048 1 4800 147776 11.5591 14.4322 1324.8 419.049 1769.92 1769.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1380 0.000128 2048 1 4800 147776 11.5502 14.4563 1241.83 419.439 1687.37 1687.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1380 0.000128 2048 1 4800 147776 11.5508 14.3633 1223.5 419.331 1668.83 1668.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1380 0.000128 2048 1 4800 147776 11.5434 14.4611 5741.26 418.98 6186.33 6186.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 0.000128 2048 1 4800 147760 11.6179 14.3909 1340.81 419.147 1786.04 1786.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1380 0.000128 2048 1 4800 147760 11.6252 14.4323 1260.41 419.011 1705.56 1705.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1380 0.000128 2048 1 4800 147760 11.6244 14.4404 1242.03 419.426 1687.61 1687.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1380 0.000128 2048 1 4800 147760 11.598 14.3872 5895.6 419.074 6340.75 6340.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000128 2048 1 4800 147744 11.5813 14.3647 1334.9 419.533 1780.46 1780.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1380 0.000128 2048 1 4800 147744 11.5896 14.4692 1253.7 419.492 1699.33 1699.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1380 0.000128 2048 1 4800 147744 11.588 14.4452 1244.1 419.528 1689.74 1689.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1380 0.000128 2048 1 4800 147744 11.5732 14.3975 4363.74 419.245 4809.04 4809.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000128 2048 1 4800 147728 11.606 14.4284 1367.29 418.928 1812.33 1812.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1380 0.000128 2048 1 4800 147728 11.606 14.5249 1268.64 419.373 1714.23 1714.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1380 0.000128 2048 1 4800 147728 11.6147 14.3892 1240.88 418.969 1685.94 1686.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1380 0.000128 2048 1 4800 147728 11.5917 14.4303 5193.87 419.033 5639.01 5639.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000128 2048 1 4800 147712 11.5717 14.394 1338.63 419.49 1784.17 1784.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1380 0.000128 2048 1 4800 147712 11.568 14.4106 1260.58 419.493 1706.13 1706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1380 0.000128 2048 1 4800 147712 11.561 14.5631 1238.44 419.139 1683.79 1683.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1380 0.000128 2048 1 4800 147712 11.5607 14.3501 5500.79 419.428 5946.22 5946.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000128 2048 1 4800 147600 11.5821 14.3704 1581.15 418.994 2026.18 2026.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1380 0.000128 2048 1 4800 147600 11.5937 14.4077 1475.84 418.977 1920.91 1920.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1380 0.000128 2048 1 4800 147600 11.5837 14.3811 1452.44 418.992 1897.48 1897.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1380 0.000128 2048 1 4800 147600 11.6014 14.3657 2201.16 419.043 2646.26 2646.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000128 2048 1 4800 147680 11.5662 14.3667 1543.08 419.578 1988.68 1988.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1380 0.000128 2048 1 4800 147680 11.5692 14.377 1446.49 419.532 1892.05 1892.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1380 0.000128 2048 1 4800 147680 11.5667 14.3954 1428.89 419.518 1874.45 1874.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1380 0.000128 2048 1 4800 147680 11.5731 14.4609 2809.03 419.242 3254.39 3254.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000128 2048 1 4800 147648 11.5343 14.4774 1640.84 419.398 2086.33 2086.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1380 0.000128 2048 1 4800 147648 11.532 14.4564 1509.59 418.999 1954.66 1954.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1380 0.000128 2048 1 4800 147648 11.5469 14.5224 1417.29 419.362 1862.81 1862.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1380 0.000128 2048 1 4800 147648 11.5331 14.3753 4016.58 423.096 4465.68 4465.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 0.000128 2048 1 4800 147600 11.6088 14.5047 1629.84 419.148 2075.18 2075.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1380 0.000128 2048 1 4800 147600 11.6202 14.4077 1491.68 418.859 1936.65 1936.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1380 0.000128 2048 1 4800 147600 11.6256 14.3831 1444.03 419.193 1889.32 1889.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1380 0.000128 2048 1 4800 147600 11.606 14.422 3996.17 419.125 4441.4 4441.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000128 2048 1 4800 147616 11.5651 14.3715 1640.96 419.523 2086.5 2086.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1380 0.000128 2048 1 4800 147616 11.5572 14.4056 1486.71 419.149 1931.9 1931.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1380 0.000128 2048 1 4800 147616 11.5712 14.5082 1452.72 419.176 1898.06 1898.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000128 2048 1 4800 147600 11.5859 14.4097 1611.89 419.253 2057.22 2057.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1380 0.000128 2048 1 4800 147600 11.5954 14.4714 1495.28 418.811 1940.24 1940.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1380 0.000128 2048 1 4800 147600 11.5878 14.4284 1465.37 419.148 1910.61 1910.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000128 2048 1 4800 147456 11.5314 14.3933 1544.63 418.907 1989.54 1989.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1380 0.000128 2048 1 4800 147456 11.5453 14.3872 1435.41 418.615 1880.04 1880.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1380 0.000128 2048 1 4800 147456 11.5414 14.3642 1406.66 418.619 1851.26 1851.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000128 2048 1 4800 147456 11.5336 14.3734 1804.78 418.778 2249.55 2249.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1380 0.000128 2048 1 4800 147456 11.5299 14.3893 1545.18 419.182 1990.36 1990.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1380 0.000128 2048 1 4800 147456 11.5363 14.3544 1468.11 418.748 1912.83 1912.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 0.000128 2048 1 4800 147600 11.5893 14.3892 1813.94 419.08 2259.07 2259.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1380 0.000128 2048 1 4800 147600 11.5947 14.4638 1623.22 419.215 2068.57 2068.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1380 0.000128 2048 1 4800 147600 11.5876 14.3852 1579.19 418.972 2024.22 2024.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000128 2048 1 4800 146944 11.5307 14.3483 1647.58 418.267 2091.81 2091.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1380 0.000128 2048 1 4800 146944 11.5473 14.4195 1495.28 418.626 1939.96 1940.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 0.000128 2048 1 4800 147776 11.5466 14.3657 1253.66 419.306 1698.96 1699.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1380 0.000128 2048 1 4800 147776 11.5539 14.3706 1179.36 419.108 1624.47 1624.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1380 0.000128 2048 1 4800 147776 11.5451 14.3666 1161.11 419.117 1606.22 1606.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1380 0.000128 2048 1 4800 147776 11.5282 14.3547 5404.12 419.005 5849.09 5849.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000128 2048 1 4800 147760 11.6163 14.4497 1412.52 419.426 1858.1 1858.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1380 0.000128 2048 1 4800 147760 11.6111 14.3933 1319.32 419.139 1764.54 1764.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1380 0.000128 2048 1 4800 147760 11.6079 14.4268 1287.47 418.968 1732.55 1732.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1380 0.000128 2048 1 4800 147760 11.6105 14.442 5148.86 419.426 5594.43 5594.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000128 2048 1 4800 147744 11.5773 14.379 1317.59 419.175 1762.8 1762.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1380 0.000128 2048 1 4800 147744 11.5814 14.4337 1240.77 419.522 1686.39 1686.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1380 0.000128 2048 1 4800 147744 11.5855 14.4814 1217.15 419.179 1662.48 1662.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1380 0.000128 2048 1 4800 147744 11.5794 14.3844 5449.91 419.491 5895.45 5895.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000128 2048 1 4800 147728 11.6121 14.375 1337.27 419.038 1782.38 1782.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1380 0.000128 2048 1 4800 147728 11.6067 14.3765 1255.5 419.387 1700.95 1701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1380 0.000128 2048 1 4800 147728 11.604 14.4707 1207.26 419.04 1652.46 1652.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1380 0.000128 2048 1 4800 147728 11.6326 14.4032 2004.29 419.1 2449.51 2449.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000128 2048 1 4800 147712 11.5814 14.4258 1287.45 419.52 1733.06 1733.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1380 0.000128 2048 1 4800 147712 11.5707 14.3503 1208.29 419.189 1653.48 1653.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1380 0.000128 2048 1 4800 147712 11.5773 14.4814 1167.61 419.21 1612.97 1613.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1380 0.000128 2048 1 4800 147712 11.5527 14.3565 2653.99 419.152 3099.14 3099.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000128 2048 1 4800 147600 11.5833 14.3772 1658.75 419.343 2104.14 2104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1380 0.000128 2048 1 4800 147600 11.5799 14.3692 1530.22 419.334 1975.59 1975.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1380 0.000128 2048 1 4800 147600 11.5636 14.379 1451.81 419.384 1897.22 1897.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1380 0.000128 2048 1 4800 147600 11.5707 14.3806 3926.17 418.992 4371.21 4371.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000128 2048 1 4800 147456 11.5654 14.3692 1153.73 419.496 1599.24 1599.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1380 0.000128 2048 1 4800 147456 11.563 14.42 1086.7 419.171 1531.93 1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1380 0.000128 2048 1 4800 147456 11.5676 14.381 1048.5 419.487 1494.02 1494.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1380 0.000128 2048 1 4800 147456 11.5684 14.3852 2093.26 419.53 2538.82 2538.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000128 2048 1 4800 147680 11.564 14.3665 1591.19 419.177 2036.38 2036.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1380 0.000128 2048 1 4800 147680 11.5669 14.372 1476.93 419.495 1922.45 1922.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1380 0.000128 2048 1 4800 147680 11.5651 14.3881 1430.27 419.568 1875.87 1875.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000128 2048 1 4800 147200 11.5323 14.3421 1110.3 418.838 1555.09 1555.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1380 0.000128 2048 1 4800 147200 11.5421 14.3544 1041.87 418.603 1486.45 1486.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1380 0.000128 2048 1 4800 147200 11.5339 14.3626 1027.06 418.535 1471.58 1471.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000128 2048 1 4800 147648 11.5367 14.4076 1486.51 418.982 1931.52 1931.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1380 0.000128 2048 1 4800 147648 11.5369 14.3778 1375.72 419.057 1820.77 1820.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1380 0.000128 2048 1 4800 147648 11.5404 14.515 1343.87 419.038 1789.05 1789.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000128 2048 1 4800 147456 11.5414 14.3536 1063.33 418.775 1508.08 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1380 0.000128 2048 1 4800 147456 11.54 14.3667 986.205 419.142 1431.34 1431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1380 0.000128 2048 1 4800 147456 11.522 14.4404 966.662 418.855 1411.56 1411.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 0.000128 2048 1 4800 147600 11.6168 14.3882 1561.51 419.189 2006.79 2006.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1380 0.000128 2048 1 4800 147600 11.6206 14.4074 1444.51 418.801 1889.42 1889.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1380 0.000128 2048 1 4800 147600 11.6335 14.3842 1415.97 418.811 1860.88 1860.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 0.000128 2048 1 4800 147600 11.5951 14.4068 1101.95 419.031 1547.06 1547.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1380 0.000128 2048 1 4800 147600 11.601 14.392 1047.24 419.126 1492.44 1492.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1380 0.000128 2048 1 4800 147600 11.597 14.3877 1035.05 419.066 1480.18 1480.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000128 2048 1 4800 147616 11.5598 14.3829 1997.54 419.484 2443.06 2443.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1380 0.000128 2048 1 4800 147616 11.5679 14.441 1628.19 419.191 2073.48 2073.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1380 0.000128 2048 1 4800 147616 11.5655 14.3719 1504.5 419.582 1950.1 1950.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000128 2048 1 4800 147392 11.5193 14.3476 1294.14 419.224 1739.32 1739.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1380 0.000128 2048 1 4800 147392 11.5258 14.348 1121.13 419.269 1566.35 1566.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1380 0.000128 2048 1 4800 147392 11.5281 14.4241 1046.88 418.872 1491.78 1491.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000128 2048 1 4800 147600 11.5811 14.3862 1908.58 422.869 2357.5 2357.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1380 0.000128 2048 1 4800 147600 11.5827 14.371 1603.87 418.873 2048.78 2048.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1380 0.000128 2048 1 4800 147600 11.5788 14.3792 1505.09 418.868 1950 1950.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000128 2048 1 4800 147360 11.5498 14.3709 1291.94 419.107 1737.05 1737.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1380 0.000128 2048 1 4800 147360 11.5629 14.3716 1113.46 419.577 1559.06 1559.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1380 0.000128 2048 1 4800 147360 11.561 14.377 1049.97 419.243 1495.23 1495.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000128 2048 1 4800 147456 11.5368 14.4711 1851.03 418.648 2295.77 2295.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1380 0.000128 2048 1 4800 147456 11.5424 14.3533 1573.46 418.611 2018.05 2018.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1380 0.000128 2048 1 4800 147456 11.5264 14.5047 1485.75 418.523 1930.39 1930.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000128 2048 1 4800 146944 11.5342 14.3689 1244.65 418.337 1688.98 1689.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1380 0.000128 2048 1 4800 146944 11.5487 14.4143 1097.78 418.176 1542 1542.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1380 0.000128 2048 1 4800 146944 11.5448 14.3708 1038 418.571 1482.56 1482.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000128 2048 1 4800 147456 11.5404 14.3523 1618.24 418.693 2062.91 2062.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1380 0.000128 2048 1 4800 147456 11.5384 14.3628 1453.43 419.185 1898.6 1898.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000128 2048 1 4800 146688 11.5366 14.3681 1130.33 417.187 1573.51 1573.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1380 0.000128 2048 1 4800 146688 11.5425 14.3942 1032.19 417.596 1475.8 1475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 0.000128 2048 1 4800 147600 11.5884 14.4438 1680.98 419.369 2126.46 2126.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1380 0.000128 2048 1 4800 147600 11.5961 14.442 1595.84 419.467 2041.43 2041.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000128 2048 1 4800 146400 11.5072 14.3638 1191.98 417.814 1635.75 1635.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1380 0.000128 2048 1 4800 146400 11.5302 14.3564 1145.02 417.454 1588.45 1588.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 0.000128 2048 1 4800 147712 11.561 14.3976 1236.54 419.049 1681.63 1681.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1380 0.000128 2048 1 4800 147712 11.5514 14.433 1167.63 419.089 1612.79 1612.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1380 0.000128 2048 1 4800 147712 11.5548 14.3565 1149.13 418.99 1594.12 1594.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1380 0.000128 2048 1 4800 147712 11.545 14.4204 3956.54 419.364 4401.96 4402.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000128 2048 1 4800 147680 11.6024 14.3937 1314.24 419.366 1759.68 1759.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1380 0.000128 2048 1 4800 147680 11.6162 14.4245 1237.81 419.378 1683.31 1683.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1380 0.000128 2048 1 4800 147680 11.6198 14.3974 1211.89 419.137 1657.13 1657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1380 0.000128 2048 1 4800 147680 11.6011 14.3859 5392.32 419.133 5837.53 5837.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000128 2048 1 4800 147744 11.5835 14.5572 1298.53 419.179 1743.92 1743.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1380 0.000128 2048 1 4800 147744 11.5717 14.4159 1217.7 419.194 1662.96 1663.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1380 0.000128 2048 1 4800 147744 11.5761 14.4099 1171.95 419.539 1617.56 1617.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1380 0.000128 2048 1 4800 147744 11.6002 14.3814 1954.88 419.56 2400.5 2400.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000128 2048 1 4800 147648 11.5312 14.3599 833.519 419.366 1278.86 1278.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1380 0.000128 2048 1 4800 147648 11.5311 14.3521 789.323 419.355 1234.64 1234.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1380 0.000128 2048 1 4800 147648 11.5405 14.3587 776.442 419.054 1221.48 1221.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1380 0.000128 2048 1 4800 147648 11.548 14.3905 1169.35 419.5 1614.87 1614.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000128 2048 1 4800 147616 11.5896 14.388 1492.91 419.374 1938.34 1938.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1380 0.000128 2048 1 4800 147616 11.5945 14.3688 1312 419.32 1757.36 1757.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1380 0.000128 2048 1 4800 147616 11.5917 14.405 1225.45 419.375 1670.9 1670.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1380 0.000128 2048 1 4800 147616 11.5896 14.3716 3443.02 419.423 3888.49 3888.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000128 2048 1 4800 147616 11.5713 14.3782 945.455 419.577 1391.06 1391.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1380 0.000128 2048 1 4800 147616 11.5589 14.3974 849.794 419.487 1295.32 1295.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1380 0.000128 2048 1 4800 147616 11.5713 14.372 812.112 419.558 1257.69 1257.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1380 0.000128 2048 1 4800 147616 11.5652 14.463 1851.91 419.235 2297.26 2297.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000128 2048 1 4800 147712 11.5607 14.3749 1382.87 419.53 1828.42 1828.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1380 0.000128 2048 1 4800 147712 11.5651 14.5052 1257.82 419.446 1703.42 1703.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1380 0.000128 2048 1 4800 147712 11.5713 14.3606 1173.07 419.517 1618.6 1618.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000128 2048 1 4800 147456 11.5487 14.3759 888.547 418.618 1333.17 1333.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1380 0.000128 2048 1 4800 147456 11.5423 14.3977 802.43 418.976 1247.43 1247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1380 0.000128 2048 1 4800 147456 11.5535 14.4631 779.048 418.968 1224.12 1224.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000128 2048 1 4800 147600 11.5711 14.3708 1587.51 419.052 2032.58 2032.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1380 0.000128 2048 1 4800 147600 11.5795 14.3915 1449.01 419.042 1894.1 1894.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1380 0.000128 2048 1 4800 147600 11.5908 14.4553 1418.4 419.038 1863.58 1863.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000128 2048 1 4800 147456 11.5572 14.5394 1113.9 419.527 1559.61 1559.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1380 0.000128 2048 1 4800 147456 11.5651 14.4156 1040.97 419.579 1486.61 1486.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1380 0.000128 2048 1 4800 147456 11.5636 14.3708 1030.53 419.49 1476.03 1476.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000128 2048 1 4800 147680 11.5651 14.375 1502.93 419.162 1948.13 1948.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1380 0.000128 2048 1 4800 147680 11.5548 14.3711 1392.86 419.241 1838.12 1838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1380 0.000128 2048 1 4800 147680 11.5674 14.3839 1363.4 419.461 1808.9 1808.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000128 2048 1 4800 147200 11.5326 14.4241 1075.43 418.607 1520.08 1520.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1380 0.000128 2048 1 4800 147200 11.5299 14.3837 1004.61 418.501 1449.1 1449.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1380 0.000128 2048 1 4800 147200 11.5183 14.379 988.603 418.599 1433.18 1433.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000128 2048 1 4800 147648 11.5302 14.4559 1937.06 419.053 2382.18 2382.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1380 0.000128 2048 1 4800 147648 11.5353 14.4848 1566.04 419.352 2011.49 2011.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1380 0.000128 2048 1 4800 147648 11.5296 14.3585 1453.68 419.403 1899.05 1899.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000128 2048 1 4800 147456 11.5404 14.4762 1225.99 418.862 1670.97 1671.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1380 0.000128 2048 1 4800 147456 11.5446 14.6739 1078.4 419.135 1523.83 1523.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1380 0.000128 2048 1 4800 147456 11.5369 14.4422 1000.08 419.178 1445.32 1445.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000128 2048 1 4800 147400 11.6279 14.3884 1898.38 419.121 2343.61 2343.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1380 0.000128 2048 1 4800 147400 11.6306 14.4021 1601.72 418.762 2046.6 2046.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1380 0.000128 2048 1 4800 147400 11.6284 14.386 1501.57 419.191 1946.86 1946.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000128 2048 1 4800 147200 11.606 14.3932 1288 419.137 1733.22 1733.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1380 0.000128 2048 1 4800 147200 11.5946 14.4894 1111.54 418.999 1556.7 1556.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1380 0.000128 2048 1 4800 147200 11.5949 14.4022 1049.75 418.994 1494.83 1494.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000128 2048 1 4800 147616 11.5712 14.3852 1863.35 419.479 2308.88 2308.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1380 0.000128 2048 1 4800 147616 11.5671 14.3691 1617.45 419.177 2062.66 2062.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1380 0.000128 2048 1 4800 147616 11.565 14.3817 1511.27 419.472 1956.77 1956.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000128 2048 1 4800 147392 11.517 14.5227 1233.05 418.867 1678.04 1678.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1380 0.000128 2048 1 4800 147392 11.5316 14.3509 1152.68 419.276 1597.92 1597.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1380 0.000128 2048 1 4800 147392 11.52 14.4816 1041.92 419.23 1487.23 1487.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000128 2048 1 4800 147360 11.5773 14.4077 1805.72 418.856 2250.65 2250.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1380 0.000128 2048 1 4800 147360 11.5893 14.4051 1553.01 419.2 1998.29 1998.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1380 0.000128 2048 1 4800 147360 11.5932 14.377 1501.54 418.859 1946.46 1946.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000128 2048 1 4800 147360 11.5529 14.3919 1169.27 419.58 1614.87 1614.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1380 0.000128 2048 1 4800 147360 11.569 14.4169 1143.19 419.572 1588.83 1588.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1380 0.000128 2048 1 4800 147360 11.566 14.375 1056.57 419.527 1502.13 1502.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000128 2048 1 4800 147456 11.5438 14.4323 1731.03 419.013 2176.1 2176.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1380 0.000128 2048 1 4800 147456 11.5466 14.4276 1512.79 419.007 1957.85 1957.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000128 2048 1 4800 146944 11.5445 14.4045 1159.72 418.583 1604.34 1604.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1380 0.000128 2048 1 4800 146944 11.5454 14.3542 1087.76 418.666 1532.41 1532.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 0.000128 2048 1 4800 147712 11.5428 14.4219 1398.8 419.042 1843.89 1843.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1380 0.000128 2048 1 4800 147712 11.5523 14.3544 1314.22 419.057 1759.27 1759.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1380 0.000128 2048 1 4800 147712 11.546 14.386 1279.8 419.333 1725.14 1725.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1380 0.000128 2048 1 4800 147712 11.537 14.3547 5040.05 419.345 5485.37 5485.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000128 2048 1 4800 147760 11.6304 14.3913 1265.01 419.423 1710.53 1710.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1380 0.000128 2048 1 4800 147760 11.6099 14.3872 1192.05 419.07 1637.2 1637.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1380 0.000128 2048 1 4800 147760 11.5962 14.3914 1167.22 419.381 1612.67 1612.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1380 0.000128 2048 1 4800 147760 11.5833 14.389 5378.16 419.382 5823.6 5823.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 0.000128 2048 1 4800 147680 11.5671 14.368 817.472 419.087 1262.57 1262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1380 0.000128 2048 1 4800 147680 11.5773 14.3767 784.513 419.528 1230.08 1230.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1380 0.000128 2048 1 4800 147680 11.5712 14.3998 765.013 419.24 1210.31 1210.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1380 0.000128 2048 1 4800 147680 11.5732 14.3709 2902.99 419.478 3348.5 3348.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000128 2048 1 4800 147744 11.5749 14.3853 1343.62 419.359 1789.02 1789.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1380 0.000128 2048 1 4800 147744 11.5794 14.4343 1263.94 419.571 1709.62 1709.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1380 0.000128 2048 1 4800 147744 11.583 14.4957 1219.08 419.568 1664.81 1664.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1380 0.000128 2048 1 4800 147744 11.5753 14.3852 2673.87 419.177 3119.1 3119.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000128 2048 1 4800 147648 11.5326 14.527 864.92 419.055 1310.12 1310.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1380 0.000128 2048 1 4800 147648 11.5364 14.3602 825.216 419.397 1270.59 1270.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1380 0.000128 2048 1 4800 147648 11.5442 14.429 809.126 419.124 1254.3 1254.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1380 0.000128 2048 1 4800 147648 11.5456 14.3688 1463.74 418.956 1908.69 1908.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000128 2048 1 4800 147728 11.5897 14.38 1442.51 419.332 1887.9 1887.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1380 0.000128 2048 1 4800 147728 11.5995 14.3818 1260.28 419.309 1705.65 1705.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1380 0.000128 2048 1 4800 147728 11.6076 14.4558 1176.66 419.088 1621.9 1621.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1380 0.000128 2048 1 4800 147728 11.5975 14.377 3409.88 419.383 3855.32 3855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000128 2048 1 4800 147616 11.5564 14.3804 908.166 419.068 1353.26 1353.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1380 0.000128 2048 1 4800 147616 11.5702 14.4323 814.527 419.191 1259.81 1259.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1380 0.000128 2048 1 4800 147616 11.5631 14.4392 778.352 419.533 1223.97 1224.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1380 0.000128 2048 1 4800 147616 11.5592 14.3852 1828.26 419.176 2273.46 2273.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000128 2048 1 4800 147712 11.5618 14.5981 1450.44 419.076 1895.77 1895.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1380 0.000128 2048 1 4800 147712 11.5528 14.3572 1314.65 419.494 1760.14 1760.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1380 0.000128 2048 1 4800 147712 11.5651 14.3675 1250.57 419.128 1695.72 1695.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000128 2048 1 4800 147456 11.535 14.3544 923.799 418.971 1368.74 1368.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1380 0.000128 2048 1 4800 147456 11.5405 14.4616 866.245 418.943 1311.27 1311.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1380 0.000128 2048 1 4800 147456 11.5458 14.4283 820.818 418.97 1265.84 1265.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000128 2048 1 4800 147600 11.5675 14.3696 1583.56 418.974 2028.56 2028.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1380 0.000128 2048 1 4800 147600 11.5756 14.3684 1465.65 419.331 1911.01 1911.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1380 0.000128 2048 1 4800 147600 11.5835 14.3913 1437.76 418.992 1882.81 1882.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000128 2048 1 4800 147456 11.5736 14.4322 1138.63 419.334 1584.05 1584.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1380 0.000128 2048 1 4800 147456 11.5628 14.3853 1063.22 419.152 1508.41 1508.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1380 0.000128 2048 1 4800 147456 11.5589 14.3964 1045.03 419.488 1490.56 1490.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000128 2048 1 4800 147680 11.5598 14.409 1538.92 419.582 1984.55 1984.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1380 0.000128 2048 1 4800 147680 11.5712 14.3852 1419.68 419.182 1864.9 1864.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1380 0.000128 2048 1 4800 147680 11.5753 14.4425 1386.7 419.568 1832.37 1832.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000128 2048 1 4800 147200 11.541 14.3581 1080.51 418.926 1525.41 1525.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1380 0.000128 2048 1 4800 147200 11.522 14.4487 1021.07 418.927 1466.05 1466.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1380 0.000128 2048 1 4800 147200 11.5252 14.3544 1008.94 418.587 1453.48 1453.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000128 2048 1 4800 147648 11.5322 14.366 1876.15 418.936 2321.07 2321.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1380 0.000128 2048 1 4800 147648 11.5341 14.3702 1567.89 419.4 2013.28 2013.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1380 0.000128 2048 1 4800 147648 11.5288 14.3896 1450.74 419.05 1895.79 1895.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000128 2048 1 4800 147456 11.5306 14.3905 1252.38 418.797 1697.19 1697.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1380 0.000128 2048 1 4800 147456 11.5391 14.351 1078.98 418.758 1523.71 1523.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1380 0.000128 2048 1 4800 147456 11.5455 14.3581 1010.34 418.799 1455.12 1455.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000128 2048 1 4800 147600 11.6123 14.4648 1876.86 418.855 2321.88 2321.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1380 0.000128 2048 1 4800 147600 11.6308 14.4196 1592.88 419.11 2038.13 2038.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1380 0.000128 2048 1 4800 147600 11.6163 14.3965 1512.16 418.733 1957 1957.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000128 2048 1 4800 147600 11.6087 14.3951 1266.38 419.374 1711.84 1711.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1380 0.000128 2048 1 4800 147600 11.6038 14.3764 1116.76 419.065 1561.89 1561.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1380 0.000128 2048 1 4800 147600 11.5844 14.3909 1059.33 419.529 1504.92 1504.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000128 2048 1 4800 147616 11.5688 14.4975 1822.55 419.567 2268.27 2268.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1380 0.000128 2048 1 4800 147616 11.5559 14.3681 1576.87 419.17 2022.05 2022.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1380 0.000128 2048 1 4800 147616 11.5668 14.4629 1481.8 419.572 1927.48 1927.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000128 2048 1 4800 147392 11.5241 14.3498 1198.81 418.937 1643.71 1643.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1380 0.000128 2048 1 4800 147392 11.5326 14.4993 1133.78 418.863 1578.76 1578.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1380 0.000128 2048 1 4800 147392 11.5202 14.4574 1035.33 419.179 1480.57 1480.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000128 2048 1 4800 147600 11.5794 14.3724 1767.63 419.248 2212.92 2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1380 0.000128 2048 1 4800 147600 11.5836 14.3892 1528.93 418.929 1973.92 1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1380 0.000128 2048 1 4800 147600 11.5961 14.6739 1489.72 419.256 1935.32 1935.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000128 2048 1 4800 147360 11.5516 14.3686 1167.06 419.186 1612.25 1612.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1380 0.000128 2048 1 4800 147360 11.5634 14.4018 1115.31 419.476 1560.84 1560.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1380 0.000128 2048 1 4800 147360 11.5571 14.3782 1051.28 419.127 1496.43 1496.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000128 2048 1 4800 147456 11.5278 14.478 1689.37 418.633 2134.1 2134.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1380 0.000128 2048 1 4800 147456 11.5304 14.4301 1536.29 419.026 1981.37 1981.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000128 2048 1 4800 146944 11.5431 14.3837 1187.24 418.264 1631.52 1631.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1380 0.000128 2048 1 4800 146944 11.5424 14.3662 1084.81 418.333 1529.13 1529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 0.000128 2048 1 4800 147776 11.5384 14.3731 1226.3 419.448 1671.74 1671.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1380 0.000128 2048 1 4800 147776 11.5548 14.5383 1158.04 419.442 1603.65 1603.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1380 0.000128 2048 1 4800 147776 11.554 14.3985 1138.13 419.339 1583.5 1583.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1380 0.000128 2048 1 4800 147776 11.5715 14.3544 1801.3 419.459 2246.77 2246.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 0.000128 2048 1 4800 147712 11.5549 14.3749 791.069 419.494 1236.57 1236.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1380 0.000128 2048 1 4800 147712 11.5671 14.3476 760.41 419.532 1205.94 1206.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1380 0.000128 2048 1 4800 147712 11.5568 14.418 745.26 419.434 1190.75 1190.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1380 0.000128 2048 1 4800 147712 11.5876 14.4302 1087.14 419.539 1532.78 1532.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000128 2048 1 4800 147760 11.604 14.5367 1258.31 419.425 1703.96 1704.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1380 0.000128 2048 1 4800 147760 11.6007 14.3954 1182.25 419.471 1627.8 1627.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1380 0.000128 2048 1 4800 147760 11.6081 14.4519 1141.8 419.363 1587.3 1587.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1380 0.000128 2048 1 4800 147760 11.6088 14.3831 2511.55 419.541 2957.17 2957.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 0.000128 2048 1 4800 147680 11.5656 14.517 807.381 419.576 1253.13 1253.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1380 0.000128 2048 1 4800 147680 11.5646 14.4413 771.145 419.075 1216.3 1216.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1380 0.000128 2048 1 4800 147680 11.5762 14.4877 755.901 419.535 1201.58 1201.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1380 0.000128 2048 1 4800 147680 11.5773 14.3688 1356.4 419.066 1801.49 1801.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000128 2048 1 4800 147744 11.5633 14.3818 1363.81 419.578 1809.41 1809.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1380 0.000128 2048 1 4800 147744 11.5771 14.3772 1227.59 419.524 1673.15 1673.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1380 0.000128 2048 1 4800 147744 11.5706 14.3795 1150.34 419.526 1595.9 1595.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000128 2048 1 4800 147648 11.536 14.3592 872.759 419.113 1317.85 1317.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1380 0.000128 2048 1 4800 147648 11.5384 14.3802 781.093 419.435 1226.53 1226.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1380 0.000128 2048 1 4800 147648 11.5431 14.4204 754.108 419.15 1199.3 1199.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000128 2048 1 4800 147728 11.5985 14.3874 1342.42 419.423 1787.92 1787.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1380 0.000128 2048 1 4800 147728 11.601 14.4905 1208.79 419.386 1654.35 1654.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1380 0.000128 2048 1 4800 147728 11.6039 14.3688 1153.2 419.421 1598.68 1598.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000128 2048 1 4800 147616 11.5657 14.4823 853.772 419.483 1299.39 1299.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1380 0.000128 2048 1 4800 147616 11.571 14.4097 798.384 419.185 1243.63 1243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1380 0.000128 2048 1 4800 147616 11.5703 14.4051 755.657 419.18 1200.89 1200.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000128 2048 1 4800 147504 11.5722 14.4589 700.052 419.081 1145.26 1145.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1380 0.000128 2048 1 4800 147504 11.5814 14.3854 649.442 418.727 1094.21 1094.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1380 0.000128 2048 1 4800 147504 11.5864 14.4056 626.994 418.796 1071.86 1071.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000128 2048 1 4800 147712 11.5663 14.3524 1306.46 419.202 1751.66 1751.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1380 0.000128 2048 1 4800 147712 11.5669 14.3933 1186.67 419.538 1632.25 1632.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1380 0.000128 2048 1 4800 147712 11.5543 14.3616 1303.09 419.524 1748.61 1748.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000128 2048 1 4800 147456 11.5398 14.42 838.622 418.636 1283.3 1283.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1380 0.000128 2048 1 4800 147456 11.5332 14.4434 790.388 419.023 1235.47 1235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1380 0.000128 2048 1 4800 147456 11.5343 14.377 828.697 418.617 1273.31 1273.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000128 2048 1 4800 147456 11.5276 14.4012 703.024 419.177 1148.21 1148.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1380 0.000128 2048 1 4800 147456 11.5447 14.4349 653.978 418.778 1098.82 1098.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1380 0.000128 2048 1 4800 147456 11.5364 14.3557 694.253 418.8 1139.03 1139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000128 2048 1 4800 147600 11.5783 14.4118 1940.06 419.05 2385.18 2385.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1380 0.000128 2048 1 4800 147600 11.578 14.4344 1579.16 419.303 2024.57 2024.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1380 0.000128 2048 1 4800 147600 11.5851 14.4013 1463.36 418.986 1908.42 1908.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000128 2048 1 4800 147456 11.563 14.3847 1220.78 419.486 1666.3 1666.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1380 0.000128 2048 1 4800 147456 11.5589 14.3689 1092.11 419.47 1537.59 1537.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1380 0.000128 2048 1 4800 147456 11.5651 14.4343 1028.29 419.525 1473.89 1473.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000128 2048 1 4800 147312 11.5692 14.4481 1005.96 418.977 1451.04 1451.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1380 0.000128 2048 1 4800 147312 11.5732 14.4116 969.699 419.046 1414.81 1414.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1380 0.000128 2048 1 4800 147312 11.5673 14.3974 964.308 419.042 1409.4 1409.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000128 2048 1 4800 147680 11.5589 14.4054 1802.28 419.228 2247.55 2247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1380 0.000128 2048 1 4800 147680 11.5636 14.3749 1527.12 419.496 1972.63 1972.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1380 0.000128 2048 1 4800 147680 11.5698 14.4641 1450.66 419.585 1896.36 1896.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000128 2048 1 4800 147200 11.5265 14.4548 1214.52 418.826 1659.41 1659.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1380 0.000128 2048 1 4800 147200 11.5257 14.3605 1063.73 418.44 1508.14 1508.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1380 0.000128 2048 1 4800 147200 11.5412 14.3522 1006.96 418.54 1451.47 1451.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000128 2048 1 4800 147360 11.549 14.4131 1012.79 419.53 1458.37 1458.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1380 0.000128 2048 1 4800 147360 11.5644 14.392 918.935 419.539 1364.51 1364.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1380 0.000128 2048 1 4800 147360 11.5567 14.3749 884.978 419.107 1330.1 1330.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000128 2048 1 4800 147648 11.5267 14.3593 1710.27 419.439 2155.68 2155.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1380 0.000128 2048 1 4800 147648 11.5404 14.352 1465.39 419.398 1910.77 1910.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000128 2048 1 4800 147456 11.5346 14.3914 1102.79 419.141 1547.94 1548.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1380 0.000128 2048 1 4800 147456 11.5446 14.3997 1079.09 419.111 1524.23 1524.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000128 2048 1 4800 146880 11.518 14.3539 963.979 422.027 1411.96 1412.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1380 0.000128 2048 1 4800 146880 11.5225 14.3504 902.047 417.997 1346 1346.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000128 2048 1 4800 147600 11.6119 14.3933 1689.39 419.191 2134.66 2134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1380 0.000128 2048 1 4800 147600 11.6272 14.416 1529.39 418.801 1974.33 1974.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 0.000128 2048 1 4800 147600 11.5999 14.3902 1170.58 419.47 1616.13 1616.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1380 0.000128 2048 1 4800 147600 11.5966 14.3872 1084 418.973 1529.05 1529.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000128 2048 1 4800 147000 11.5917 14.4796 969.63 418.082 1413.87 1413.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1380 0.000128 2048 1 4800 147000 11.5921 14.4323 932.695 417.737 1376.54 1376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000128 2048 1 4800 147616 11.563 14.3776 1633.16 419.177 2078.36 2078.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1380 0.000128 2048 1 4800 147616 11.5649 14.397 1477.16 419.178 1922.39 1922.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000128 2048 1 4800 147392 11.512 14.3478 1135.7 418.764 1580.41 1580.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1380 0.000128 2048 1 4800 147392 11.5223 14.3483 1045.86 418.872 1490.68 1490.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000128 2048 1 4800 147168 11.569 14.3811 936.737 419.153 1381.92 1381.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1380 0.000128 2048 1 4800 147168 11.5568 14.3629 908.807 419.569 1354.38 1354.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000128 2048 1 4800 147600 11.5813 14.4852 1605.15 418.912 2050.21 2050.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1380 0.000128 2048 1 4800 147600 11.5732 14.4138 1487.43 418.921 1932.42 1932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000128 2048 1 4800 147360 11.5707 14.3954 1150.06 419.08 1595.19 1595.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1380 0.000128 2048 1 4800 147360 11.5643 14.3707 1057.64 419.568 1503.23 1503.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000128 2048 1 4800 146880 11.5982 14.3938 945.252 418.278 1389.6 1389.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1380 0.000128 2048 1 4800 146880 11.5938 14.397 923.706 418.102 1367.88 1367.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000128 2048 1 4800 147456 11.5446 14.4464 1616.7 418.598 2061.37 2061.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1380 0.000128 2048 1 4800 147456 11.5442 14.5367 1483.45 419.012 1928.62 1928.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000128 2048 1 4800 146944 11.534 14.3757 1091.9 418.293 1536.19 1536.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1380 0.000128 2048 1 4800 146944 11.5446 14.3462 1057.11 418.617 1501.7 1501.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000128 2048 1 4800 146688 11.5317 14.4197 985.488 417.576 1429.1 1429.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1380 0.000128 2048 1 4800 146688 11.5225 14.3462 950.105 417.641 1393.7 1393.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 0.000128 2048 1 4800 147712 11.5364 14.3553 1250.26 419.445 1695.68 1695.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1380 0.000128 2048 1 4800 147712 11.5446 14.3586 1177.33 419.117 1622.43 1622.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1380 0.000128 2048 1 4800 147712 11.5366 14.3626 1138.49 418.98 1583.46 1583.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1380 0.000128 2048 1 4800 147712 11.5409 14.3914 2436.34 418.953 2881.31 2881.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 0.000128 2048 1 4800 147712 11.5664 14.3699 804.725 419.203 1249.95 1250.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1380 0.000128 2048 1 4800 147712 11.5574 14.3916 768.782 419.494 1214.31 1214.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1380 0.000128 2048 1 4800 147712 11.5638 14.3585 750.832 419.129 1195.97 1196.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1380 0.000128 2048 1 4800 147712 11.5625 14.3972 1301.47 419.492 1747 1747.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000128 2048 1 4800 147680 11.5922 14.4364 1412.98 419.374 1858.47 1858.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1380 0.000128 2048 1 4800 147680 11.5908 14.378 1304.39 419.262 1749.7 1749.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1380 0.000128 2048 1 4800 147680 11.6084 14.4385 1223.37 419.029 1668.54 1668.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000128 2048 1 4800 147680 11.5634 14.4122 904.315 419.237 1349.61 1349.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1380 0.000128 2048 1 4800 147680 11.5658 14.3732 845.223 419.478 1290.72 1290.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1380 0.000128 2048 1 4800 147680 11.5569 14.5713 801.212 419.575 1247 1247.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 0.000128 2048 1 4800 147360 11.5743 14.4285 740.1 418.742 1184.93 1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1380 0.000128 2048 1 4800 147360 11.5747 14.3715 687.933 418.853 1132.81 1132.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1380 0.000128 2048 1 4800 147360 11.5814 14.3953 664.513 418.838 1109.41 1109.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000128 2048 1 4800 147744 11.563 14.4035 1311.61 419.571 1757.24 1757.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1380 0.000128 2048 1 4800 147744 11.569 14.4203 1185.27 419.524 1630.86 1630.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1380 0.000128 2048 1 4800 147744 11.5777 14.3671 1147.31 419.531 1592.87 1592.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000128 2048 1 4800 147648 11.5403 14.3834 859.189 419.105 1304.3 1304.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1380 0.000128 2048 1 4800 147648 11.5325 14.4068 787.204 419.029 1232.25 1232.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1380 0.000128 2048 1 4800 147648 11.5343 14.4059 749.922 419.392 1195.33 1195.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000128 2048 1 4800 147456 11.5575 14.379 703.498 419.167 1148.69 1148.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1380 0.000128 2048 1 4800 147456 11.5632 14.3667 646.557 419.162 1091.73 1091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1380 0.000128 2048 1 4800 147456 11.5668 14.4505 693.27 419.195 1138.57 1138.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000128 2048 1 4800 147616 11.5901 14.3956 1880.37 419.335 2325.78 2325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1380 0.000128 2048 1 4800 147616 11.5973 14.4058 1499.69 419.38 1945.16 1945.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1380 0.000128 2048 1 4800 147616 11.5902 14.426 1315.58 419.326 1761 1761.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000128 2048 1 4800 147616 11.5581 14.4179 1184.59 419.159 1629.81 1629.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1380 0.000128 2048 1 4800 147616 11.5651 14.3715 999.959 419.241 1445.22 1445.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1380 0.000128 2048 1 4800 147616 11.5571 14.3978 850.89 419.112 1296.04 1296.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000128 2048 1 4800 147168 11.5792 14.3826 959.082 418.73 1403.86 1403.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1380 0.000128 2048 1 4800 147168 11.5876 14.377 798.975 418.724 1243.75 1243.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1380 0.000128 2048 1 4800 147168 11.5721 14.4063 694.472 418.727 1139.26 1139.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000128 2048 1 4800 147712 11.5546 14.3685 1735.29 419.047 2180.34 2180.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1380 0.000128 2048 1 4800 147712 11.551 14.3948 1382.57 419.443 1828.04 1828.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1380 0.000128 2048 1 4800 147712 11.563 14.641 1273.94 419.143 1719.37 1719.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000128 2048 1 4800 147456 11.5446 14.3517 1061.53 418.912 1506.42 1506.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1380 0.000128 2048 1 4800 147456 11.5467 14.3819 918.882 418.604 1363.5 1363.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1380 0.000128 2048 1 4800 147456 11.5478 14.3799 813.797 418.947 1258.75 1258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000128 2048 1 4800 147456 11.5261 14.3642 874.143 418.79 1318.91 1318.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1380 0.000128 2048 1 4800 147456 11.5252 14.3798 768.087 419.143 1213.21 1213.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1380 0.000128 2048 1 4800 147456 11.5412 14.4225 676.267 418.833 1121.14 1121.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000128 2048 1 4800 147600 11.5753 14.3869 1793.45 419.051 2238.54 2238.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1380 0.000128 2048 1 4800 147600 11.572 14.4092 1555.5 419.347 2000.92 2000.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1380 0.000128 2048 1 4800 147600 11.5815 14.4155 1489.43 418.922 1934.44 1934.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000128 2048 1 4800 147456 11.5654 14.3923 1168.65 419.181 1613.87 1613.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1380 0.000128 2048 1 4800 147456 11.5603 14.3705 1140.93 419.576 1586.51 1586.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1380 0.000128 2048 1 4800 147456 11.5668 14.3715 1046.27 419.096 1491.39 1491.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000128 2048 1 4800 147312 11.5777 14.3719 1028.06 419.286 1473.38 1473.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1380 0.000128 2048 1 4800 147312 11.5812 14.3708 940.664 418.988 1385.69 1385.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1380 0.000128 2048 1 4800 147312 11.5671 14.4131 912.623 419.339 1358.03 1358.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000128 2048 1 4800 146880 11.5297 14.4606 910.91 418.338 1355.32 1355.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1380 0.000128 2048 1 4800 146880 11.5261 14.4263 864.546 418.361 1308.95 1309.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1380 0.000128 2048 1 4800 146880 11.5299 14.3481 859.31 418.326 1303.61 1303.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000128 2048 1 4800 147680 11.5589 14.3667 1685.61 419.573 2131.19 2131.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1380 0.000128 2048 1 4800 147680 11.5734 14.3791 1509.82 419.572 1955.43 1955.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000128 2048 1 4800 147200 11.5321 14.3913 1137.29 418.877 1582.18 1582.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1380 0.000128 2048 1 4800 147200 11.5323 14.4732 1064.9 418.594 1509.58 1509.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000128 2048 1 4800 147360 11.5671 14.3815 954.837 419.169 1400.04 1400.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1380 0.000128 2048 1 4800 147360 11.5548 14.3786 931.761 419.176 1376.95 1377.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000128 2048 1 4800 146560 11.5431 14.3433 929.276 418.172 1373.42 1373.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1380 0.000128 2048 1 4800 146560 11.5437 14.3585 841.936 418.057 1285.97 1286.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000128 2048 1 4800 147648 11.5423 14.3729 1584.44 419.435 2029.86 2029.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1380 0.000128 2048 1 4800 147648 11.5418 14.4507 1450.93 419.394 1896.39 1896.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000128 2048 1 4800 147456 11.5324 14.3604 1124.45 418.79 1569.22 1569.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1380 0.000128 2048 1 4800 147456 11.5423 14.3888 1032.06 418.755 1476.83 1476.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000128 2048 1 4800 146880 11.5282 14.4282 925.168 417.974 1369.19 1369.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1380 0.000128 2048 1 4800 146880 11.517 14.3666 887.079 417.987 1331.03 1331.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000128 2048 1 4800 146688 11.5309 14.3448 871.803 417.307 1315.07 1315.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1380 0.000128 2048 1 4800 146688 11.5207 14.4486 854.911 417.299 1298.26 1298.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000128 2048 1 4800 147400 11.6244 14.4138 1640.7 418.746 2085.56 2085.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1380 0.000128 2048 1 4800 147400 11.6235 14.3892 1509.62 418.807 1954.52 1954.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000128 2048 1 4800 147200 11.5937 14.3969 1120.08 419.369 1565.52 1565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1380 0.000128 2048 1 4800 147200 11.5943 14.3865 1075.34 419.082 1520.48 1520.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000128 2048 1 4800 146400 11.592 14.4855 964.975 418.078 1409.21 1409.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1380 0.000128 2048 1 4800 146400 11.6015 14.4343 937.865 417.72 1381.71 1381.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000128 2048 1 4800 146400 11.5276 14.4306 884.377 417.516 1327.93 1328.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1380 0.000128 2048 1 4800 146400 11.5312 14.3692 864.824 417.515 1308.32 1308.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 0.000128 2048 1 4800 147712 11.5416 14.3603 1355.51 419.346 1800.84 1800.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1380 0.000128 2048 1 4800 147712 11.54 14.3566 1215.33 419.402 1660.71 1660.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1380 0.000128 2048 1 4800 147712 11.5446 14.4189 1142.13 419.037 1587.21 1587.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 0.000128 2048 1 4800 147712 11.5537 14.353 868.2 419.53 1313.72 1313.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1380 0.000128 2048 1 4800 147712 11.563 14.4559 777.309 419.517 1222.92 1222.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1380 0.000128 2048 1 4800 147712 11.5645 14.3605 750.061 419.219 1195.29 1195.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 0.000128 2048 1 4800 147648 11.5261 14.387 719.906 419.367 1165.26 1165.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1380 0.000128 2048 1 4800 147648 11.5323 14.3942 654.881 419.342 1100.23 1100.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1380 0.000128 2048 1 4800 147648 11.5415 14.3946 618.007 419.061 1063.08 1063.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000128 2048 1 4800 147680 11.5977 14.4228 1305.79 418.97 1750.87 1750.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1380 0.000128 2048 1 4800 147680 11.5958 14.3837 1182.49 419.454 1628.01 1628.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1380 0.000128 2048 1 4800 147680 11.6043 14.4952 1140.49 419.425 1586.1 1586.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000128 2048 1 4800 147680 11.5613 14.4086 857.612 419.139 1302.81 1302.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1380 0.000128 2048 1 4800 147680 11.5646 14.3816 784.993 419.601 1230.62 1230.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1380 0.000128 2048 1 4800 147680 11.5675 14.3732 747.332 419.18 1192.54 1192.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 0.000128 2048 1 4800 147360 11.5723 14.4296 697.547 418.851 1142.48 1142.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1380 0.000128 2048 1 4800 147360 11.5764 14.3806 643.615 419.209 1088.86 1088.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1380 0.000128 2048 1 4800 147360 11.5836 14.436 689.614 418.857 1134.57 1134.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000128 2048 1 4800 147744 11.563 14.3626 1829.12 419.248 2274.38 2274.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1380 0.000128 2048 1 4800 147744 11.5671 14.3711 1458.12 419.574 1903.71 1903.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1380 0.000128 2048 1 4800 147744 11.5637 14.4369 1279.66 419.49 1725.23 1725.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000128 2048 1 4800 147648 11.5311 14.4136 1149.97 419.494 1595.49 1595.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1380 0.000128 2048 1 4800 147648 11.5302 14.3919 971.454 419.369 1416.83 1416.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1380 0.000128 2048 1 4800 147648 11.5284 14.3503 825.322 419.401 1270.68 1270.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000128 2048 1 4800 147456 11.5651 14.3831 926.059 419.191 1371.28 1371.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1380 0.000128 2048 1 4800 147456 11.5609 14.3715 777.353 419.172 1222.54 1222.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1380 0.000128 2048 1 4800 147456 11.561 14.4258 674.891 419.24 1120.2 1120.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000128 2048 1 4800 147456 11.5404 14.3669 783.607 419.105 1228.7 1228.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1380 0.000128 2048 1 4800 147456 11.534 14.4384 689.766 419.14 1134.96 1135.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1380 0.000128 2048 1 4800 147456 11.5325 14.4323 604.028 418.786 1048.86 1048.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000128 2048 1 4800 147616 11.5918 14.4614 1689.93 419.381 2135.45 2135.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1380 0.000128 2048 1 4800 147616 11.5935 14.3766 1409.75 419.044 1854.84 1854.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1380 0.000128 2048 1 4800 147616 11.5937 14.3895 1262.44 419.384 1707.89 1707.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000128 2048 1 4800 147616 11.561 14.3763 1067.04 419.166 1512.22 1512.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1380 0.000128 2048 1 4800 147616 11.553 14.4416 954.541 419.176 1399.79 1399.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1380 0.000128 2048 1 4800 147616 11.567 14.3812 832.836 419.479 1278.34 1278.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000128 2048 1 4800 147168 11.5783 14.3995 874.984 418.787 1319.83 1319.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1380 0.000128 2048 1 4800 147168 11.5752 14.4057 783.208 419.111 1228.38 1228.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1380 0.000128 2048 1 4800 147168 11.5805 14.3741 681.176 418.994 1126.2 1126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000128 2048 1 4800 147392 11.5203 14.3544 788.624 419.264 1233.85 1233.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1380 0.000128 2048 1 4800 147392 11.5287 14.3444 674.321 419.216 1119.49 1119.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1380 0.000128 2048 1 4800 147392 11.5265 14.3606 623.726 419.261 1068.96 1069.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000128 2048 1 4800 147712 11.5571 14.3585 1596.07 419.525 2041.6 2041.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1380 0.000128 2048 1 4800 147712 11.5537 14.3544 1335.13 419.479 1780.6 1780.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000128 2048 1 4800 147456 11.5302 14.391 1016.48 418.925 1461.41 1461.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1380 0.000128 2048 1 4800 147456 11.5343 14.4641 896.221 418.618 1340.91 1340.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000128 2048 1 4800 147456 11.5405 14.5837 830.404 419.109 1275.72 1275.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1380 0.000128 2048 1 4800 147456 11.5267 14.362 738.44 418.696 1183.11 1183.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000128 2048 1 4800 146944 11.5459 14.3864 732.954 418.269 1177.24 1177.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1380 0.000128 2048 1 4800 146944 11.5364 14.5124 646.387 418.269 1090.78 1090.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000128 2048 1 4800 147600 11.578 14.3729 1598.85 418.993 2043.88 2043.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1380 0.000128 2048 1 4800 147600 11.5712 14.3978 1481 419.335 1926.39 1926.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000128 2048 1 4800 147456 11.5569 14.3896 1114.85 419.18 1560.06 1560.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1380 0.000128 2048 1 4800 147456 11.5578 14.4261 1053.41 419.436 1498.91 1498.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000128 2048 1 4800 147312 11.5716 14.3811 942.988 419.332 1388.35 1388.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1380 0.000128 2048 1 4800 147312 11.5814 14.3759 913.167 419.535 1358.74 1358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000128 2048 1 4800 146880 11.4976 14.3483 942.504 418.03 1386.46 1386.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1380 0.000128 2048 1 4800 146880 11.5264 14.379 879.584 418.371 1323.94 1324.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000128 2048 1 4800 147680 11.557 14.3859 1587.64 419.202 2032.87 2032.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1380 0.000128 2048 1 4800 147680 11.5618 14.4884 1467.28 419.716 1913.13 1913.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000128 2048 1 4800 147200 11.522 14.3989 1130.42 418.596 1575.02 1575.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1380 0.000128 2048 1 4800 147200 11.5227 14.4138 1042.78 418.527 1487.33 1487.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000128 2048 1 4800 147360 11.5681 14.3688 934.864 419.541 1380.43 1380.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1380 0.000128 2048 1 4800 147360 11.563 14.3973 907.608 419.165 1352.81 1352.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000128 2048 1 4800 146560 11.5425 14.3446 871.512 418.497 1315.97 1316.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1380 0.000128 2048 1 4800 146560 11.5405 14.3913 868.477 418.415 1312.9 1312.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 0.000128 2048 1 4800 147648 11.5285 14.3659 1415.9 419.44 1861.32 1861.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1380 0.000128 2048 1 4800 147648 11.5364 14.3573 1299.57 419.108 1744.66 1744.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1380 0.000128 2048 1 4800 147648 11.5452 14.3749 1217.29 419.439 1662.73 1662.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 0.000128 2048 1 4800 147584 11.5589 14.3609 898.763 419.529 1344.3 1344.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1380 0.000128 2048 1 4800 147584 11.5575 14.3811 841.655 419.134 1286.81 1286.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1380 0.000128 2048 1 4800 147584 11.5487 14.5417 798.351 419.532 1244.06 1244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 0.000128 2048 1 4800 147456 11.5298 14.3551 738.059 419.411 1183.43 1183.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1380 0.000128 2048 1 4800 147456 11.5242 14.4271 686.357 419.112 1131.5 1131.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1380 0.000128 2048 1 4800 147456 11.5294 14.3621 663.907 419.099 1108.98 1109.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000128 2048 1 4800 147680 11.5966 14.4152 1318.52 419.364 1763.98 1764.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1380 0.000128 2048 1 4800 147680 11.5978 14.4159 1195.67 419.364 1641.12 1641.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1380 0.000128 2048 1 4800 147680 11.6121 14.3933 1157.4 418.993 1602.47 1602.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000128 2048 1 4800 147680 11.563 14.396 846.762 419.234 1292.04 1292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1380 0.000128 2048 1 4800 147680 11.5585 14.4674 796.692 419.085 1241.88 1241.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1380 0.000128 2048 1 4800 147680 11.5714 14.367 759.106 419.441 1204.57 1204.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 0.000128 2048 1 4800 147360 11.5696 14.4325 704.109 419.207 1149.4 1149.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1380 0.000128 2048 1 4800 147360 11.5831 14.3724 651.312 419.155 1096.5 1096.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1380 0.000128 2048 1 4800 147360 11.5868 14.4674 692.722 418.861 1137.72 1137.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 0.000128 2048 1 4800 147200 11.5331 14.3552 604.751 418.834 1049.55 1049.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1380 0.000128 2048 1 4800 147200 11.5317 14.403 582.384 418.843 1027.25 1027.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1380 0.000128 2048 1 4800 147200 11.5196 14.377 617.021 418.786 1061.79 1061.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000128 2048 1 4800 147648 11.5685 14.3852 1802.51 419.063 2247.61 2247.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1380 0.000128 2048 1 4800 147648 11.5589 14.3744 1413.4 419.096 1858.51 1858.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1380 0.000128 2048 1 4800 147648 11.5548 14.3729 1275.97 419.181 1721.16 1721.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000128 2048 1 4800 147456 11.5388 14.3483 1120.87 419.103 1565.95 1566.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1380 0.000128 2048 1 4800 147456 11.5343 14.545 936.857 419.41 1382.43 1382.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1380 0.000128 2048 1 4800 147456 11.5452 14.4106 824.736 419.124 1269.91 1269.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000128 2048 1 4800 147456 11.5607 14.379 913.646 419.24 1358.91 1358.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1380 0.000128 2048 1 4800 147456 11.5562 14.37 767.671 419.566 1213.25 1213.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1380 0.000128 2048 1 4800 147456 11.5644 14.5285 678.929 419.24 1124.34 1124.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000128 2048 1 4800 147072 11.5303 14.3757 775.496 419.094 1220.58 1220.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1380 0.000128 2048 1 4800 147072 11.5431 14.3645 686.424 418.851 1131.26 1131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1380 0.000128 2048 1 4800 147072 11.5239 14.3834 605.048 418.776 1049.81 1049.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000128 2048 1 4800 147616 11.5961 14.4431 1653.44 419.031 2098.6 2098.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1380 0.000128 2048 1 4800 147616 11.594 14.3954 1374.97 419.39 1820.43 1820.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1380 0.000128 2048 1 4800 147616 11.5815 14.4388 1236.01 418.974 1681.09 1681.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000128 2048 1 4800 147616 11.5515 14.4453 1050.39 419.228 1495.7 1495.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1380 0.000128 2048 1 4800 147616 11.5636 14.3943 931.818 419.185 1377.04 1377.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1380 0.000128 2048 1 4800 147616 11.5567 14.4039 808.381 419.189 1253.61 1253.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000128 2048 1 4800 147168 11.5718 14.3892 858.588 419.119 1303.75 1303.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1380 0.000128 2048 1 4800 147168 11.5867 14.3913 774.288 418.725 1219.08 1219.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1380 0.000128 2048 1 4800 147168 11.5794 14.3829 668.012 419.116 1113.17 1113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000128 2048 1 4800 147392 11.5202 14.3504 774.314 418.869 1219.13 1219.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1380 0.000128 2048 1 4800 147392 11.5197 14.3739 660.846 419.237 1106.06 1106.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1380 0.000128 2048 1 4800 147392 11.5242 14.401 599.694 418.776 1044.48 1044.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000128 2048 1 4800 147584 11.5574 14.403 1599.7 419.209 2044.95 2045.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1380 0.000128 2048 1 4800 147584 11.5487 14.3626 1375.75 419.489 1821.23 1821.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000128 2048 1 4800 147200 11.5308 14.3523 1036.3 418.896 1481.16 1481.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1380 0.000128 2048 1 4800 147200 11.5388 14.3811 933.716 418.677 1378.4 1378.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000128 2048 1 4800 147072 11.5365 14.3893 856.939 419.095 1302.04 1302.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1380 0.000128 2048 1 4800 147072 11.5391 14.3517 752.334 419.141 1197.44 1197.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000128 2048 1 4800 146944 11.5446 14.3974 746.247 418.736 1191 1191.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1380 0.000128 2048 1 4800 146944 11.5428 14.3565 671.104 418.273 1115.36 1115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000128 2048 1 4800 147600 11.5692 14.3774 1677.96 419.379 2123.37 2123.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1380 0.000128 2048 1 4800 147600 11.5814 14.4503 1545.52 418.89 1990.52 1990.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000128 2048 1 4800 147456 11.5655 14.46 1194.47 419.523 1640.1 1640.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1380 0.000128 2048 1 4800 147456 11.5548 14.3684 1098.21 423.289 1547.5 1547.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000128 2048 1 4800 147312 11.571 14.4223 980.636 419.053 1425.77 1425.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1380 0.000128 2048 1 4800 147312 11.5835 14.3748 945.531 419.034 1390.61 1390.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000128 2048 1 4800 146880 11.5328 14.3509 930.76 418.415 1375.14 1375.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1380 0.000128 2048 1 4800 146880 11.5282 14.3834 928.958 418.019 1372.97 1373.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000128 2048 1 4800 146880 11.5898 14.4343 850.992 418.195 1295.3 1295.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1380 0.000128 2048 1 4800 146880 11.606 14.4118 833.696 418.166 1277.96 1278.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000128 2048 1 4800 147680 11.5651 14.4129 1621.72 419.17 2066.95 2067.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1380 0.000128 2048 1 4800 147680 11.5586 14.3659 1488.64 419.533 1934.18 1934.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000128 2048 1 4800 147200 11.5301 14.3544 1118.54 418.846 1563.35 1563.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1380 0.000128 2048 1 4800 147200 11.5289 14.3839 1052.63 418.591 1497.22 1497.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000128 2048 1 4800 147360 11.563 14.4036 945.149 419.569 1390.77 1390.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1380 0.000128 2048 1 4800 147360 11.5649 14.4236 915.526 419.485 1361.08 1361.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000128 2048 1 4800 146560 11.5487 14.4232 868.106 418.169 1312.33 1312.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1380 0.000128 2048 1 4800 146560 11.5446 14.395 845.502 418.499 1290.02 1290.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000128 2048 1 4800 146400 11.5327 14.3585 829.774 417.764 1273.51 1273.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1380 0.000128 2048 1 4800 146400 11.5297 14.4374 814.071 417.448 1257.57 1257.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 0.000128 2048 1 4800 147776 11.5383 14.4246 1295.99 419.437 1741.47 1741.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1380 0.000128 2048 1 4800 147776 11.5465 14.5041 1177.09 419.11 1622.33 1622.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1380 0.000128 2048 1 4800 147776 11.5411 14.3703 1135.94 419.316 1581.25 1581.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 0.000128 2048 1 4800 147712 11.5566 14.3859 852.331 419.482 1297.84 1297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1380 0.000128 2048 1 4800 147712 11.5541 14.4281 781.493 419.096 1226.65 1226.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1380 0.000128 2048 1 4800 147712 11.5575 14.4282 742.449 419.544 1188.06 1188.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 0.000128 2048 1 4800 147648 11.5299 14.3837 688.68 419.345 1134.02 1134.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1380 0.000128 2048 1 4800 147648 11.5337 14.378 639.336 419.396 1084.72 1084.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1380 0.000128 2048 1 4800 147648 11.5343 14.3565 686.14 419.052 1131.16 1131.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 0.000128 2048 1 4800 147456 11.5466 14.3688 596.507 418.604 1041.11 1041.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1380 0.000128 2048 1 4800 147456 11.5348 14.4656 574.351 419.021 1019.46 1019.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1380 0.000128 2048 1 4800 147456 11.5444 14.3756 603.562 418.61 1048.17 1048.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000128 2048 1 4800 147760 11.602 14.487 1800.43 419.382 2245.99 2246.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1380 0.000128 2048 1 4800 147760 11.5937 14.3773 1410.67 419.424 1856.14 1856.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1380 0.000128 2048 1 4800 147760 11.595 14.3939 1273 419.467 1718.53 1718.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000128 2048 1 4800 147680 11.564 14.3716 1120.56 419.53 1566.1 1566.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1380 0.000128 2048 1 4800 147680 11.5639 14.4097 936.48 419.528 1382.06 1382.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1380 0.000128 2048 1 4800 147680 11.5576 14.4308 821.38 419.246 1266.7 1266.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000128 2048 1 4800 147600 11.5775 14.3708 911.95 418.918 1356.9 1356.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1380 0.000128 2048 1 4800 147600 11.5814 14.3932 764.294 419.209 1209.57 1209.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1380 0.000128 2048 1 4800 147600 11.5771 14.3985 676.493 419.205 1121.76 1121.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 0.000128 2048 1 4800 147200 11.5364 14.3511 770.492 418.884 1215.35 1215.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1380 0.000128 2048 1 4800 147200 11.5268 14.3442 684.145 418.536 1128.63 1128.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1380 0.000128 2048 1 4800 147200 11.5318 14.3647 602.53 418.935 1047.44 1047.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000128 2048 1 4800 147744 11.5616 14.3749 1651.65 419.175 2096.85 2096.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1380 0.000128 2048 1 4800 147744 11.5588 14.3776 1353.5 419.105 1798.62 1798.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1380 0.000128 2048 1 4800 147744 11.5727 14.3783 1239.69 419.54 1685.26 1685.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000128 2048 1 4800 147648 11.5357 14.3834 1036.35 419.464 1481.82 1481.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1380 0.000128 2048 1 4800 147648 11.5232 14.3749 927.664 419.361 1373 1373.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1380 0.000128 2048 1 4800 147648 11.5356 14.3845 810.409 419.055 1255.46 1255.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000128 2048 1 4800 147456 11.5553 14.5265 850.251 419.151 1295.57 1295.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1380 0.000128 2048 1 4800 147456 11.5608 14.5326 770.118 419.172 1215.47 1215.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1380 0.000128 2048 1 4800 147456 11.5651 14.3906 671.703 419.082 1116.82 1116.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000128 2048 1 4800 147456 11.5386 14.4716 767.404 418.799 1212.29 1212.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1380 0.000128 2048 1 4800 147456 11.5329 14.3544 657.145 418.786 1101.9 1101.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1380 0.000128 2048 1 4800 147456 11.5348 14.4081 591.847 419.183 1037.06 1037.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000128 2048 1 4800 147360 11.5573 14.3798 664.447 419.566 1110.03 1110.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1380 0.000128 2048 1 4800 147360 11.5605 14.3991 598.643 419.24 1043.92 1043.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1380 0.000128 2048 1 4800 147360 11.5564 14.3708 553.457 419.236 998.702 998.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000128 2048 1 4800 147728 11.5916 14.401 1574.48 419.092 2019.65 2019.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1380 0.000128 2048 1 4800 147728 11.5927 14.4798 1331.22 419.402 1776.78 1776.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000128 2048 1 4800 147616 11.5772 14.3708 1002.61 419.126 1447.76 1447.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1380 0.000128 2048 1 4800 147616 11.5576 14.37 907.581 419.529 1353.12 1353.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000128 2048 1 4800 147504 11.5784 14.4241 838.336 418.626 1283.05 1283.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1380 0.000128 2048 1 4800 147504 11.5789 14.4626 738.045 419.078 1183.24 1183.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000128 2048 1 4800 147392 11.5246 14.4591 736.154 419.218 1181.44 1181.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1380 0.000128 2048 1 4800 147392 11.5308 14.37 657.978 419.272 1103.24 1103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000128 2048 1 4800 147280 11.6078 14.5028 650.692 418.425 1095.31 1095.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1380 0.000128 2048 1 4800 147280 11.6051 14.3872 590.877 418.434 1035.38 1035.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000128 2048 1 4800 147712 11.5577 14.4526 1447.65 419.038 1892.78 1892.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1380 0.000128 2048 1 4800 147712 11.5598 14.4445 1271.94 419.527 1717.56 1717.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000128 2048 1 4800 147456 11.5353 14.3661 963.451 419.005 1408.44 1408.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1380 0.000128 2048 1 4800 147456 11.5402 14.357 882 418.579 1326.56 1326.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000128 2048 1 4800 147456 11.5403 14.3536 797.809 418.786 1242.57 1242.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1380 0.000128 2048 1 4800 147456 11.5318 14.3503 724.965 419.154 1170.08 1170.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000128 2048 1 4800 146944 11.5425 14.3462 712.526 418.677 1157.17 1157.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1380 0.000128 2048 1 4800 146944 11.547 14.3606 641.393 418.274 1085.66 1085.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000128 2048 1 4800 146560 11.541 14.3436 653.868 418.17 1098.01 1098.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1380 0.000128 2048 1 4800 146560 11.5487 14.3668 586.783 418.1 1030.88 1030.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 0.000128 2048 1 4800 147648 11.5345 14.3587 1281.55 419.061 1726.59 1726.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1380 0.000128 2048 1 4800 147648 11.5466 14.3626 1163.08 419.046 1608.11 1608.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1380 0.000128 2048 1 4800 147648 11.538 14.4116 1290.17 419.409 1735.61 1735.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 0.000128 2048 1 4800 147584 11.5548 14.3693 823.98 419.136 1269.12 1269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1380 0.000128 2048 1 4800 147584 11.5548 14.3505 774.532 419.199 1219.72 1219.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1380 0.000128 2048 1 4800 147584 11.5593 14.3565 820.628 419.138 1265.76 1265.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 0.000128 2048 1 4800 147456 11.5393 14.3895 678.176 419.042 1123.24 1123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1380 0.000128 2048 1 4800 147456 11.5363 14.3589 634.733 419.099 1079.81 1079.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1380 0.000128 2048 1 4800 147456 11.535 14.3515 674.992 419.063 1120.02 1120.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 0.000128 2048 1 4800 147200 11.5507 14.3622 585.875 418.93 1030.8 1030.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1380 0.000128 2048 1 4800 147200 11.5354 14.3751 567.148 418.676 1011.82 1011.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1380 0.000128 2048 1 4800 147200 11.539 14.3545 602.139 418.925 1047.04 1047.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000128 2048 1 4800 147680 11.5948 14.3932 1736.99 419.013 2182.07 2182.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1380 0.000128 2048 1 4800 147680 11.6074 14.5103 1379.76 419.07 1825.03 1825.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1380 0.000128 2048 1 4800 147680 11.5958 14.4015 1250.71 419.385 1696.18 1696.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000128 2048 1 4800 147680 11.5558 14.472 1062.24 419.181 1507.53 1507.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1380 0.000128 2048 1 4800 147680 11.5558 14.4609 902.624 419.491 1348.21 1348.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1380 0.000128 2048 1 4800 147680 11.561 14.4591 797.623 419.586 1243.31 1243.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000128 2048 1 4800 147360 11.5818 14.3767 874.962 419.245 1320.24 1320.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1380 0.000128 2048 1 4800 147360 11.5794 14.3788 745.735 418.921 1190.7 1190.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1380 0.000128 2048 1 4800 147360 11.5666 14.3708 659.304 418.856 1104.17 1104.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 0.000128 2048 1 4800 147200 11.5247 14.3686 749.697 418.515 1194.19 1194.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1380 0.000128 2048 1 4800 147200 11.5222 14.4097 655.22 418.491 1099.72 1099.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1380 0.000128 2048 1 4800 147200 11.5376 14.4888 598.741 418.85 1043.7 1043.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 0.000128 2048 1 4800 147200 11.5943 14.4606 683.336 423.172 1132.65 1132.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1380 0.000128 2048 1 4800 147200 11.606 14.5562 586.149 419.368 1031.76 1031.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1380 0.000128 2048 1 4800 147200 11.5955 14.422 541.002 418.972 986.068 986.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000128 2048 1 4800 147648 11.565 14.3814 1601.86 419.193 2047.08 2047.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1380 0.000128 2048 1 4800 147648 11.5689 14.4323 1318.34 419.239 1763.66 1763.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000128 2048 1 4800 147456 11.5389 14.3669 999.549 419.051 1444.59 1444.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1380 0.000128 2048 1 4800 147456 11.5322 14.3801 883.789 419.401 1329.18 1329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000128 2048 1 4800 147456 11.563 14.3784 821.152 419.174 1266.35 1266.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1380 0.000128 2048 1 4800 147456 11.5648 14.4208 729.322 419.562 1174.95 1175.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000128 2048 1 4800 147072 11.5302 14.428 728.974 419.14 1174.15 1174.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1380 0.000128 2048 1 4800 147072 11.533 14.3471 631.042 418.797 1075.8 1075.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000128 2048 1 4800 147360 11.5698 14.5206 641.369 419.3 1086.84 1086.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1380 0.000128 2048 1 4800 147360 11.5651 14.4026 583.06 419.486 1028.59 1028.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000128 2048 1 4800 147616 11.5938 14.3647 1505.3 419.021 1950.36 1950.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1380 0.000128 2048 1 4800 147616 11.6003 14.3897 1262.83 418.913 1707.82 1707.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000128 2048 1 4800 147616 11.5692 14.3861 952.591 419.531 1398.16 1398.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1380 0.000128 2048 1 4800 147616 11.5651 14.3629 873.335 419.493 1318.84 1318.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000128 2048 1 4800 147168 11.5873 14.3916 803.415 418.644 1248.12 1248.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1380 0.000128 2048 1 4800 147168 11.5855 14.381 710.571 418.72 1155.33 1155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000128 2048 1 4800 147392 11.5197 14.3728 708.123 418.869 1152.97 1153.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1380 0.000128 2048 1 4800 147392 11.5139 14.3597 625.689 419.226 1070.87 1070.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000128 2048 1 4800 146720 11.5958 14.4042 623.034 418.475 1067.59 1067.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1380 0.000128 2048 1 4800 146720 11.5978 14.4449 562.303 418.441 1006.87 1006.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000128 2048 1 4800 147584 11.5487 14.4261 1440.53 419.477 1886.07 1886.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1380 0.000128 2048 1 4800 147584 11.5499 14.3657 1253.66 419.478 1699.14 1699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000128 2048 1 4800 147200 11.5366 14.4356 937.191 419.004 1382.26 1382.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1380 0.000128 2048 1 4800 147200 11.5429 14.4159 854.457 419.017 1299.52 1299.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000128 2048 1 4800 147072 11.5494 14.4118 773.095 419.103 1218.24 1218.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1380 0.000128 2048 1 4800 147072 11.5364 14.3538 712.368 419.14 1157.48 1157.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000128 2048 1 4800 146944 11.5389 14.35 696.379 418.63 1140.98 1141.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1380 0.000128 2048 1 4800 146944 11.5424 14.3711 630.003 418.267 1074.27 1074.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000128 2048 1 4800 146560 11.5442 14.3631 636.06 418.072 1080.12 1080.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1380 0.000128 2048 1 4800 146560 11.5391 14.3771 577.608 422.195 1025.8 1025.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000128 2048 1 4800 145920 11.5339 14.3524 586.461 417.611 1030.04 1030.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1380 0.000128 2048 1 4800 145920 11.5303 14.349 541.297 417.654 984.909 984.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 0.000128 2048 1 4864 147456 11.5692 14.4524 1300.1 419.241 1745.44 1745.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1380 0.000128 2048 1 4864 147456 11.5732 14.3769 1176.74 419.475 1622.24 1622.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1380 0.000128 2048 1 4864 147456 11.5548 14.3626 1307.87 419.18 1753.04 1753.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 0.000128 2048 1 4864 147392 11.5322 14.3548 1460.43 419.355 1905.75 1905.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1380 0.000128 2048 1 4864 147392 11.539 14.4458 1262.15 419.324 1707.54 1707.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 0.000128 2048 1 4864 147328 11.5552 14.3524 946.389 419.188 1391.57 1391.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1380 0.000128 2048 1 4864 147328 11.5562 14.403 852.744 419.183 1297.97 1298.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 0.000128 2048 1 4864 147264 11.5313 14.4452 769.478 419.451 1214.99 1215.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1380 0.000128 2048 1 4864 147264 11.535 14.3862 710.637 419.11 1155.75 1155.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 0.000128 2048 1 4864 146944 11.5405 14.4163 685.713 418.525 1130.28 1130.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1380 0.000128 2048 1 4864 146944 11.5363 14.5347 623.187 418.605 1067.95 1068.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 0.000128 2048 1 4864 146880 11.5286 14.4998 628.715 418.524 1073.35 1073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1380 0.000128 2048 1 4864 146880 11.5303 14.3535 562.228 418.525 1006.71 1006.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 0.000128 2048 1 4864 147072 11.5427 14.3484 581.906 418.779 1026.66 1026.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1380 0.000128 2048 1 4864 147072 11.5466 14.3486 536.711 418.853 981.543 981.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 0.000128 2048 1 4864 146944 11.5225 14.3513 548.235 419.142 993.334 993.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1380 0.000128 2048 1 4864 146944 11.5205 14.3509 496.91 418.93 941.793 941.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 0.000128 2048 1 4864 146432 11.5468 14.4164 517.958 418.275 962.273 962.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1380 0.000128 2048 1 4864 146432 14.3643 0.015936 418.266 432.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 0.000128 2048 1 4800 147392 11.5261 14.3874 497.202 419.238 942.447 942.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1380 0.000128 2048 1 4800 147392 11.5296 14.3421 477.648 419.233 922.83 922.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1380 0.000128 2048 1 4800 147392 11.5192 14.3914 499.841 419.232 945.062 945.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 0.000128 2048 1 4800 147392 11.5266 14.4369 486.413 419.154 931.622 931.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1380 0.000128 2048 1 4800 147392 11.5242 14.3698 474.327 419.236 919.537 919.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1380 0.000128 2048 1 4800 147392 11.5233 14.41 496.93 419.277 942.223 942.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 0.000128 2048 1 4800 146720 11.5896 14.377 498.159 418.424 942.63 942.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1380 0.000128 2048 1 4800 146720 11.5893 14.3866 483.413 418.784 928.251 928.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1380 0.000128 2048 1 4800 146720 11.5934 14.481 507.636 418.812 952.6 952.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 0.000128 2048 1 4800 146720 11.5937 14.4424 495.71 418.779 940.607 940.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1380 0.000128 2048 1 4800 146720 11.5979 14.3781 477.377 418.428 921.86 921.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1380 0.000128 2048 1 4800 146720 11.5978 14.3738 499.411 418.82 944.281 944.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 0.000128 2048 1 4800 147456 11.5403 14.4138 565.899 418.679 1010.61 1010.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1380 0.000128 2048 1 4800 147456 11.539 14.3565 554.787 418.622 999.384 999.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1380 0.000128 2048 1 4800 147456 11.5369 14.4184 551.917 418.956 996.913 996.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1380 0.000128 2048 1 4800 147456 11.544 14.377 752.4 422.707 1201.11 1201.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 0.000128 2048 1 4800 146880 11.52 14.3498 864.208 418.525 1308.68 1308.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1380 0.000128 2048 1 4800 146880 11.522 14.424 831.717 418.532 1276.28 1276.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1380 0.000128 2048 1 4800 146880 11.5223 14.4323 775.607 418.921 1220.56 1220.63
