
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0ec  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  0800b2dc  0800b2dc  0001b2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5b8  0800b5b8  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b5b8  0800b5b8  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b5b8  0800b5b8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5b8  0800b5b8  0001b5b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5bc  0800b5bc  0001b5bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800b5c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ac4  200001f4  0800b7b4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001cb8  0800b7b4  00021cb8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028cd8  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005486  00000000  00000000  00048ef5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d70  00000000  00000000  0004e380  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001af8  00000000  00000000  000500f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00031e4d  00000000  00000000  00051be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c35e  00000000  00000000  00083a35  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001213f3  00000000  00000000  0009fd93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c1186  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fa8  00000000  00000000  001c1204  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001f4 	.word	0x200001f4
 800020c:	00000000 	.word	0x00000000
 8000210:	0800b2c4 	.word	0x0800b2c4

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001f8 	.word	0x200001f8
 800022c:	0800b2c4 	.word	0x0800b2c4

08000230 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0

}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr

0800023c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
return 0;
 8000240:	2300      	movs	r3, #0
}
 8000242:	4618      	mov	r0, r3
 8000244:	46bd      	mov	sp, r7
 8000246:	bc80      	pop	{r7}
 8000248:	4770      	bx	lr
	...

0800024c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
 8000252:	60f8      	str	r0, [r7, #12]
 8000254:	60b9      	str	r1, [r7, #8]
 8000256:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	4a06      	ldr	r2, [pc, #24]	; (8000274 <vApplicationGetIdleTaskMemory+0x28>)
 800025c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800025e:	68bb      	ldr	r3, [r7, #8]
 8000260:	4a05      	ldr	r2, [pc, #20]	; (8000278 <vApplicationGetIdleTaskMemory+0x2c>)
 8000262:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2280      	movs	r2, #128	; 0x80
 8000268:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800026a:	bf00      	nop
 800026c:	3714      	adds	r7, #20
 800026e:	46bd      	mov	sp, r7
 8000270:	bc80      	pop	{r7}
 8000272:	4770      	bx	lr
 8000274:	20000210 	.word	0x20000210
 8000278:	20000270 	.word	0x20000270

0800027c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800027c:	b5b0      	push	{r4, r5, r7, lr}
 800027e:	b096      	sub	sp, #88	; 0x58
 8000280:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000282:	4b1d      	ldr	r3, [pc, #116]	; (80002f8 <MX_FREERTOS_Init+0x7c>)
 8000284:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000288:	461d      	mov	r5, r3
 800028a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800028c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800028e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000292:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000296:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800029a:	2100      	movs	r1, #0
 800029c:	4618      	mov	r0, r3
 800029e:	f008 fb47 	bl	8008930 <osThreadCreate>
 80002a2:	4602      	mov	r2, r0
 80002a4:	4b15      	ldr	r3, [pc, #84]	; (80002fc <MX_FREERTOS_Init+0x80>)
 80002a6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityAboveNormal, 0, 128);
 80002a8:	4b15      	ldr	r3, [pc, #84]	; (8000300 <MX_FREERTOS_Init+0x84>)
 80002aa:	f107 0420 	add.w	r4, r7, #32
 80002ae:	461d      	mov	r5, r3
 80002b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80002bc:	f107 0320 	add.w	r3, r7, #32
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f008 fb34 	bl	8008930 <osThreadCreate>
 80002c8:	4602      	mov	r2, r0
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <MX_FREERTOS_Init+0x88>)
 80002cc:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityHigh, 0, 128);
 80002ce:	4b0e      	ldr	r3, [pc, #56]	; (8000308 <MX_FREERTOS_Init+0x8c>)
 80002d0:	1d3c      	adds	r4, r7, #4
 80002d2:	461d      	mov	r5, r3
 80002d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2100      	movs	r1, #0
 80002e4:	4618      	mov	r0, r3
 80002e6:	f008 fb23 	bl	8008930 <osThreadCreate>
 80002ea:	4602      	mov	r2, r0
 80002ec:	4b07      	ldr	r3, [pc, #28]	; (800030c <MX_FREERTOS_Init+0x90>)
 80002ee:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80002f0:	bf00      	nop
 80002f2:	3758      	adds	r7, #88	; 0x58
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bdb0      	pop	{r4, r5, r7, pc}
 80002f8:	0800b2e8 	.word	0x0800b2e8
 80002fc:	2000122c 	.word	0x2000122c
 8000300:	0800b310 	.word	0x0800b310
 8000304:	20001270 	.word	0x20001270
 8000308:	0800b338 	.word	0x0800b338
 800030c:	20001278 	.word	0x20001278

08000310 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000318:	f009 fcda 	bl	8009cd0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
  	//vTaskDelay(10);
    osDelay(1);
 800031c:	2001      	movs	r0, #1
 800031e:	f008 fb53 	bl	80089c8 <osDelay>
 8000322:	e7fb      	b.n	800031c <StartDefaultTask+0xc>

08000324 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
  
  	vTaskDelay(500);
 800032c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000330:	f008 fda2 	bl	8008e78 <vTaskDelay>
	SPI_FLASH_ReadDeviceID();
 8000334:	f000 fa9a 	bl	800086c <SPI_FLASH_ReadDeviceID>
  	vTaskDelay(500);
 8000338:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800033c:	f008 fd9c 	bl	8008e78 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2108      	movs	r1, #8
 8000344:	4808      	ldr	r0, [pc, #32]	; (8000368 <StartTask02+0x44>)
 8000346:	f001 fb3b 	bl	80019c0 <HAL_GPIO_WritePin>
    vTaskDelay(50);
 800034a:	2032      	movs	r0, #50	; 0x32
 800034c:	f008 fd94 	bl	8008e78 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2108      	movs	r1, #8
 8000354:	4804      	ldr	r0, [pc, #16]	; (8000368 <StartTask02+0x44>)
 8000356:	f001 fb33 	bl	80019c0 <HAL_GPIO_WritePin>
    vTaskDelay(50);
 800035a:	2032      	movs	r0, #50	; 0x32
 800035c:	f008 fd8c 	bl	8008e78 <vTaskDelay>
	osDelay(1);
 8000360:	2001      	movs	r0, #1
 8000362:	f008 fb31 	bl	80089c8 <osDelay>
  	vTaskDelay(500);
 8000366:	e7e1      	b.n	800032c <StartTask02+0x8>
 8000368:	40011000 	.word	0x40011000

0800036c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
  
  	  printf("APP Begin -- Software Version : %s \r\n", MCU_VERSION);
 8000374:	4912      	ldr	r1, [pc, #72]	; (80003c0 <StartTask03+0x54>)
 8000376:	4813      	ldr	r0, [pc, #76]	; (80003c4 <StartTask03+0x58>)
 8000378:	f00a f8b6 	bl	800a4e8 <iprintf>
  	  printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
 800037c:	4a12      	ldr	r2, [pc, #72]	; (80003c8 <StartTask03+0x5c>)
 800037e:	4913      	ldr	r1, [pc, #76]	; (80003cc <StartTask03+0x60>)
 8000380:	4813      	ldr	r0, [pc, #76]	; (80003d0 <StartTask03+0x64>)
 8000382:	f00a f8b1 	bl	800a4e8 <iprintf>
		
	  HAL_UART_Transmit(&huart1, (uint8_t *)"hello DISCO\r\n" , sizeof("hello DISCO\r\n"), 0xFFFF);
 8000386:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800038a:	220e      	movs	r2, #14
 800038c:	4911      	ldr	r1, [pc, #68]	; (80003d4 <StartTask03+0x68>)
 800038e:	4812      	ldr	r0, [pc, #72]	; (80003d8 <StartTask03+0x6c>)
 8000390:	f005 fcf7 	bl	8005d82 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2110      	movs	r1, #16
 8000398:	4810      	ldr	r0, [pc, #64]	; (80003dc <StartTask03+0x70>)
 800039a:	f001 fb11 	bl	80019c0 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 800039e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a2:	f008 fd69 	bl	8008e78 <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2110      	movs	r1, #16
 80003aa:	480c      	ldr	r0, [pc, #48]	; (80003dc <StartTask03+0x70>)
 80003ac:	f001 fb08 	bl	80019c0 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 80003b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003b4:	f008 fd60 	bl	8008e78 <vTaskDelay>
    osDelay(1);
 80003b8:	2001      	movs	r0, #1
 80003ba:	f008 fb05 	bl	80089c8 <osDelay>
  	  printf("APP Begin -- Software Version : %s \r\n", MCU_VERSION);
 80003be:	e7d9      	b.n	8000374 <StartTask03+0x8>
 80003c0:	0800b354 	.word	0x0800b354
 80003c4:	0800b360 	.word	0x0800b360
 80003c8:	0800b388 	.word	0x0800b388
 80003cc:	0800b394 	.word	0x0800b394
 80003d0:	0800b3a0 	.word	0x0800b3a0
 80003d4:	0800b3c8 	.word	0x0800b3c8
 80003d8:	20001230 	.word	0x20001230
 80003dc:	40011000 	.word	0x40011000

080003e0 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b08a      	sub	sp, #40	; 0x28
 80003e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003f4:	4ba2      	ldr	r3, [pc, #648]	; (8000680 <MX_GPIO_Init+0x2a0>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	4aa1      	ldr	r2, [pc, #644]	; (8000680 <MX_GPIO_Init+0x2a0>)
 80003fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003fe:	6193      	str	r3, [r2, #24]
 8000400:	4b9f      	ldr	r3, [pc, #636]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000408:	613b      	str	r3, [r7, #16]
 800040a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040c:	4b9c      	ldr	r3, [pc, #624]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a9b      	ldr	r2, [pc, #620]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000412:	f043 0310 	orr.w	r3, r3, #16
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b99      	ldr	r3, [pc, #612]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0310 	and.w	r3, r3, #16
 8000420:	60fb      	str	r3, [r7, #12]
 8000422:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000424:	4b96      	ldr	r3, [pc, #600]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	4a95      	ldr	r2, [pc, #596]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800042a:	f043 0304 	orr.w	r3, r3, #4
 800042e:	6193      	str	r3, [r2, #24]
 8000430:	4b93      	ldr	r3, [pc, #588]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	f003 0304 	and.w	r3, r3, #4
 8000438:	60bb      	str	r3, [r7, #8]
 800043a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800043c:	4b90      	ldr	r3, [pc, #576]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a8f      	ldr	r2, [pc, #572]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000442:	f043 0308 	orr.w	r3, r3, #8
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b8d      	ldr	r3, [pc, #564]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f003 0308 	and.w	r3, r3, #8
 8000450:	607b      	str	r3, [r7, #4]
 8000452:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000454:	4b8a      	ldr	r3, [pc, #552]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a89      	ldr	r2, [pc, #548]	; (8000680 <MX_GPIO_Init+0x2a0>)
 800045a:	f043 0320 	orr.w	r3, r3, #32
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b87      	ldr	r3, [pc, #540]	; (8000680 <MX_GPIO_Init+0x2a0>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0320 	and.w	r3, r3, #32
 8000468:	603b      	str	r3, [r7, #0]
 800046a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 800046c:	2200      	movs	r2, #0
 800046e:	2150      	movs	r1, #80	; 0x50
 8000470:	4884      	ldr	r0, [pc, #528]	; (8000684 <MX_GPIO_Init+0x2a4>)
 8000472:	f001 faa5 	bl	80019c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin 
 8000476:	2200      	movs	r2, #0
 8000478:	f44f 7176 	mov.w	r1, #984	; 0x3d8
 800047c:	4882      	ldr	r0, [pc, #520]	; (8000688 <MX_GPIO_Init+0x2a8>)
 800047e:	f001 fa9f 	bl	80019c0 <HAL_GPIO_WritePin>
                          |POW_AMP_STANDBY_Pin|MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000482:	2201      	movs	r2, #1
 8000484:	2110      	movs	r1, #16
 8000486:	4881      	ldr	r0, [pc, #516]	; (800068c <MX_GPIO_Init+0x2ac>)
 8000488:	f001 fa9a 	bl	80019c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8000492:	487f      	ldr	r0, [pc, #508]	; (8000690 <MX_GPIO_Init+0x2b0>)
 8000494:	f001 fa94 	bl	80019c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800049e:	487b      	ldr	r0, [pc, #492]	; (800068c <MX_GPIO_Init+0x2ac>)
 80004a0:	f001 fa8e 	bl	80019c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE11 
                           PE12 PE13 PE14 PE15 
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11 
 80004a4:	f64f 430f 	movw	r3, #64527	; 0xfc0f
 80004a8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004aa:	2303      	movs	r3, #3
 80004ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004ae:	f107 0314 	add.w	r3, r7, #20
 80004b2:	4619      	mov	r1, r3
 80004b4:	4873      	ldr	r0, [pc, #460]	; (8000684 <MX_GPIO_Init+0x2a4>)
 80004b6:	f001 f919 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 80004ba:	2350      	movs	r3, #80	; 0x50
 80004bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004be:	2301      	movs	r3, #1
 80004c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c2:	2300      	movs	r3, #0
 80004c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c6:	2302      	movs	r3, #2
 80004c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004ca:	f107 0314 	add.w	r3, r7, #20
 80004ce:	4619      	mov	r1, r3
 80004d0:	486c      	ldr	r0, [pc, #432]	; (8000684 <MX_GPIO_Init+0x2a4>)
 80004d2:	f001 f90b 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DSP_ONOFF_CHECK_Pin|PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin;
 80004d6:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 80004da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004dc:	2300      	movs	r3, #0
 80004de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004e4:	f107 0314 	add.w	r3, r7, #20
 80004e8:	4619      	mov	r1, r3
 80004ea:	4866      	ldr	r0, [pc, #408]	; (8000684 <MX_GPIO_Init+0x2a4>)
 80004ec:	f001 f8fe 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 80004f0:	f643 4307 	movw	r3, #15367	; 0x3c07
 80004f4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004f6:	2303      	movs	r3, #3
 80004f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004fa:	f107 0314 	add.w	r3, r7, #20
 80004fe:	4619      	mov	r1, r3
 8000500:	4861      	ldr	r0, [pc, #388]	; (8000688 <MX_GPIO_Init+0x2a8>)
 8000502:	f001 f8f3 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000506:	2318      	movs	r3, #24
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050a:	2301      	movs	r3, #1
 800050c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800050e:	2301      	movs	r3, #1
 8000510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000512:	2303      	movs	r3, #3
 8000514:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000516:	f107 0314 	add.w	r3, r7, #20
 800051a:	4619      	mov	r1, r3
 800051c:	485a      	ldr	r0, [pc, #360]	; (8000688 <MX_GPIO_Init+0x2a8>)
 800051e:	f001 f8e5 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 8000522:	2301      	movs	r3, #1
 8000524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000526:	2300      	movs	r3, #0
 8000528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	4619      	mov	r1, r3
 8000534:	4855      	ldr	r0, [pc, #340]	; (800068c <MX_GPIO_Init+0x2ac>)
 8000536:	f001 f8d9 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800053a:	230e      	movs	r3, #14
 800053c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800053e:	2303      	movs	r3, #3
 8000540:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000542:	f107 0314 	add.w	r3, r7, #20
 8000546:	4619      	mov	r1, r3
 8000548:	4850      	ldr	r0, [pc, #320]	; (800068c <MX_GPIO_Init+0x2ac>)
 800054a:	f001 f8cf 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 800054e:	2310      	movs	r3, #16
 8000550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000552:	2301      	movs	r3, #1
 8000554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000556:	2301      	movs	r3, #1
 8000558:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800055a:	2303      	movs	r3, #3
 800055c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	4619      	mov	r1, r3
 8000564:	4849      	ldr	r0, [pc, #292]	; (800068c <MX_GPIO_Init+0x2ac>)
 8000566:	f001 f8c1 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BAT_CHECK_Pin;
 800056a:	2320      	movs	r3, #32
 800056c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800056e:	2300      	movs	r3, #0
 8000570:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	2300      	movs	r3, #0
 8000574:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_CHECK_GPIO_Port, &GPIO_InitStruct);
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	4619      	mov	r1, r3
 800057c:	4842      	ldr	r0, [pc, #264]	; (8000688 <MX_GPIO_Init+0x2a8>)
 800057e:	f001 f8b5 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8000582:	2307      	movs	r3, #7
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058e:	f107 0314 	add.w	r3, r7, #20
 8000592:	4619      	mov	r1, r3
 8000594:	483f      	ldr	r0, [pc, #252]	; (8000694 <MX_GPIO_Init+0x2b4>)
 8000596:	f001 f8a9 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 800059a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800059e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a0:	2302      	movs	r3, #2
 80005a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a4:	2303      	movs	r3, #3
 80005a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	4619      	mov	r1, r3
 80005ae:	4838      	ldr	r0, [pc, #224]	; (8000690 <MX_GPIO_Init+0x2b0>)
 80005b0:	f001 f89c 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 80005b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	4619      	mov	r1, r3
 80005c8:	4831      	ldr	r0, [pc, #196]	; (8000690 <MX_GPIO_Init+0x2b0>)
 80005ca:	f001 f88f 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 80005ce:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 80005d2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005d4:	2303      	movs	r3, #3
 80005d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005d8:	f107 0314 	add.w	r3, r7, #20
 80005dc:	4619      	mov	r1, r3
 80005de:	482c      	ldr	r0, [pc, #176]	; (8000690 <MX_GPIO_Init+0x2b0>)
 80005e0:	f001 f884 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 80005e4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80005e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ea:	2301      	movs	r3, #1
 80005ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f2:	2302      	movs	r3, #2
 80005f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	4619      	mov	r1, r3
 80005fc:	4824      	ldr	r0, [pc, #144]	; (8000690 <MX_GPIO_Init+0x2b0>)
 80005fe:	f001 f875 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 8000602:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000608:	2301      	movs	r3, #1
 800060a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000610:	2302      	movs	r3, #2
 8000612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4619      	mov	r1, r3
 800061a:	481b      	ldr	r0, [pc, #108]	; (8000688 <MX_GPIO_Init+0x2a8>)
 800061c:	f001 f866 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 8000620:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	2302      	movs	r3, #2
 8000630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4619      	mov	r1, r3
 8000638:	4814      	ldr	r0, [pc, #80]	; (800068c <MX_GPIO_Init+0x2ac>)
 800063a:	f001 f857 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800063e:	23c0      	movs	r3, #192	; 0xc0
 8000640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000642:	2303      	movs	r3, #3
 8000644:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	4619      	mov	r1, r3
 800064c:	4811      	ldr	r0, [pc, #68]	; (8000694 <MX_GPIO_Init+0x2b4>)
 800064e:	f001 f84d 	bl	80016ec <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 8000652:	4b11      	ldr	r3, [pc, #68]	; (8000698 <MX_GPIO_Init+0x2b8>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	627b      	str	r3, [r7, #36]	; 0x24
 8000658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800065a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800065e:	627b      	str	r3, [r7, #36]	; 0x24
 8000660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000662:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000666:	627b      	str	r3, [r7, #36]	; 0x24
 8000668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800066e:	627b      	str	r3, [r7, #36]	; 0x24
 8000670:	4a09      	ldr	r2, [pc, #36]	; (8000698 <MX_GPIO_Init+0x2b8>)
 8000672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000674:	6053      	str	r3, [r2, #4]

}
 8000676:	bf00      	nop
 8000678:	3728      	adds	r7, #40	; 0x28
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40021000 	.word	0x40021000
 8000684:	40011800 	.word	0x40011800
 8000688:	40011000 	.word	0x40011000
 800068c:	40010800 	.word	0x40010800
 8000690:	40011400 	.word	0x40011400
 8000694:	40010c00 	.word	0x40010c00
 8000698:	40010000 	.word	0x40010000

0800069c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80006a0:	4b12      	ldr	r3, [pc, #72]	; (80006ec <MX_I2C1_Init+0x50>)
 80006a2:	4a13      	ldr	r2, [pc, #76]	; (80006f0 <MX_I2C1_Init+0x54>)
 80006a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_I2C1_Init+0x50>)
 80006a8:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <MX_I2C1_Init+0x58>)
 80006aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <MX_I2C1_Init+0x50>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <MX_I2C1_Init+0x50>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_I2C1_Init+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006cc:	4b07      	ldr	r3, [pc, #28]	; (80006ec <MX_I2C1_Init+0x50>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_I2C1_Init+0x50>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_I2C1_Init+0x50>)
 80006da:	f001 f989 	bl	80019f0 <HAL_I2C_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006e4:	f000 f994 	bl	8000a10 <Error_Handler>
  }

}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	2000127c 	.word	0x2000127c
 80006f0:	40005400 	.word	0x40005400
 80006f4:	000186a0 	.word	0x000186a0

080006f8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80006fc:	4b12      	ldr	r3, [pc, #72]	; (8000748 <MX_I2C2_Init+0x50>)
 80006fe:	4a13      	ldr	r2, [pc, #76]	; (800074c <MX_I2C2_Init+0x54>)
 8000700:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000702:	4b11      	ldr	r3, [pc, #68]	; (8000748 <MX_I2C2_Init+0x50>)
 8000704:	4a12      	ldr	r2, [pc, #72]	; (8000750 <MX_I2C2_Init+0x58>)
 8000706:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000708:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <MX_I2C2_Init+0x50>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <MX_I2C2_Init+0x50>)
 8000710:	2200      	movs	r2, #0
 8000712:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_I2C2_Init+0x50>)
 8000716:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800071a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800071c:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <MX_I2C2_Init+0x50>)
 800071e:	2200      	movs	r2, #0
 8000720:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_I2C2_Init+0x50>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <MX_I2C2_Init+0x50>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_I2C2_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000734:	4804      	ldr	r0, [pc, #16]	; (8000748 <MX_I2C2_Init+0x50>)
 8000736:	f001 f95b 	bl	80019f0 <HAL_I2C_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000740:	f000 f966 	bl	8000a10 <Error_Handler>
  }

}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}
 8000748:	200012d0 	.word	0x200012d0
 800074c:	40005800 	.word	0x40005800
 8000750:	000186a0 	.word	0x000186a0

08000754 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08c      	sub	sp, #48	; 0x30
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	f107 031c 	add.w	r3, r7, #28
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a3a      	ldr	r2, [pc, #232]	; (8000858 <HAL_I2C_MspInit+0x104>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d133      	bne.n	80007dc <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000774:	4b39      	ldr	r3, [pc, #228]	; (800085c <HAL_I2C_MspInit+0x108>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	4a38      	ldr	r2, [pc, #224]	; (800085c <HAL_I2C_MspInit+0x108>)
 800077a:	f043 0308 	orr.w	r3, r3, #8
 800077e:	6193      	str	r3, [r2, #24]
 8000780:	4b36      	ldr	r3, [pc, #216]	; (800085c <HAL_I2C_MspInit+0x108>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	f003 0308 	and.w	r3, r3, #8
 8000788:	61bb      	str	r3, [r7, #24]
 800078a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800078c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000792:	2312      	movs	r3, #18
 8000794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000796:	2303      	movs	r3, #3
 8000798:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	482f      	ldr	r0, [pc, #188]	; (8000860 <HAL_I2C_MspInit+0x10c>)
 80007a2:	f000 ffa3 	bl	80016ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80007a6:	4b2f      	ldr	r3, [pc, #188]	; (8000864 <HAL_I2C_MspInit+0x110>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007ae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80007b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007b6:	f043 0302 	orr.w	r3, r3, #2
 80007ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007bc:	4a29      	ldr	r2, [pc, #164]	; (8000864 <HAL_I2C_MspInit+0x110>)
 80007be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c0:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007c2:	4b26      	ldr	r3, [pc, #152]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007c4:	69db      	ldr	r3, [r3, #28]
 80007c6:	4a25      	ldr	r2, [pc, #148]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007cc:	61d3      	str	r3, [r2, #28]
 80007ce:	4b23      	ldr	r3, [pc, #140]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007d0:	69db      	ldr	r3, [r3, #28]
 80007d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007d6:	617b      	str	r3, [r7, #20]
 80007d8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80007da:	e039      	b.n	8000850 <HAL_I2C_MspInit+0xfc>
  else if(i2cHandle->Instance==I2C2)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a21      	ldr	r2, [pc, #132]	; (8000868 <HAL_I2C_MspInit+0x114>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d134      	bne.n	8000850 <HAL_I2C_MspInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e6:	4b1d      	ldr	r3, [pc, #116]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	4a1c      	ldr	r2, [pc, #112]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007ec:	f043 0308 	orr.w	r3, r3, #8
 80007f0:	6193      	str	r3, [r2, #24]
 80007f2:	4b1a      	ldr	r3, [pc, #104]	; (800085c <HAL_I2C_MspInit+0x108>)
 80007f4:	699b      	ldr	r3, [r3, #24]
 80007f6:	f003 0308 	and.w	r3, r3, #8
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 80007fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000804:	2312      	movs	r3, #18
 8000806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000808:	2303      	movs	r3, #3
 800080a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	4813      	ldr	r0, [pc, #76]	; (8000860 <HAL_I2C_MspInit+0x10c>)
 8000814:	f000 ff6a 	bl	80016ec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000818:	4b10      	ldr	r3, [pc, #64]	; (800085c <HAL_I2C_MspInit+0x108>)
 800081a:	69db      	ldr	r3, [r3, #28]
 800081c:	4a0f      	ldr	r2, [pc, #60]	; (800085c <HAL_I2C_MspInit+0x108>)
 800081e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000822:	61d3      	str	r3, [r2, #28]
 8000824:	4b0d      	ldr	r3, [pc, #52]	; (800085c <HAL_I2C_MspInit+0x108>)
 8000826:	69db      	ldr	r3, [r3, #28]
 8000828:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000830:	2200      	movs	r2, #0
 8000832:	2105      	movs	r1, #5
 8000834:	2021      	movs	r0, #33	; 0x21
 8000836:	f000 fe1a 	bl	800146e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800083a:	2021      	movs	r0, #33	; 0x21
 800083c:	f000 fe33 	bl	80014a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2105      	movs	r1, #5
 8000844:	2022      	movs	r0, #34	; 0x22
 8000846:	f000 fe12 	bl	800146e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800084a:	2022      	movs	r0, #34	; 0x22
 800084c:	f000 fe2b 	bl	80014a6 <HAL_NVIC_EnableIRQ>
}
 8000850:	bf00      	nop
 8000852:	3730      	adds	r7, #48	; 0x30
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40005400 	.word	0x40005400
 800085c:	40021000 	.word	0x40021000
 8000860:	40010c00 	.word	0x40010c00
 8000864:	40010000 	.word	0x40010000
 8000868:	40005800 	.word	0x40005800

0800086c <SPI_FLASH_ReadDeviceID>:
uint8_t spi_rx_buff[10];



uint8_t SPI_FLASH_ReadDeviceID(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2110      	movs	r1, #16
 8000874:	480f      	ldr	r0, [pc, #60]	; (80008b4 <SPI_FLASH_ReadDeviceID+0x48>)
 8000876:	f001 f8a3 	bl	80019c0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	2204      	movs	r2, #4
 8000880:	490d      	ldr	r1, [pc, #52]	; (80008b8 <SPI_FLASH_ReadDeviceID+0x4c>)
 8000882:	480e      	ldr	r0, [pc, #56]	; (80008bc <SPI_FLASH_ReadDeviceID+0x50>)
 8000884:	f004 f9df 	bl	8004c46 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);
 8000888:	f04f 33ff 	mov.w	r3, #4294967295
 800088c:	2201      	movs	r2, #1
 800088e:	490c      	ldr	r1, [pc, #48]	; (80008c0 <SPI_FLASH_ReadDeviceID+0x54>)
 8000890:	480a      	ldr	r0, [pc, #40]	; (80008bc <SPI_FLASH_ReadDeviceID+0x50>)
 8000892:	f004 fb0c 	bl	8004eae <HAL_SPI_Receive>
	//HAL_SPI_TransmitReceive(&hspi1,&spi_tx_buff[2],&spi_rx_buff[2],1,HAL_MAX_DELAY);
	//HAL_SPI_TransmitReceive(&hspi1,&spi_tx_buff[3],&spi_rx_buff[3],1,HAL_MAX_DELAY);
	
	//HAL_SPI_TransmitReceive(&hspi1,&spi_tx_buff[4],&spi_rx_buff[4],1,HAL_MAX_DELAY);
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8000896:	2201      	movs	r2, #1
 8000898:	2110      	movs	r1, #16
 800089a:	4806      	ldr	r0, [pc, #24]	; (80008b4 <SPI_FLASH_ReadDeviceID+0x48>)
 800089c:	f001 f890 	bl	80019c0 <HAL_GPIO_WritePin>
	
	printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <SPI_FLASH_ReadDeviceID+0x54>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	4619      	mov	r1, r3
 80008a6:	4807      	ldr	r0, [pc, #28]	; (80008c4 <SPI_FLASH_ReadDeviceID+0x58>)
 80008a8:	f009 fe1e 	bl	800a4e8 <iprintf>
	return(spi_rx_buff[0]);
 80008ac:	4b04      	ldr	r3, [pc, #16]	; (80008c0 <SPI_FLASH_ReadDeviceID+0x54>)
 80008ae:	781b      	ldrb	r3, [r3, #0]

}
 80008b0:	4618      	mov	r0, r3
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40010800 	.word	0x40010800
 80008b8:	20000000 	.word	0x20000000
 80008bc:	200014a8 	.word	0x200014a8
 80008c0:	200013ec 	.word	0x200013ec
 80008c4:	0800b3d8 	.word	0x0800b3d8

080008c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008cc:	f000 fce8 	bl	80012a0 <HAL_Init>
  //SysHardware_Init();
  //SysSoftware_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d0:	f000 f830 	bl	8000934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008d4:	f7ff fd84 	bl	80003e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008d8:	f7ff fee0 	bl	800069c <MX_I2C1_Init>
  MX_I2C2_Init();
 80008dc:	f7ff ff0c 	bl	80006f8 <MX_I2C2_Init>
  MX_SPI1_Init();
 80008e0:	f000 f89c 	bl	8000a1c <MX_SPI1_Init>
  MX_SPI2_Init();
 80008e4:	f000 f8d0 	bl	8000a88 <MX_SPI2_Init>
  MX_SPI3_Init();
 80008e8:	f000 f904 	bl	8000af4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80008ec:	f000 fc24 	bl	8001138 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80008f0:	f000 fbb0 	bl	8001054 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim5);
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80008f4:	2201      	movs	r2, #1
 80008f6:	2110      	movs	r1, #16
 80008f8:	4808      	ldr	r0, [pc, #32]	; (800091c <main+0x54>)
 80008fa:	f001 f861 	bl	80019c0 <HAL_GPIO_WritePin>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 80008fe:	4908      	ldr	r1, [pc, #32]	; (8000920 <main+0x58>)
 8000900:	4808      	ldr	r0, [pc, #32]	; (8000924 <main+0x5c>)
 8000902:	f009 fdf1 	bl	800a4e8 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 8000906:	4a08      	ldr	r2, [pc, #32]	; (8000928 <main+0x60>)
 8000908:	4908      	ldr	r1, [pc, #32]	; (800092c <main+0x64>)
 800090a:	4809      	ldr	r0, [pc, #36]	; (8000930 <main+0x68>)
 800090c:	f009 fdec 	bl	800a4e8 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8000910:	f7ff fcb4 	bl	800027c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000914:	f008 f805 	bl	8008922 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000918:	e7fe      	b.n	8000918 <main+0x50>
 800091a:	bf00      	nop
 800091c:	40010800 	.word	0x40010800
 8000920:	0800b3f8 	.word	0x0800b3f8
 8000924:	0800b404 	.word	0x0800b404
 8000928:	0800b42c 	.word	0x0800b42c
 800092c:	0800b438 	.word	0x0800b438
 8000930:	0800b444 	.word	0x0800b444

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b096      	sub	sp, #88	; 0x58
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800093e:	2228      	movs	r2, #40	; 0x28
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f009 fdc8 	bl	800a4d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]
 8000966:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000968:	2301      	movs	r3, #1
 800096a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800096c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000970:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000976:	2301      	movs	r3, #1
 8000978:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097a:	2302      	movs	r3, #2
 800097c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800097e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000982:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000984:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000988:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800098e:	4618      	mov	r0, r3
 8000990:	f003 fbf6 	bl	8004180 <HAL_RCC_OscConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800099a:	f000 f839 	bl	8000a10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099e:	230f      	movs	r3, #15
 80009a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a2:	2302      	movs	r3, #2
 80009a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	2102      	movs	r1, #2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f003 fe60 	bl	8004680 <HAL_RCC_ClockConfig>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009c6:	f000 f823 	bl	8000a10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80009ca:	2310      	movs	r3, #16
 80009cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	4618      	mov	r0, r3
 80009d6:	f004 f81f 	bl	8004a18 <HAL_RCCEx_PeriphCLKConfig>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80009e0:	f000 f816 	bl	8000a10 <Error_Handler>
  }
}
 80009e4:	bf00      	nop
 80009e6:	3758      	adds	r7, #88	; 0x58
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a04      	ldr	r2, [pc, #16]	; (8000a0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d101      	bne.n	8000a02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009fe:	f000 fc65 	bl	80012cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40012c00 	.word	0x40012c00

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000a20:	4b17      	ldr	r3, [pc, #92]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a22:	4a18      	ldr	r2, [pc, #96]	; (8000a84 <MX_SPI1_Init+0x68>)
 8000a24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a26:	4b16      	ldr	r3, [pc, #88]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a2e:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a50:	2220      	movs	r2, #32
 8000a52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a54:	4b0a      	ldr	r3, [pc, #40]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a60:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a66:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a68:	220a      	movs	r2, #10
 8000a6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <MX_SPI1_Init+0x64>)
 8000a6e:	f004 f889 	bl	8004b84 <HAL_SPI_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a78:	f7ff ffca 	bl	8000a10 <Error_Handler>
  }

}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200014a8 	.word	0x200014a8
 8000a84:	40013000 	.word	0x40013000

08000a88 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000a8c:	4b17      	ldr	r3, [pc, #92]	; (8000aec <MX_SPI2_Init+0x64>)
 8000a8e:	4a18      	ldr	r2, [pc, #96]	; (8000af0 <MX_SPI2_Init+0x68>)
 8000a90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a92:	4b16      	ldr	r3, [pc, #88]	; (8000aec <MX_SPI2_Init+0x64>)
 8000a94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a9a:	4b14      	ldr	r3, [pc, #80]	; (8000aec <MX_SPI2_Init+0x64>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <MX_SPI2_Init+0x64>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	; (8000aec <MX_SPI2_Init+0x64>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <MX_SPI2_Init+0x64>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ab4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000ab8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <MX_SPI2_Init+0x64>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ad4:	220a      	movs	r2, #10
 8000ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ad8:	4804      	ldr	r0, [pc, #16]	; (8000aec <MX_SPI2_Init+0x64>)
 8000ada:	f004 f853 	bl	8004b84 <HAL_SPI_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ae4:	f7ff ff94 	bl	8000a10 <Error_Handler>
  }

}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200013f8 	.word	0x200013f8
 8000af0:	40003800 	.word	0x40003800

08000af4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8000af8:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000afa:	4a18      	ldr	r2, [pc, #96]	; (8000b5c <MX_SPI3_Init+0x68>)
 8000afc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000afe:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b04:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b0c:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b18:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b20:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b24:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b26:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b38:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b40:	220a      	movs	r2, #10
 8000b42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b44:	4804      	ldr	r0, [pc, #16]	; (8000b58 <MX_SPI3_Init+0x64>)
 8000b46:	f004 f81d 	bl	8004b84 <HAL_SPI_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000b50:	f7ff ff5e 	bl	8000a10 <Error_Handler>
  }

}
 8000b54:	bf00      	nop
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20001450 	.word	0x20001450
 8000b5c:	40003c00 	.word	0x40003c00

08000b60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08e      	sub	sp, #56	; 0x38
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a5f      	ldr	r2, [pc, #380]	; (8000cf8 <HAL_SPI_MspInit+0x198>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d130      	bne.n	8000be2 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b80:	4b5e      	ldr	r3, [pc, #376]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	4a5d      	ldr	r2, [pc, #372]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000b86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b8a:	6193      	str	r3, [r2, #24]
 8000b8c:	4b5b      	ldr	r3, [pc, #364]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
 8000b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b98:	4b58      	ldr	r3, [pc, #352]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a57      	ldr	r2, [pc, #348]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b55      	ldr	r3, [pc, #340]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0304 	and.w	r3, r3, #4
 8000bac:	623b      	str	r3, [r7, #32]
 8000bae:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8000bb0:	23a0      	movs	r3, #160	; 0xa0
 8000bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	484f      	ldr	r0, [pc, #316]	; (8000d00 <HAL_SPI_MspInit+0x1a0>)
 8000bc4:	f000 fd92 	bl	80016ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8000bc8:	2340      	movs	r3, #64	; 0x40
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4849      	ldr	r0, [pc, #292]	; (8000d00 <HAL_SPI_MspInit+0x1a0>)
 8000bdc:	f000 fd86 	bl	80016ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000be0:	e085      	b.n	8000cee <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a47      	ldr	r2, [pc, #284]	; (8000d04 <HAL_SPI_MspInit+0x1a4>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d132      	bne.n	8000c52 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bec:	4b43      	ldr	r3, [pc, #268]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	4a42      	ldr	r2, [pc, #264]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000bf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf6:	61d3      	str	r3, [r2, #28]
 8000bf8:	4b40      	ldr	r3, [pc, #256]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000bfa:	69db      	ldr	r3, [r3, #28]
 8000bfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c00:	61fb      	str	r3, [r7, #28]
 8000c02:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c04:	4b3d      	ldr	r3, [pc, #244]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a3c      	ldr	r2, [pc, #240]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c0a:	f043 0308 	orr.w	r3, r3, #8
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b3a      	ldr	r3, [pc, #232]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0308 	and.w	r3, r3, #8
 8000c18:	61bb      	str	r3, [r7, #24]
 8000c1a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 8000c1c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4835      	ldr	r0, [pc, #212]	; (8000d08 <HAL_SPI_MspInit+0x1a8>)
 8000c32:	f000 fd5b 	bl	80016ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 8000c36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c48:	4619      	mov	r1, r3
 8000c4a:	482f      	ldr	r0, [pc, #188]	; (8000d08 <HAL_SPI_MspInit+0x1a8>)
 8000c4c:	f000 fd4e 	bl	80016ec <HAL_GPIO_Init>
}
 8000c50:	e04d      	b.n	8000cee <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a2d      	ldr	r2, [pc, #180]	; (8000d0c <HAL_SPI_MspInit+0x1ac>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d148      	bne.n	8000cee <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c5c:	4b27      	ldr	r3, [pc, #156]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c5e:	69db      	ldr	r3, [r3, #28]
 8000c60:	4a26      	ldr	r2, [pc, #152]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c66:	61d3      	str	r3, [r2, #28]
 8000c68:	4b24      	ldr	r3, [pc, #144]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c6a:	69db      	ldr	r3, [r3, #28]
 8000c6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c74:	4b21      	ldr	r3, [pc, #132]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4a20      	ldr	r2, [pc, #128]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c7a:	f043 0304 	orr.w	r3, r3, #4
 8000c7e:	6193      	str	r3, [r2, #24]
 8000c80:	4b1e      	ldr	r3, [pc, #120]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f003 0304 	and.w	r3, r3, #4
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a1a      	ldr	r2, [pc, #104]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c92:	f043 0308 	orr.w	r3, r3, #8
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <HAL_SPI_MspInit+0x19c>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0308 	and.w	r3, r3, #8
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000ca4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4811      	ldr	r0, [pc, #68]	; (8000d00 <HAL_SPI_MspInit+0x1a0>)
 8000cba:	f000 fd17 	bl	80016ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 8000cbe:	2328      	movs	r3, #40	; 0x28
 8000cc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	480d      	ldr	r0, [pc, #52]	; (8000d08 <HAL_SPI_MspInit+0x1a8>)
 8000cd2:	f000 fd0b 	bl	80016ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8000cd6:	2310      	movs	r3, #16
 8000cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 8000ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4807      	ldr	r0, [pc, #28]	; (8000d08 <HAL_SPI_MspInit+0x1a8>)
 8000cea:	f000 fcff 	bl	80016ec <HAL_GPIO_Init>
}
 8000cee:	bf00      	nop
 8000cf0:	3738      	adds	r7, #56	; 0x38
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40013000 	.word	0x40013000
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40010800 	.word	0x40010800
 8000d04:	40003800 	.word	0x40003800
 8000d08:	40010c00 	.word	0x40010c00
 8000d0c:	40003c00 	.word	0x40003c00

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <HAL_MspInit+0x68>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	4a17      	ldr	r2, [pc, #92]	; (8000d78 <HAL_MspInit+0x68>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6193      	str	r3, [r2, #24]
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <HAL_MspInit+0x68>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <HAL_MspInit+0x68>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	4a11      	ldr	r2, [pc, #68]	; (8000d78 <HAL_MspInit+0x68>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d38:	61d3      	str	r3, [r2, #28]
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <HAL_MspInit+0x68>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	210f      	movs	r1, #15
 8000d4a:	f06f 0001 	mvn.w	r0, #1
 8000d4e:	f000 fb8e 	bl	800146e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <HAL_MspInit+0x6c>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	4a04      	ldr	r2, [pc, #16]	; (8000d7c <HAL_MspInit+0x6c>)
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	3710      	adds	r7, #16
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000

08000d80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	; 0x30
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8000d90:	2200      	movs	r2, #0
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	2019      	movs	r0, #25
 8000d96:	f000 fb6a 	bl	800146e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8000d9a:	2019      	movs	r0, #25
 8000d9c:	f000 fb83 	bl	80014a6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000da0:	4b1e      	ldr	r3, [pc, #120]	; (8000e1c <HAL_InitTick+0x9c>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a1d      	ldr	r2, [pc, #116]	; (8000e1c <HAL_InitTick+0x9c>)
 8000da6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b1b      	ldr	r3, [pc, #108]	; (8000e1c <HAL_InitTick+0x9c>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000db8:	f107 0210 	add.w	r2, r7, #16
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 fdda 	bl	800497c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000dc8:	f003 fdc4 	bl	8004954 <HAL_RCC_GetPCLK2Freq>
 8000dcc:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dd0:	4a13      	ldr	r2, [pc, #76]	; (8000e20 <HAL_InitTick+0xa0>)
 8000dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd6:	0c9b      	lsrs	r3, r3, #18
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <HAL_InitTick+0xa4>)
 8000dde:	4a12      	ldr	r2, [pc, #72]	; (8000e28 <HAL_InitTick+0xa8>)
 8000de0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000de2:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <HAL_InitTick+0xa4>)
 8000de4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000de8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000dea:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <HAL_InitTick+0xa4>)
 8000dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000df0:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <HAL_InitTick+0xa4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df6:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <HAL_InitTick+0xa4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000dfc:	4809      	ldr	r0, [pc, #36]	; (8000e24 <HAL_InitTick+0xa4>)
 8000dfe:	f004 fbdb 	bl	80055b8 <HAL_TIM_Base_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d104      	bne.n	8000e12 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000e08:	4806      	ldr	r0, [pc, #24]	; (8000e24 <HAL_InitTick+0xa4>)
 8000e0a:	f004 fc00 	bl	800560e <HAL_TIM_Base_Start_IT>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	e000      	b.n	8000e14 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3730      	adds	r7, #48	; 0x30
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	431bde83 	.word	0x431bde83
 8000e24:	20001500 	.word	0x20001500
 8000e28:	40012c00 	.word	0x40012c00

08000e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr

08000e38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <HardFault_Handler+0x4>

08000e3e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e42:	e7fe      	b.n	8000e42 <MemManage_Handler+0x4>

08000e44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <BusFault_Handler+0x4>

08000e4a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4e:	e7fe      	b.n	8000e4e <UsageFault_Handler+0x4>

08000e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000e62:	f002 fbc7 	bl	80035f4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20001a48 	.word	0x20001a48

08000e70 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <TIM1_UP_IRQHandler+0x10>)
 8000e76:	f004 fbed 	bl	8005654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20001500 	.word	0x20001500

08000e84 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <I2C2_EV_IRQHandler+0x10>)
 8000e8a:	f000 fed9 	bl	8001c40 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200012d0 	.word	0x200012d0

08000e98 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <I2C2_ER_IRQHandler+0x10>)
 8000e9e:	f001 f835 	bl	8001f0c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	200012d0 	.word	0x200012d0

08000eac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <TIM5_IRQHandler+0x10>)
 8000eb2:	f004 fbcf 	bl	8005654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
//  ulHighFrequencyTimerTicks++;

  /* USER CODE END TIM5_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20001540 	.word	0x20001540

08000ec0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	e00a      	b.n	8000ee8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ed2:	f3af 8000 	nop.w
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	1c5a      	adds	r2, r3, #1
 8000edc:	60ba      	str	r2, [r7, #8]
 8000ede:	b2ca      	uxtb	r2, r1
 8000ee0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	dbf0      	blt.n	8000ed2 <_read+0x12>
	}

return len;
 8000ef0:	687b      	ldr	r3, [r7, #4]
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
 8000f0a:	e009      	b.n	8000f20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	1c5a      	adds	r2, r3, #1
 8000f10:	60ba      	str	r2, [r7, #8]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 f985 	bl	8001224 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	dbf1      	blt.n	8000f0c <_write+0x12>
	}
	return len;
 8000f28:	687b      	ldr	r3, [r7, #4]
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <_close>:

int _close(int file)
{
 8000f32:	b480      	push	{r7}
 8000f34:	b083      	sub	sp, #12
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
	return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr

08000f48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f58:	605a      	str	r2, [r3, #4]
	return 0;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr

08000f66 <_isatty>:

int _isatty(int file)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
	return 1;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b085      	sub	sp, #20
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
	...

08000f94 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f9c:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <_sbrk+0x50>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d102      	bne.n	8000faa <_sbrk+0x16>
		heap_end = &end;
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <_sbrk+0x50>)
 8000fa6:	4a10      	ldr	r2, [pc, #64]	; (8000fe8 <_sbrk+0x54>)
 8000fa8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000faa:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <_sbrk+0x50>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <_sbrk+0x50>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	466a      	mov	r2, sp
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d907      	bls.n	8000fce <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000fbe:	f009 fa61 	bl	800a484 <__errno>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	e006      	b.n	8000fdc <_sbrk+0x48>
	}

	heap_end += incr;
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <_sbrk+0x50>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a03      	ldr	r2, [pc, #12]	; (8000fe4 <_sbrk+0x50>)
 8000fd8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000470 	.word	0x20000470
 8000fe8:	20001cb8 	.word	0x20001cb8

08000fec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	; (8001048 <SystemInit+0x5c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a14      	ldr	r2, [pc, #80]	; (8001048 <SystemInit+0x5c>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <SystemInit+0x5c>)
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	4911      	ldr	r1, [pc, #68]	; (8001048 <SystemInit+0x5c>)
 8001002:	4b12      	ldr	r3, [pc, #72]	; (800104c <SystemInit+0x60>)
 8001004:	4013      	ands	r3, r2
 8001006:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001008:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <SystemInit+0x5c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <SystemInit+0x5c>)
 800100e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001016:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <SystemInit+0x5c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0a      	ldr	r2, [pc, #40]	; (8001048 <SystemInit+0x5c>)
 800101e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001022:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <SystemInit+0x5c>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	4a07      	ldr	r2, [pc, #28]	; (8001048 <SystemInit+0x5c>)
 800102a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800102e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001030:	4b05      	ldr	r3, [pc, #20]	; (8001048 <SystemInit+0x5c>)
 8001032:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001036:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001038:	4b05      	ldr	r3, [pc, #20]	; (8001050 <SystemInit+0x64>)
 800103a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800103e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	40021000 	.word	0x40021000
 800104c:	f8ff0000 	.word	0xf8ff0000
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001070:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <MX_TIM5_Init+0x90>)
 8001072:	4a1d      	ldr	r2, [pc, #116]	; (80010e8 <MX_TIM5_Init+0x94>)
 8001074:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001076:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <MX_TIM5_Init+0x90>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <MX_TIM5_Init+0x90>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_TIM5_Init+0x90>)
 8001084:	2200      	movs	r2, #0
 8001086:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001088:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <MX_TIM5_Init+0x90>)
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <MX_TIM5_Init+0x90>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001094:	4813      	ldr	r0, [pc, #76]	; (80010e4 <MX_TIM5_Init+0x90>)
 8001096:	f004 fa8f 	bl	80055b8 <HAL_TIM_Base_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 80010a0:	f7ff fcb6 	bl	8000a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	4619      	mov	r1, r3
 80010b0:	480c      	ldr	r0, [pc, #48]	; (80010e4 <MX_TIM5_Init+0x90>)
 80010b2:	f004 fbd7 	bl	8005864 <HAL_TIM_ConfigClockSource>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 80010bc:	f7ff fca8 	bl	8000a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80010c8:	463b      	mov	r3, r7
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_TIM5_Init+0x90>)
 80010ce:	f004 fdb5 	bl	8005c3c <HAL_TIMEx_MasterConfigSynchronization>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 80010d8:	f7ff fc9a 	bl	8000a10 <Error_Handler>
  }

}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20001540 	.word	0x20001540
 80010e8:	40000c00 	.word	0x40000c00

080010ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0d      	ldr	r2, [pc, #52]	; (8001130 <HAL_TIM_Base_MspInit+0x44>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d113      	bne.n	8001126 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80010fe:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <HAL_TIM_Base_MspInit+0x48>)
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	4a0c      	ldr	r2, [pc, #48]	; (8001134 <HAL_TIM_Base_MspInit+0x48>)
 8001104:	f043 0308 	orr.w	r3, r3, #8
 8001108:	61d3      	str	r3, [r2, #28]
 800110a:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <HAL_TIM_Base_MspInit+0x48>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	f003 0308 	and.w	r3, r3, #8
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2105      	movs	r1, #5
 800111a:	2032      	movs	r0, #50	; 0x32
 800111c:	f000 f9a7 	bl	800146e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001120:	2032      	movs	r0, #50	; 0x32
 8001122:	f000 f9c0 	bl	80014a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40000c00 	.word	0x40000c00
 8001134:	40021000 	.word	0x40021000

08001138 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 800113e:	4a12      	ldr	r2, [pc, #72]	; (8001188 <MX_USART1_UART_Init+0x50>)
 8001140:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001142:	4b10      	ldr	r3, [pc, #64]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 8001144:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001148:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800115c:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 800115e:	220c      	movs	r2, #12
 8001160:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_USART1_UART_Init+0x4c>)
 8001170:	f004 fdba 	bl	8005ce8 <HAL_UART_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800117a:	f7ff fc49 	bl	8000a10 <Error_Handler>
  }

}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20001230 	.word	0x20001230
 8001188:	40013800 	.word	0x40013800

0800118c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <HAL_UART_MspInit+0x8c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d131      	bne.n	8001210 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_UART_MspInit+0x90>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a1a      	ldr	r2, [pc, #104]	; (800121c <HAL_UART_MspInit+0x90>)
 80011b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <HAL_UART_MspInit+0x90>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b15      	ldr	r3, [pc, #84]	; (800121c <HAL_UART_MspInit+0x90>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a14      	ldr	r2, [pc, #80]	; (800121c <HAL_UART_MspInit+0x90>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_UART_MspInit+0x90>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 80011dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 0310 	add.w	r3, r7, #16
 80011ee:	4619      	mov	r1, r3
 80011f0:	480b      	ldr	r0, [pc, #44]	; (8001220 <HAL_UART_MspInit+0x94>)
 80011f2:	f000 fa7b 	bl	80016ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 80011f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	4619      	mov	r1, r3
 800120a:	4805      	ldr	r0, [pc, #20]	; (8001220 <HAL_UART_MspInit+0x94>)
 800120c:	f000 fa6e 	bl	80016ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3720      	adds	r7, #32
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40013800 	.word	0x40013800
 800121c:	40021000 	.word	0x40021000
 8001220:	40010800 	.word	0x40010800

08001224 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /*  */
    while((USART1->SR & 0X40) == 0);
 800122c:	bf00      	nop
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <__io_putchar+0x2c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f9      	beq.n	800122e <__io_putchar+0xa>

    /*  */
    USART1->DR = (uint8_t) ch;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b04      	ldr	r3, [pc, #16]	; (8001250 <__io_putchar+0x2c>)
 8001240:	605a      	str	r2, [r3, #4]

    return ch;
 8001242:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 8001244:	4618      	mov	r0, r3
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40013800 	.word	0x40013800

08001254 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001254:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001256:	e003      	b.n	8001260 <LoopCopyDataInit>

08001258 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800125a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800125c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800125e:	3104      	adds	r1, #4

08001260 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001260:	480a      	ldr	r0, [pc, #40]	; (800128c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001264:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001266:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001268:	d3f6      	bcc.n	8001258 <CopyDataInit>
  ldr r2, =_sbss
 800126a:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800126c:	e002      	b.n	8001274 <LoopFillZerobss>

0800126e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001270:	f842 3b04 	str.w	r3, [r2], #4

08001274 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001276:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001278:	d3f9      	bcc.n	800126e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800127a:	f7ff feb7 	bl	8000fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800127e:	f009 f907 	bl	800a490 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001282:	f7ff fb21 	bl	80008c8 <main>
  bx lr
 8001286:	4770      	bx	lr
  ldr r3, =_sidata
 8001288:	0800b5c0 	.word	0x0800b5c0
  ldr r0, =_sdata
 800128c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001290:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8001294:	200001f4 	.word	0x200001f4
  ldr r3, = _ebss
 8001298:	20001cb8 	.word	0x20001cb8

0800129c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800129c:	e7fe      	b.n	800129c <ADC1_2_IRQHandler>
	...

080012a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <HAL_Init+0x28>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <HAL_Init+0x28>)
 80012aa:	f043 0310 	orr.w	r3, r3, #16
 80012ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 f8d1 	bl	8001458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f7ff fd62 	bl	8000d80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff fd28 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40022000 	.word	0x40022000

080012cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d0:	4b05      	ldr	r3, [pc, #20]	; (80012e8 <HAL_IncTick+0x1c>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <HAL_IncTick+0x20>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4413      	add	r3, r2
 80012dc:	4a03      	ldr	r2, [pc, #12]	; (80012ec <HAL_IncTick+0x20>)
 80012de:	6013      	str	r3, [r2, #0]
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr
 80012e8:	20000014 	.word	0x20000014
 80012ec:	20001580 	.word	0x20001580

080012f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return uwTick;
 80012f4:	4b02      	ldr	r3, [pc, #8]	; (8001300 <HAL_GetTick+0x10>)
 80012f6:	681b      	ldr	r3, [r3, #0]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	20001580 	.word	0x20001580

08001304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <__NVIC_SetPriorityGrouping+0x44>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131a:	68ba      	ldr	r2, [r7, #8]
 800131c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001320:	4013      	ands	r3, r2
 8001322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800132c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001336:	4a04      	ldr	r2, [pc, #16]	; (8001348 <__NVIC_SetPriorityGrouping+0x44>)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	60d3      	str	r3, [r2, #12]
}
 800133c:	bf00      	nop
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001350:	4b04      	ldr	r3, [pc, #16]	; (8001364 <__NVIC_GetPriorityGrouping+0x18>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	0a1b      	lsrs	r3, r3, #8
 8001356:	f003 0307 	and.w	r3, r3, #7
}
 800135a:	4618      	mov	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001376:	2b00      	cmp	r3, #0
 8001378:	db0b      	blt.n	8001392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	f003 021f 	and.w	r2, r3, #31
 8001380:	4906      	ldr	r1, [pc, #24]	; (800139c <__NVIC_EnableIRQ+0x34>)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	095b      	lsrs	r3, r3, #5
 8001388:	2001      	movs	r0, #1
 800138a:	fa00 f202 	lsl.w	r2, r0, r2
 800138e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	e000e100 	.word	0xe000e100

080013a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	6039      	str	r1, [r7, #0]
 80013aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	db0a      	blt.n	80013ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	490c      	ldr	r1, [pc, #48]	; (80013ec <__NVIC_SetPriority+0x4c>)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	0112      	lsls	r2, r2, #4
 80013c0:	b2d2      	uxtb	r2, r2
 80013c2:	440b      	add	r3, r1
 80013c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c8:	e00a      	b.n	80013e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4908      	ldr	r1, [pc, #32]	; (80013f0 <__NVIC_SetPriority+0x50>)
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	f003 030f 	and.w	r3, r3, #15
 80013d6:	3b04      	subs	r3, #4
 80013d8:	0112      	lsls	r2, r2, #4
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	440b      	add	r3, r1
 80013de:	761a      	strb	r2, [r3, #24]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000e100 	.word	0xe000e100
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b089      	sub	sp, #36	; 0x24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f1c3 0307 	rsb	r3, r3, #7
 800140e:	2b04      	cmp	r3, #4
 8001410:	bf28      	it	cs
 8001412:	2304      	movcs	r3, #4
 8001414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3304      	adds	r3, #4
 800141a:	2b06      	cmp	r3, #6
 800141c:	d902      	bls.n	8001424 <NVIC_EncodePriority+0x30>
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3b03      	subs	r3, #3
 8001422:	e000      	b.n	8001426 <NVIC_EncodePriority+0x32>
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	f04f 32ff 	mov.w	r2, #4294967295
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43da      	mvns	r2, r3
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	401a      	ands	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800143c:	f04f 31ff 	mov.w	r1, #4294967295
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	43d9      	mvns	r1, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	4313      	orrs	r3, r2
         );
}
 800144e:	4618      	mov	r0, r3
 8001450:	3724      	adds	r7, #36	; 0x24
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff4f 	bl	8001304 <__NVIC_SetPriorityGrouping>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001480:	f7ff ff64 	bl	800134c <__NVIC_GetPriorityGrouping>
 8001484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff ffb2 	bl	80013f4 <NVIC_EncodePriority>
 8001490:	4602      	mov	r2, r0
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff81 	bl	80013a0 <__NVIC_SetPriority>
}
 800149e:	bf00      	nop
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff57 	bl	8001368 <__NVIC_EnableIRQ>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d005      	beq.n	80014e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2204      	movs	r2, #4
 80014de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	e0d6      	b.n	8001694 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 020e 	bic.w	r2, r2, #14
 80014f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0201 	bic.w	r2, r2, #1
 8001504:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	4b64      	ldr	r3, [pc, #400]	; (80016a0 <HAL_DMA_Abort_IT+0x1dc>)
 800150e:	429a      	cmp	r2, r3
 8001510:	d958      	bls.n	80015c4 <HAL_DMA_Abort_IT+0x100>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a63      	ldr	r2, [pc, #396]	; (80016a4 <HAL_DMA_Abort_IT+0x1e0>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d04f      	beq.n	80015bc <HAL_DMA_Abort_IT+0xf8>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a61      	ldr	r2, [pc, #388]	; (80016a8 <HAL_DMA_Abort_IT+0x1e4>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d048      	beq.n	80015b8 <HAL_DMA_Abort_IT+0xf4>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a60      	ldr	r2, [pc, #384]	; (80016ac <HAL_DMA_Abort_IT+0x1e8>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d040      	beq.n	80015b2 <HAL_DMA_Abort_IT+0xee>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a5e      	ldr	r2, [pc, #376]	; (80016b0 <HAL_DMA_Abort_IT+0x1ec>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d038      	beq.n	80015ac <HAL_DMA_Abort_IT+0xe8>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a5d      	ldr	r2, [pc, #372]	; (80016b4 <HAL_DMA_Abort_IT+0x1f0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d030      	beq.n	80015a6 <HAL_DMA_Abort_IT+0xe2>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a5b      	ldr	r2, [pc, #364]	; (80016b8 <HAL_DMA_Abort_IT+0x1f4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d028      	beq.n	80015a0 <HAL_DMA_Abort_IT+0xdc>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a53      	ldr	r2, [pc, #332]	; (80016a0 <HAL_DMA_Abort_IT+0x1dc>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d020      	beq.n	800159a <HAL_DMA_Abort_IT+0xd6>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a57      	ldr	r2, [pc, #348]	; (80016bc <HAL_DMA_Abort_IT+0x1f8>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d019      	beq.n	8001596 <HAL_DMA_Abort_IT+0xd2>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a56      	ldr	r2, [pc, #344]	; (80016c0 <HAL_DMA_Abort_IT+0x1fc>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d012      	beq.n	8001592 <HAL_DMA_Abort_IT+0xce>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a54      	ldr	r2, [pc, #336]	; (80016c4 <HAL_DMA_Abort_IT+0x200>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00a      	beq.n	800158c <HAL_DMA_Abort_IT+0xc8>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a53      	ldr	r2, [pc, #332]	; (80016c8 <HAL_DMA_Abort_IT+0x204>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d102      	bne.n	8001586 <HAL_DMA_Abort_IT+0xc2>
 8001580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001584:	e01b      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 8001586:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800158a:	e018      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 800158c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001590:	e015      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 8001592:	2310      	movs	r3, #16
 8001594:	e013      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 8001596:	2301      	movs	r3, #1
 8001598:	e011      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 800159a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800159e:	e00e      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80015a4:	e00b      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015aa:	e008      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b0:	e005      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015b6:	e002      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015b8:	2310      	movs	r3, #16
 80015ba:	e000      	b.n	80015be <HAL_DMA_Abort_IT+0xfa>
 80015bc:	2301      	movs	r3, #1
 80015be:	4a43      	ldr	r2, [pc, #268]	; (80016cc <HAL_DMA_Abort_IT+0x208>)
 80015c0:	6053      	str	r3, [r2, #4]
 80015c2:	e057      	b.n	8001674 <HAL_DMA_Abort_IT+0x1b0>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a36      	ldr	r2, [pc, #216]	; (80016a4 <HAL_DMA_Abort_IT+0x1e0>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d04f      	beq.n	800166e <HAL_DMA_Abort_IT+0x1aa>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a35      	ldr	r2, [pc, #212]	; (80016a8 <HAL_DMA_Abort_IT+0x1e4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d048      	beq.n	800166a <HAL_DMA_Abort_IT+0x1a6>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a33      	ldr	r2, [pc, #204]	; (80016ac <HAL_DMA_Abort_IT+0x1e8>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d040      	beq.n	8001664 <HAL_DMA_Abort_IT+0x1a0>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a32      	ldr	r2, [pc, #200]	; (80016b0 <HAL_DMA_Abort_IT+0x1ec>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d038      	beq.n	800165e <HAL_DMA_Abort_IT+0x19a>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a30      	ldr	r2, [pc, #192]	; (80016b4 <HAL_DMA_Abort_IT+0x1f0>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d030      	beq.n	8001658 <HAL_DMA_Abort_IT+0x194>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a2f      	ldr	r2, [pc, #188]	; (80016b8 <HAL_DMA_Abort_IT+0x1f4>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d028      	beq.n	8001652 <HAL_DMA_Abort_IT+0x18e>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a26      	ldr	r2, [pc, #152]	; (80016a0 <HAL_DMA_Abort_IT+0x1dc>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d020      	beq.n	800164c <HAL_DMA_Abort_IT+0x188>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a2b      	ldr	r2, [pc, #172]	; (80016bc <HAL_DMA_Abort_IT+0x1f8>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d019      	beq.n	8001648 <HAL_DMA_Abort_IT+0x184>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a29      	ldr	r2, [pc, #164]	; (80016c0 <HAL_DMA_Abort_IT+0x1fc>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d012      	beq.n	8001644 <HAL_DMA_Abort_IT+0x180>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a28      	ldr	r2, [pc, #160]	; (80016c4 <HAL_DMA_Abort_IT+0x200>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d00a      	beq.n	800163e <HAL_DMA_Abort_IT+0x17a>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a26      	ldr	r2, [pc, #152]	; (80016c8 <HAL_DMA_Abort_IT+0x204>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d102      	bne.n	8001638 <HAL_DMA_Abort_IT+0x174>
 8001632:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001636:	e01b      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001638:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800163c:	e018      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 800163e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001642:	e015      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001644:	2310      	movs	r3, #16
 8001646:	e013      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001648:	2301      	movs	r3, #1
 800164a:	e011      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 800164c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001650:	e00e      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001652:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001656:	e00b      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001658:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800165c:	e008      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 800165e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001662:	e005      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 8001664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001668:	e002      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 800166a:	2310      	movs	r3, #16
 800166c:	e000      	b.n	8001670 <HAL_DMA_Abort_IT+0x1ac>
 800166e:	2301      	movs	r3, #1
 8001670:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <HAL_DMA_Abort_IT+0x20c>)
 8001672:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	4798      	blx	r3
    } 
  }
  return status;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40020080 	.word	0x40020080
 80016a4:	40020008 	.word	0x40020008
 80016a8:	4002001c 	.word	0x4002001c
 80016ac:	40020030 	.word	0x40020030
 80016b0:	40020044 	.word	0x40020044
 80016b4:	40020058 	.word	0x40020058
 80016b8:	4002006c 	.word	0x4002006c
 80016bc:	40020408 	.word	0x40020408
 80016c0:	4002041c 	.word	0x4002041c
 80016c4:	40020430 	.word	0x40020430
 80016c8:	40020444 	.word	0x40020444
 80016cc:	40020400 	.word	0x40020400
 80016d0:	40020000 	.word	0x40020000

080016d4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b08b      	sub	sp, #44	; 0x2c
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016fe:	e133      	b.n	8001968 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001700:	2201      	movs	r2, #1
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	69fa      	ldr	r2, [r7, #28]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	429a      	cmp	r2, r3
 800171a:	f040 8122 	bne.w	8001962 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b12      	cmp	r3, #18
 8001724:	d034      	beq.n	8001790 <HAL_GPIO_Init+0xa4>
 8001726:	2b12      	cmp	r3, #18
 8001728:	d80d      	bhi.n	8001746 <HAL_GPIO_Init+0x5a>
 800172a:	2b02      	cmp	r3, #2
 800172c:	d02b      	beq.n	8001786 <HAL_GPIO_Init+0x9a>
 800172e:	2b02      	cmp	r3, #2
 8001730:	d804      	bhi.n	800173c <HAL_GPIO_Init+0x50>
 8001732:	2b00      	cmp	r3, #0
 8001734:	d031      	beq.n	800179a <HAL_GPIO_Init+0xae>
 8001736:	2b01      	cmp	r3, #1
 8001738:	d01c      	beq.n	8001774 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800173a:	e048      	b.n	80017ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800173c:	2b03      	cmp	r3, #3
 800173e:	d043      	beq.n	80017c8 <HAL_GPIO_Init+0xdc>
 8001740:	2b11      	cmp	r3, #17
 8001742:	d01b      	beq.n	800177c <HAL_GPIO_Init+0x90>
          break;
 8001744:	e043      	b.n	80017ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001746:	4a8f      	ldr	r2, [pc, #572]	; (8001984 <HAL_GPIO_Init+0x298>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d026      	beq.n	800179a <HAL_GPIO_Init+0xae>
 800174c:	4a8d      	ldr	r2, [pc, #564]	; (8001984 <HAL_GPIO_Init+0x298>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d806      	bhi.n	8001760 <HAL_GPIO_Init+0x74>
 8001752:	4a8d      	ldr	r2, [pc, #564]	; (8001988 <HAL_GPIO_Init+0x29c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d020      	beq.n	800179a <HAL_GPIO_Init+0xae>
 8001758:	4a8c      	ldr	r2, [pc, #560]	; (800198c <HAL_GPIO_Init+0x2a0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d01d      	beq.n	800179a <HAL_GPIO_Init+0xae>
          break;
 800175e:	e036      	b.n	80017ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001760:	4a8b      	ldr	r2, [pc, #556]	; (8001990 <HAL_GPIO_Init+0x2a4>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d019      	beq.n	800179a <HAL_GPIO_Init+0xae>
 8001766:	4a8b      	ldr	r2, [pc, #556]	; (8001994 <HAL_GPIO_Init+0x2a8>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d016      	beq.n	800179a <HAL_GPIO_Init+0xae>
 800176c:	4a8a      	ldr	r2, [pc, #552]	; (8001998 <HAL_GPIO_Init+0x2ac>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d013      	beq.n	800179a <HAL_GPIO_Init+0xae>
          break;
 8001772:	e02c      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	623b      	str	r3, [r7, #32]
          break;
 800177a:	e028      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	3304      	adds	r3, #4
 8001782:	623b      	str	r3, [r7, #32]
          break;
 8001784:	e023      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	3308      	adds	r3, #8
 800178c:	623b      	str	r3, [r7, #32]
          break;
 800178e:	e01e      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	330c      	adds	r3, #12
 8001796:	623b      	str	r3, [r7, #32]
          break;
 8001798:	e019      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d102      	bne.n	80017a8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017a2:	2304      	movs	r3, #4
 80017a4:	623b      	str	r3, [r7, #32]
          break;
 80017a6:	e012      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d105      	bne.n	80017bc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017b0:	2308      	movs	r3, #8
 80017b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	69fa      	ldr	r2, [r7, #28]
 80017b8:	611a      	str	r2, [r3, #16]
          break;
 80017ba:	e008      	b.n	80017ce <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017bc:	2308      	movs	r3, #8
 80017be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69fa      	ldr	r2, [r7, #28]
 80017c4:	615a      	str	r2, [r3, #20]
          break;
 80017c6:	e002      	b.n	80017ce <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
          break;
 80017cc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	2bff      	cmp	r3, #255	; 0xff
 80017d2:	d801      	bhi.n	80017d8 <HAL_GPIO_Init+0xec>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	e001      	b.n	80017dc <HAL_GPIO_Init+0xf0>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3304      	adds	r3, #4
 80017dc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	2bff      	cmp	r3, #255	; 0xff
 80017e2:	d802      	bhi.n	80017ea <HAL_GPIO_Init+0xfe>
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_Init+0x104>
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	3b08      	subs	r3, #8
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	210f      	movs	r1, #15
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	401a      	ands	r2, r3
 8001802:	6a39      	ldr	r1, [r7, #32]
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	431a      	orrs	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 80a2 	beq.w	8001962 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800181e:	4b5f      	ldr	r3, [pc, #380]	; (800199c <HAL_GPIO_Init+0x2b0>)
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	4a5e      	ldr	r2, [pc, #376]	; (800199c <HAL_GPIO_Init+0x2b0>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6193      	str	r3, [r2, #24]
 800182a:	4b5c      	ldr	r3, [pc, #368]	; (800199c <HAL_GPIO_Init+0x2b0>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001836:	4a5a      	ldr	r2, [pc, #360]	; (80019a0 <HAL_GPIO_Init+0x2b4>)
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	3302      	adds	r3, #2
 800183e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001842:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	220f      	movs	r2, #15
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	4013      	ands	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a51      	ldr	r2, [pc, #324]	; (80019a4 <HAL_GPIO_Init+0x2b8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d01f      	beq.n	80018a2 <HAL_GPIO_Init+0x1b6>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a50      	ldr	r2, [pc, #320]	; (80019a8 <HAL_GPIO_Init+0x2bc>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d019      	beq.n	800189e <HAL_GPIO_Init+0x1b2>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4f      	ldr	r2, [pc, #316]	; (80019ac <HAL_GPIO_Init+0x2c0>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d013      	beq.n	800189a <HAL_GPIO_Init+0x1ae>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4e      	ldr	r2, [pc, #312]	; (80019b0 <HAL_GPIO_Init+0x2c4>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d00d      	beq.n	8001896 <HAL_GPIO_Init+0x1aa>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a4d      	ldr	r2, [pc, #308]	; (80019b4 <HAL_GPIO_Init+0x2c8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d007      	beq.n	8001892 <HAL_GPIO_Init+0x1a6>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a4c      	ldr	r2, [pc, #304]	; (80019b8 <HAL_GPIO_Init+0x2cc>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d101      	bne.n	800188e <HAL_GPIO_Init+0x1a2>
 800188a:	2305      	movs	r3, #5
 800188c:	e00a      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 800188e:	2306      	movs	r3, #6
 8001890:	e008      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 8001892:	2304      	movs	r3, #4
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 8001896:	2303      	movs	r3, #3
 8001898:	e004      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 800189a:	2302      	movs	r3, #2
 800189c:	e002      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 800189e:	2301      	movs	r3, #1
 80018a0:	e000      	b.n	80018a4 <HAL_GPIO_Init+0x1b8>
 80018a2:	2300      	movs	r3, #0
 80018a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018a6:	f002 0203 	and.w	r2, r2, #3
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	4093      	lsls	r3, r2
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018b4:	493a      	ldr	r1, [pc, #232]	; (80019a0 <HAL_GPIO_Init+0x2b4>)
 80018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b8:	089b      	lsrs	r3, r3, #2
 80018ba:	3302      	adds	r3, #2
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d006      	beq.n	80018dc <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018ce:	4b3b      	ldr	r3, [pc, #236]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	493a      	ldr	r1, [pc, #232]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]
 80018da:	e006      	b.n	80018ea <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018dc:	4b37      	ldr	r3, [pc, #220]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	4935      	ldr	r1, [pc, #212]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018e6:	4013      	ands	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d006      	beq.n	8001904 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018f6:	4b31      	ldr	r3, [pc, #196]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	4930      	ldr	r1, [pc, #192]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
 8001902:	e006      	b.n	8001912 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001904:	4b2d      	ldr	r3, [pc, #180]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	43db      	mvns	r3, r3
 800190c:	492b      	ldr	r1, [pc, #172]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800190e:	4013      	ands	r3, r2
 8001910:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d006      	beq.n	800192c <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800191e:	4b27      	ldr	r3, [pc, #156]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	4926      	ldr	r1, [pc, #152]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
 800192a:	e006      	b.n	800193a <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800192c:	4b23      	ldr	r3, [pc, #140]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	43db      	mvns	r3, r3
 8001934:	4921      	ldr	r1, [pc, #132]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001936:	4013      	ands	r3, r2
 8001938:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d006      	beq.n	8001954 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001946:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	491c      	ldr	r1, [pc, #112]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	60cb      	str	r3, [r1, #12]
 8001952:	e006      	b.n	8001962 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001954:	4b19      	ldr	r3, [pc, #100]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	43db      	mvns	r3, r3
 800195c:	4917      	ldr	r1, [pc, #92]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800195e:	4013      	ands	r3, r2
 8001960:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001964:	3301      	adds	r3, #1
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196e:	fa22 f303 	lsr.w	r3, r2, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	f47f aec4 	bne.w	8001700 <HAL_GPIO_Init+0x14>
  }
}
 8001978:	bf00      	nop
 800197a:	372c      	adds	r7, #44	; 0x2c
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	10210000 	.word	0x10210000
 8001988:	10110000 	.word	0x10110000
 800198c:	10120000 	.word	0x10120000
 8001990:	10310000 	.word	0x10310000
 8001994:	10320000 	.word	0x10320000
 8001998:	10220000 	.word	0x10220000
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000
 80019a4:	40010800 	.word	0x40010800
 80019a8:	40010c00 	.word	0x40010c00
 80019ac:	40011000 	.word	0x40011000
 80019b0:	40011400 	.word	0x40011400
 80019b4:	40011800 	.word	0x40011800
 80019b8:	40011c00 	.word	0x40011c00
 80019bc:	40010400 	.word	0x40010400

080019c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	807b      	strh	r3, [r7, #2]
 80019cc:	4613      	mov	r3, r2
 80019ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019d0:	787b      	ldrb	r3, [r7, #1]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d6:	887a      	ldrh	r2, [r7, #2]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019dc:	e003      	b.n	80019e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019de:	887b      	ldrh	r3, [r7, #2]
 80019e0:	041a      	lsls	r2, r3, #16
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	611a      	str	r2, [r3, #16]
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e10f      	b.n	8001c22 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d106      	bne.n	8001a1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7fe fe9c 	bl	8000754 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2224      	movs	r2, #36	; 0x24
 8001a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0201 	bic.w	r2, r2, #1
 8001a32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a34:	f002 ff7a 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 8001a38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	4a7b      	ldr	r2, [pc, #492]	; (8001c2c <HAL_I2C_Init+0x23c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d807      	bhi.n	8001a54 <HAL_I2C_Init+0x64>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4a7a      	ldr	r2, [pc, #488]	; (8001c30 <HAL_I2C_Init+0x240>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	bf94      	ite	ls
 8001a4c:	2301      	movls	r3, #1
 8001a4e:	2300      	movhi	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	e006      	b.n	8001a62 <HAL_I2C_Init+0x72>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4a77      	ldr	r2, [pc, #476]	; (8001c34 <HAL_I2C_Init+0x244>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	bf94      	ite	ls
 8001a5c:	2301      	movls	r3, #1
 8001a5e:	2300      	movhi	r3, #0
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e0db      	b.n	8001c22 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4a72      	ldr	r2, [pc, #456]	; (8001c38 <HAL_I2C_Init+0x248>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	0c9b      	lsrs	r3, r3, #18
 8001a74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	4a64      	ldr	r2, [pc, #400]	; (8001c2c <HAL_I2C_Init+0x23c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d802      	bhi.n	8001aa4 <HAL_I2C_Init+0xb4>
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	e009      	b.n	8001ab8 <HAL_I2C_Init+0xc8>
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001aaa:	fb02 f303 	mul.w	r3, r2, r3
 8001aae:	4a63      	ldr	r2, [pc, #396]	; (8001c3c <HAL_I2C_Init+0x24c>)
 8001ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab4:	099b      	lsrs	r3, r3, #6
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	430b      	orrs	r3, r1
 8001abe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001aca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	4956      	ldr	r1, [pc, #344]	; (8001c2c <HAL_I2C_Init+0x23c>)
 8001ad4:	428b      	cmp	r3, r1
 8001ad6:	d80d      	bhi.n	8001af4 <HAL_I2C_Init+0x104>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1e59      	subs	r1, r3, #1
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001aec:	2b04      	cmp	r3, #4
 8001aee:	bf38      	it	cc
 8001af0:	2304      	movcc	r3, #4
 8001af2:	e04f      	b.n	8001b94 <HAL_I2C_Init+0x1a4>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d111      	bne.n	8001b20 <HAL_I2C_Init+0x130>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	1e58      	subs	r0, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6859      	ldr	r1, [r3, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	440b      	add	r3, r1
 8001b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b0e:	3301      	adds	r3, #1
 8001b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	bf0c      	ite	eq
 8001b18:	2301      	moveq	r3, #1
 8001b1a:	2300      	movne	r3, #0
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	e012      	b.n	8001b46 <HAL_I2C_Init+0x156>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	1e58      	subs	r0, r3, #1
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6859      	ldr	r1, [r3, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	440b      	add	r3, r1
 8001b2e:	0099      	lsls	r1, r3, #2
 8001b30:	440b      	add	r3, r1
 8001b32:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b36:	3301      	adds	r3, #1
 8001b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	bf0c      	ite	eq
 8001b40:	2301      	moveq	r3, #1
 8001b42:	2300      	movne	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <HAL_I2C_Init+0x15e>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e022      	b.n	8001b94 <HAL_I2C_Init+0x1a4>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10e      	bne.n	8001b74 <HAL_I2C_Init+0x184>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1e58      	subs	r0, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6859      	ldr	r1, [r3, #4]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	440b      	add	r3, r1
 8001b64:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b68:	3301      	adds	r3, #1
 8001b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b72:	e00f      	b.n	8001b94 <HAL_I2C_Init+0x1a4>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6859      	ldr	r1, [r3, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	440b      	add	r3, r1
 8001b82:	0099      	lsls	r1, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	6809      	ldr	r1, [r1, #0]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001bc2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6911      	ldr	r1, [r2, #16]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68d2      	ldr	r2, [r2, #12]
 8001bce:	4311      	orrs	r1, r2
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	430b      	orrs	r3, r1
 8001bd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695a      	ldr	r2, [r3, #20]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	431a      	orrs	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0201 	orr.w	r2, r2, #1
 8001c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	000186a0 	.word	0x000186a0
 8001c30:	001e847f 	.word	0x001e847f
 8001c34:	003d08ff 	.word	0x003d08ff
 8001c38:	431bde83 	.word	0x431bde83
 8001c3c:	10624dd3 	.word	0x10624dd3

08001c40 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c58:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001c60:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c68:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	2b10      	cmp	r3, #16
 8001c6e:	d003      	beq.n	8001c78 <HAL_I2C_EV_IRQHandler+0x38>
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	2b40      	cmp	r3, #64	; 0x40
 8001c74:	f040 80b6 	bne.w	8001de4 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d10d      	bne.n	8001cae <HAL_I2C_EV_IRQHandler+0x6e>
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001c98:	d003      	beq.n	8001ca2 <HAL_I2C_EV_IRQHandler+0x62>
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8001ca0:	d101      	bne.n	8001ca6 <HAL_I2C_EV_IRQHandler+0x66>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_I2C_EV_IRQHandler+0x68>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	f000 8127 	beq.w	8001efc <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00c      	beq.n	8001cd2 <HAL_I2C_EV_IRQHandler+0x92>
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	0a5b      	lsrs	r3, r3, #9
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f001 fb74 	bl	80033b2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 fd03 	bl	80026d6 <I2C_Master_SB>
 8001cd0:	e087      	b.n	8001de2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	08db      	lsrs	r3, r3, #3
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d009      	beq.n	8001cf2 <HAL_I2C_EV_IRQHandler+0xb2>
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	0a5b      	lsrs	r3, r3, #9
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 fd78 	bl	80027e0 <I2C_Master_ADD10>
 8001cf0:	e077      	b.n	8001de2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d009      	beq.n	8001d12 <HAL_I2C_EV_IRQHandler+0xd2>
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	0a5b      	lsrs	r3, r3, #9
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 fd91 	bl	8002832 <I2C_Master_ADDR>
 8001d10:	e067      	b.n	8001de2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d030      	beq.n	8001d80 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d2c:	f000 80e8 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	09db      	lsrs	r3, r3, #7
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00f      	beq.n	8001d5c <HAL_I2C_EV_IRQHandler+0x11c>
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	0a9b      	lsrs	r3, r3, #10
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d009      	beq.n	8001d5c <HAL_I2C_EV_IRQHandler+0x11c>
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d103      	bne.n	8001d5c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f9e4 	bl	8002122 <I2C_MasterTransmit_TXE>
 8001d5a:	e042      	b.n	8001de2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f000 80cb 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	0a5b      	lsrs	r3, r3, #9
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80c4 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 faca 	bl	8002312 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d7e:	e0bf      	b.n	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d8e:	f000 80b7 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	099b      	lsrs	r3, r3, #6
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00f      	beq.n	8001dbe <HAL_I2C_EV_IRQHandler+0x17e>
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	0a9b      	lsrs	r3, r3, #10
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d009      	beq.n	8001dbe <HAL_I2C_EV_IRQHandler+0x17e>
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d103      	bne.n	8001dbe <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 fb21 	bl	80023fe <I2C_MasterReceive_RXNE>
 8001dbc:	e011      	b.n	8001de2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	089b      	lsrs	r3, r3, #2
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f000 809a 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	0a5b      	lsrs	r3, r3, #9
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 8093 	beq.w	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 fb91 	bl	8002502 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001de0:	e08e      	b.n	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
 8001de2:	e08d      	b.n	8001f00 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	61fb      	str	r3, [r7, #28]
 8001df4:	e007      	b.n	8001e06 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	085b      	lsrs	r3, r3, #1
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d012      	beq.n	8001e38 <HAL_I2C_EV_IRQHandler+0x1f8>
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	0a5b      	lsrs	r3, r3, #9
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00c      	beq.n	8001e38 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001e2e:	69b9      	ldr	r1, [r7, #24]
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 ff55 	bl	8002ce0 <I2C_Slave_ADDR>
 8001e36:	e066      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	091b      	lsrs	r3, r3, #4
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d009      	beq.n	8001e58 <HAL_I2C_EV_IRQHandler+0x218>
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	0a5b      	lsrs	r3, r3, #9
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 ff89 	bl	8002d68 <I2C_Slave_STOPF>
 8001e56:	e056      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001e58:	7bbb      	ldrb	r3, [r7, #14]
 8001e5a:	2b21      	cmp	r3, #33	; 0x21
 8001e5c:	d002      	beq.n	8001e64 <HAL_I2C_EV_IRQHandler+0x224>
 8001e5e:	7bbb      	ldrb	r3, [r7, #14]
 8001e60:	2b29      	cmp	r3, #41	; 0x29
 8001e62:	d125      	bne.n	8001eb0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	09db      	lsrs	r3, r3, #7
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d00f      	beq.n	8001e90 <HAL_I2C_EV_IRQHandler+0x250>
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	0a9b      	lsrs	r3, r3, #10
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d009      	beq.n	8001e90 <HAL_I2C_EV_IRQHandler+0x250>
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	089b      	lsrs	r3, r3, #2
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d103      	bne.n	8001e90 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 fe6d 	bl	8002b68 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001e8e:	e039      	b.n	8001f04 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d033      	beq.n	8001f04 <HAL_I2C_EV_IRQHandler+0x2c4>
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	0a5b      	lsrs	r3, r3, #9
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d02d      	beq.n	8001f04 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 fe9a 	bl	8002be2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001eae:	e029      	b.n	8001f04 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	099b      	lsrs	r3, r3, #6
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00f      	beq.n	8001edc <HAL_I2C_EV_IRQHandler+0x29c>
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	0a9b      	lsrs	r3, r3, #10
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d009      	beq.n	8001edc <HAL_I2C_EV_IRQHandler+0x29c>
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	089b      	lsrs	r3, r3, #2
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d103      	bne.n	8001edc <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 fea4 	bl	8002c22 <I2C_SlaveReceive_RXNE>
 8001eda:	e014      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	089b      	lsrs	r3, r3, #2
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00e      	beq.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	0a5b      	lsrs	r3, r3, #9
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d008      	beq.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 fed2 	bl	8002c9e <I2C_SlaveReceive_BTF>
 8001efa:	e004      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8001efc:	bf00      	nop
 8001efe:	e002      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f00:	bf00      	nop
 8001f02:	e000      	b.n	8001f06 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001f04:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	; 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001f28:	6a3b      	ldr	r3, [r7, #32]
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d016      	beq.n	8001f62 <HAL_I2C_ER_IRQHandler+0x56>
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d010      	beq.n	8001f62 <HAL_I2C_ER_IRQHandler+0x56>
  {
    error |= HAL_I2C_ERROR_BERR;
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001f50:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f60:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001f62:	6a3b      	ldr	r3, [r7, #32]
 8001f64:	0a5b      	lsrs	r3, r3, #9
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00e      	beq.n	8001f8c <HAL_I2C_ER_IRQHandler+0x80>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d008      	beq.n	8001f8c <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	f043 0302 	orr.w	r3, r3, #2
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001f8a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001f8c:	6a3b      	ldr	r3, [r7, #32]
 8001f8e:	0a9b      	lsrs	r3, r3, #10
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d041      	beq.n	800201c <HAL_I2C_ER_IRQHandler+0x110>
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d03b      	beq.n	800201c <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001faa:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fba:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001fc2:	7efb      	ldrb	r3, [r7, #27]
 8001fc4:	2b20      	cmp	r3, #32
 8001fc6:	d112      	bne.n	8001fee <HAL_I2C_ER_IRQHandler+0xe2>
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10f      	bne.n	8001fee <HAL_I2C_ER_IRQHandler+0xe2>
 8001fce:	7cfb      	ldrb	r3, [r7, #19]
 8001fd0:	2b21      	cmp	r3, #33	; 0x21
 8001fd2:	d008      	beq.n	8001fe6 <HAL_I2C_ER_IRQHandler+0xda>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001fd4:	7cfb      	ldrb	r3, [r7, #19]
 8001fd6:	2b29      	cmp	r3, #41	; 0x29
 8001fd8:	d005      	beq.n	8001fe6 <HAL_I2C_ER_IRQHandler+0xda>
 8001fda:	7cfb      	ldrb	r3, [r7, #19]
 8001fdc:	2b28      	cmp	r3, #40	; 0x28
 8001fde:	d106      	bne.n	8001fee <HAL_I2C_ER_IRQHandler+0xe2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2b21      	cmp	r3, #33	; 0x21
 8001fe4:	d103      	bne.n	8001fee <HAL_I2C_ER_IRQHandler+0xe2>
    {
      I2C_Slave_AF(hi2c);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 ffee 	bl	8002fc8 <I2C_Slave_AF>
 8001fec:	e016      	b.n	800201c <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ff6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	f043 0304 	orr.w	r3, r3, #4
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b10      	cmp	r3, #16
 800200a:	d107      	bne.n	800201c <HAL_I2C_ER_IRQHandler+0x110>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800201a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	0adb      	lsrs	r3, r3, #11
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b00      	cmp	r3, #0
 8002026:	d00e      	beq.n	8002046 <HAL_I2C_ER_IRQHandler+0x13a>
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	0a1b      	lsrs	r3, r3, #8
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002044:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	2b00      	cmp	r3, #0
 800204a:	d008      	beq.n	800205e <HAL_I2C_ER_IRQHandler+0x152>
  {
    hi2c->ErrorCode |= error;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f001 f825 	bl	80030a8 <I2C_ITError>
  }
}
 800205e:	bf00      	nop
 8002060:	3728      	adds	r7, #40	; 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr

08002078 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr

0800208a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr

080020ae <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	460b      	mov	r3, r1
 80020b8:	70fb      	strb	r3, [r7, #3]
 80020ba:	4613      	mov	r3, r2
 80020bc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr

080020c8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr

080020fe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr

08002122 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b084      	sub	sp, #16
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002138:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002144:	2b00      	cmp	r3, #0
 8002146:	d150      	bne.n	80021ea <I2C_MasterTransmit_TXE+0xc8>
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	2b21      	cmp	r3, #33	; 0x21
 800214c:	d14d      	bne.n	80021ea <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	2b08      	cmp	r3, #8
 8002152:	d01d      	beq.n	8002190 <I2C_MasterTransmit_TXE+0x6e>
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2b20      	cmp	r3, #32
 8002158:	d01a      	beq.n	8002190 <I2C_MasterTransmit_TXE+0x6e>
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002160:	d016      	beq.n	8002190 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002170:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2211      	movs	r2, #17
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ff6c 	bl	8002066 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800218e:	e0bc      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800219e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ae:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2220      	movs	r2, #32
 80021ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b40      	cmp	r3, #64	; 0x40
 80021c8:	d107      	bne.n	80021da <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7ff ff81 	bl	80020da <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80021d8:	e097      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff ff3f 	bl	8002066 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80021e8:	e08f      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	2b21      	cmp	r3, #33	; 0x21
 80021ee:	d007      	beq.n	8002200 <I2C_MasterTransmit_TXE+0xde>
 80021f0:	7bbb      	ldrb	r3, [r7, #14]
 80021f2:	2b40      	cmp	r3, #64	; 0x40
 80021f4:	f040 8089 	bne.w	800230a <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2b22      	cmp	r3, #34	; 0x22
 80021fc:	f040 8085 	bne.w	800230a <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002204:	b29b      	uxth	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d108      	bne.n	800221c <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002218:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800221a:	e076      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b40      	cmp	r3, #64	; 0x40
 8002226:	d15d      	bne.n	80022e4 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800222c:	2b00      	cmp	r3, #0
 800222e:	d11d      	bne.n	800226c <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002234:	2b01      	cmp	r3, #1
 8002236:	d10b      	bne.n	8002250 <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800223c:	b2da      	uxtb	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002248:	1c9a      	adds	r2, r3, #2
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800224e:	e05c      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002254:	b29b      	uxth	r3, r3
 8002256:	121b      	asrs	r3, r3, #8
 8002258:	b2da      	uxtb	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002264:	1c5a      	adds	r2, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	651a      	str	r2, [r3, #80]	; 0x50
}
 800226a:	e04e      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002270:	2b01      	cmp	r3, #1
 8002272:	d10b      	bne.n	800228c <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002278:	b2da      	uxtb	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002284:	1c5a      	adds	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	651a      	str	r2, [r3, #80]	; 0x50
}
 800228a:	e03e      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002290:	2b02      	cmp	r3, #2
 8002292:	d13a      	bne.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b22      	cmp	r3, #34	; 0x22
 800229e:	d108      	bne.n	80022b2 <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022ae:	601a      	str	r2, [r3, #0]
}
 80022b0:	e02b      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b21      	cmp	r3, #33	; 0x21
 80022bc:	d125      	bne.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c2:	781a      	ldrb	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80022e2:	e012      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	781a      	ldrb	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002308:	e7ff      	b.n	800230a <I2C_MasterTransmit_TXE+0x1e8>
 800230a:	bf00      	nop
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b21      	cmp	r3, #33	; 0x21
 800232a:	d164      	bne.n	80023f6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002330:	b29b      	uxth	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d012      	beq.n	800235c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	781a      	ldrb	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	1c5a      	adds	r2, r3, #1
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002350:	b29b      	uxth	r3, r3
 8002352:	3b01      	subs	r3, #1
 8002354:	b29a      	uxth	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 800235a:	e04c      	b.n	80023f6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b08      	cmp	r3, #8
 8002360:	d01d      	beq.n	800239e <I2C_MasterTransmit_BTF+0x8c>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2b20      	cmp	r3, #32
 8002366:	d01a      	beq.n	800239e <I2C_MasterTransmit_BTF+0x8c>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800236e:	d016      	beq.n	800239e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800237e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2211      	movs	r2, #17
 8002384:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2220      	movs	r2, #32
 8002392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff fe65 	bl	8002066 <HAL_I2C_MasterTxCpltCallback>
}
 800239c:	e02b      	b.n	80023f6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80023ac:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023bc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b40      	cmp	r3, #64	; 0x40
 80023d6:	d107      	bne.n	80023e8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fe7a 	bl	80020da <HAL_I2C_MemTxCpltCallback>
}
 80023e6:	e006      	b.n	80023f6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff fe38 	bl	8002066 <HAL_I2C_MasterTxCpltCallback>
}
 80023f6:	bf00      	nop
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b084      	sub	sp, #16
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b22      	cmp	r3, #34	; 0x22
 8002410:	d173      	bne.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002416:	b29b      	uxth	r3, r3
 8002418:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d920      	bls.n	8002462 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002432:	1c5a      	adds	r2, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800243c:	b29b      	uxth	r3, r3
 800243e:	3b01      	subs	r3, #1
 8002440:	b29a      	uxth	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800244a:	b29b      	uxth	r3, r3
 800244c:	2b03      	cmp	r3, #3
 800244e:	d154      	bne.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800245e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8002460:	e04b      	b.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002466:	2b02      	cmp	r3, #2
 8002468:	d047      	beq.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d002      	beq.n	8002476 <I2C_MasterReceive_RXNE+0x78>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d141      	bne.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002484:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002494:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691a      	ldr	r2, [r3, #16]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	3b01      	subs	r3, #1
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2220      	movs	r2, #32
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b40      	cmp	r3, #64	; 0x40
 80024ce:	d10a      	bne.n	80024e6 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff fe04 	bl	80020ec <HAL_I2C_MemRxCpltCallback>
}
 80024e4:	e009      	b.n	80024fa <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2212      	movs	r2, #18
 80024f2:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff fdbf 	bl	8002078 <HAL_I2C_MasterRxCpltCallback>
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002514:	b29b      	uxth	r3, r3
 8002516:	2b04      	cmp	r3, #4
 8002518:	d11b      	bne.n	8002552 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002528:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	1c5a      	adds	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002546:	b29b      	uxth	r3, r3
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002550:	e0bd      	b.n	80026ce <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b03      	cmp	r3, #3
 800255a:	d129      	bne.n	80025b0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800256a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b04      	cmp	r3, #4
 8002570:	d00a      	beq.n	8002588 <I2C_MasterReceive_BTF+0x86>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2b02      	cmp	r3, #2
 8002576:	d007      	beq.n	8002588 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002586:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	691a      	ldr	r2, [r3, #16]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80025ae:	e08e      	b.n	80026ce <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d176      	bne.n	80026a8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d002      	beq.n	80025c6 <I2C_MasterReceive_BTF+0xc4>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2b10      	cmp	r3, #16
 80025c4:	d108      	bne.n	80025d8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	e019      	b.n	800260c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d002      	beq.n	80025e4 <I2C_MasterReceive_BTF+0xe2>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d108      	bne.n	80025f6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	e00a      	b.n	800260c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b10      	cmp	r3, #16
 80025fa:	d007      	beq.n	800260c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800260a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29b      	uxth	r3, r3
 800262a:	3b01      	subs	r3, #1
 800262c:	b29a      	uxth	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800264e:	b29b      	uxth	r3, r3
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002666:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2220      	movs	r2, #32
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b40      	cmp	r3, #64	; 0x40
 800267a:	d10a      	bne.n	8002692 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff fd2e 	bl	80020ec <HAL_I2C_MemRxCpltCallback>
}
 8002690:	e01d      	b.n	80026ce <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2212      	movs	r2, #18
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7ff fce9 	bl	8002078 <HAL_I2C_MasterRxCpltCallback>
}
 80026a6:	e012      	b.n	80026ce <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	691a      	ldr	r2, [r3, #16]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ba:	1c5a      	adds	r2, r3, #1
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b40      	cmp	r3, #64	; 0x40
 80026e8:	d117      	bne.n	800271a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d109      	bne.n	8002706 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002702:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002704:	e067      	b.n	80027d6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270a:	b2db      	uxtb	r3, r3
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	b2da      	uxtb	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	611a      	str	r2, [r3, #16]
}
 8002718:	e05d      	b.n	80027d6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002722:	d133      	bne.n	800278c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b21      	cmp	r3, #33	; 0x21
 800272e:	d109      	bne.n	8002744 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002734:	b2db      	uxtb	r3, r3
 8002736:	461a      	mov	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002740:	611a      	str	r2, [r3, #16]
 8002742:	e008      	b.n	8002756 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002748:	b2db      	uxtb	r3, r3
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	b2da      	uxtb	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800275a:	2b00      	cmp	r3, #0
 800275c:	d103      	bne.n	8002766 <I2C_Master_SB+0x90>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002762:	2b00      	cmp	r3, #0
 8002764:	d037      	beq.n	80027d6 <I2C_Master_SB+0x100>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276c:	2b00      	cmp	r3, #0
 800276e:	d104      	bne.n	800277a <I2C_Master_SB+0xa4>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	2b00      	cmp	r3, #0
 8002778:	d02d      	beq.n	80027d6 <I2C_Master_SB+0x100>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002788:	605a      	str	r2, [r3, #4]
}
 800278a:	e024      	b.n	80027d6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10e      	bne.n	80027b2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002798:	b29b      	uxth	r3, r3
 800279a:	11db      	asrs	r3, r3, #7
 800279c:	b2db      	uxtb	r3, r3
 800279e:	f003 0306 	and.w	r3, r3, #6
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	f063 030f 	orn	r3, r3, #15
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	611a      	str	r2, [r3, #16]
}
 80027b0:	e011      	b.n	80027d6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d10d      	bne.n	80027d6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027be:	b29b      	uxth	r3, r3
 80027c0:	11db      	asrs	r3, r3, #7
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	f003 0306 	and.w	r3, r3, #6
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f063 030e 	orn	r3, r3, #14
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	611a      	str	r2, [r3, #16]
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d103      	bne.n	8002804 <I2C_Master_ADD10+0x24>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002800:	2b00      	cmp	r3, #0
 8002802:	d011      	beq.n	8002828 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280a:	2b00      	cmp	r3, #0
 800280c:	d104      	bne.n	8002818 <I2C_Master_ADD10+0x38>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	d007      	beq.n	8002828 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002826:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002832:	b480      	push	{r7}
 8002834:	b091      	sub	sp, #68	; 0x44
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002840:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b22      	cmp	r3, #34	; 0x22
 800285a:	f040 8174 	bne.w	8002b46 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10f      	bne.n	8002886 <I2C_Master_ADDR+0x54>
 8002866:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800286a:	2b40      	cmp	r3, #64	; 0x40
 800286c:	d10b      	bne.n	8002886 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800286e:	2300      	movs	r3, #0
 8002870:	633b      	str	r3, [r7, #48]	; 0x30
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	633b      	str	r3, [r7, #48]	; 0x30
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	633b      	str	r3, [r7, #48]	; 0x30
 8002882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002884:	e16b      	b.n	8002b5e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800288a:	2b00      	cmp	r3, #0
 800288c:	d11d      	bne.n	80028ca <I2C_Master_ADDR+0x98>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002896:	d118      	bne.n	80028ca <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002898:	2300      	movs	r3, #0
 800289a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028bc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	651a      	str	r2, [r3, #80]	; 0x50
 80028c8:	e149      	b.n	8002b5e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d113      	bne.n	80028fc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028d4:	2300      	movs	r3, #0
 80028d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80028e8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	e120      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b01      	cmp	r3, #1
 8002904:	f040 808a 	bne.w	8002a1c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800290a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800290e:	d137      	bne.n	8002980 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800291e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800292a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800292e:	d113      	bne.n	8002958 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800293e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	; 0x24
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
 8002954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002956:	e0f2      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	623b      	str	r3, [r7, #32]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	623b      	str	r3, [r7, #32]
 800296c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	e0de      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002982:	2b08      	cmp	r3, #8
 8002984:	d02e      	beq.n	80029e4 <I2C_Master_ADDR+0x1b2>
 8002986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002988:	2b20      	cmp	r3, #32
 800298a:	d02b      	beq.n	80029e4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800298c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800298e:	2b12      	cmp	r3, #18
 8002990:	d102      	bne.n	8002998 <I2C_Master_ADDR+0x166>
 8002992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002994:	2b01      	cmp	r3, #1
 8002996:	d125      	bne.n	80029e4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800299a:	2b04      	cmp	r3, #4
 800299c:	d00e      	beq.n	80029bc <I2C_Master_ADDR+0x18a>
 800299e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d00b      	beq.n	80029bc <I2C_Master_ADDR+0x18a>
 80029a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a6:	2b10      	cmp	r3, #16
 80029a8:	d008      	beq.n	80029bc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	e007      	b.n	80029cc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029ca:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029cc:	2300      	movs	r3, #0
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	61fb      	str	r3, [r7, #28]
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	e0ac      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029f2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	61bb      	str	r3, [r7, #24]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	61bb      	str	r3, [r7, #24]
 8002a08:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	e090      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d158      	bne.n	8002ad8 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d021      	beq.n	8002a70 <I2C_Master_ADDR+0x23e>
 8002a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d01e      	beq.n	8002a70 <I2C_Master_ADDR+0x23e>
 8002a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a34:	2b10      	cmp	r3, #16
 8002a36:	d01b      	beq.n	8002a70 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a46:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e012      	b.n	8002a96 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a7e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a80:	2300      	movs	r3, #0
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002aa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002aa4:	d14b      	bne.n	8002b3e <I2C_Master_ADDR+0x30c>
 8002aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002aac:	d00b      	beq.n	8002ac6 <I2C_Master_ADDR+0x294>
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d008      	beq.n	8002ac6 <I2C_Master_ADDR+0x294>
 8002ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab6:	2b08      	cmp	r3, #8
 8002ab8:	d005      	beq.n	8002ac6 <I2C_Master_ADDR+0x294>
 8002aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002abc:	2b10      	cmp	r3, #16
 8002abe:	d002      	beq.n	8002ac6 <I2C_Master_ADDR+0x294>
 8002ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac2:	2b20      	cmp	r3, #32
 8002ac4:	d13b      	bne.n	8002b3e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	e032      	b.n	8002b3e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ae6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002af2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002af6:	d117      	bne.n	8002b28 <I2C_Master_ADDR+0x2f6>
 8002af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002afa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002afe:	d00b      	beq.n	8002b18 <I2C_Master_ADDR+0x2e6>
 8002b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d008      	beq.n	8002b18 <I2C_Master_ADDR+0x2e6>
 8002b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b08:	2b08      	cmp	r3, #8
 8002b0a:	d005      	beq.n	8002b18 <I2C_Master_ADDR+0x2e6>
 8002b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b0e:	2b10      	cmp	r3, #16
 8002b10:	d002      	beq.n	8002b18 <I2C_Master_ADDR+0x2e6>
 8002b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b14:	2b20      	cmp	r3, #32
 8002b16:	d107      	bne.n	8002b28 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b26:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002b44:	e00b      	b.n	8002b5e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b46:	2300      	movs	r3, #0
 8002b48:	60bb      	str	r3, [r7, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
}
 8002b5c:	e7ff      	b.n	8002b5e <I2C_Master_ADDR+0x32c>
 8002b5e:	bf00      	nop
 8002b60:	3744      	adds	r7, #68	; 0x44
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr

08002b68 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b76:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d02b      	beq.n	8002bda <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	781a      	ldrb	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b92:	1c5a      	adds	r2, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d114      	bne.n	8002bda <I2C_SlaveTransmit_TXE+0x72>
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b29      	cmp	r3, #41	; 0x29
 8002bb4:	d111      	bne.n	8002bda <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bc4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2221      	movs	r2, #33	; 0x21
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2228      	movs	r2, #40	; 0x28
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff fa58 	bl	800208a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002bda:	bf00      	nop
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d011      	beq.n	8002c18 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	3b01      	subs	r3, #1
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b084      	sub	sp, #16
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c30:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d02c      	beq.n	8002c96 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	691a      	ldr	r2, [r3, #16]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d114      	bne.n	8002c96 <I2C_SlaveReceive_RXNE+0x74>
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c70:	d111      	bne.n	8002c96 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c80:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2222      	movs	r2, #34	; 0x22
 8002c86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2228      	movs	r2, #40	; 0x28
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff fa03 	bl	800209c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d012      	beq.n	8002cd6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691a      	ldr	r2, [r3, #16]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr

08002ce0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002cea:	2300      	movs	r3, #0
 8002cec:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002cfa:	2b28      	cmp	r3, #40	; 0x28
 8002cfc:	d127      	bne.n	8002d4e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d0c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	09db      	lsrs	r3, r3, #7
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d103      	bne.n	8002d32 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	81bb      	strh	r3, [r7, #12]
 8002d30:	e002      	b.n	8002d38 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002d40:	89ba      	ldrh	r2, [r7, #12]
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
 8002d44:	4619      	mov	r1, r3
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff f9b1 	bl	80020ae <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002d4c:	e008      	b.n	8002d60 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f06f 0202 	mvn.w	r2, #2
 8002d56:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002d60:	bf00      	nop
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d76:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d86:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	60bb      	str	r3, [r7, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0201 	orr.w	r2, r2, #1
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002dc4:	d172      	bne.n	8002eac <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	2b22      	cmp	r3, #34	; 0x22
 8002dca:	d002      	beq.n	8002dd2 <I2C_Slave_STOPF+0x6a>
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	2b2a      	cmp	r3, #42	; 0x2a
 8002dd0:	d135      	bne.n	8002e3e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d005      	beq.n	8002df6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	f043 0204 	orr.w	r2, r3, #4
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e04:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe fc62 	bl	80016d4 <HAL_DMA_GetState>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d049      	beq.n	8002eaa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1a:	4a69      	ldr	r2, [pc, #420]	; (8002fc0 <I2C_Slave_STOPF+0x258>)
 8002e1c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fb4e 	bl	80014c4 <HAL_DMA_Abort_IT>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d03d      	beq.n	8002eaa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e38:	4610      	mov	r0, r2
 8002e3a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002e3c:	e035      	b.n	8002eaa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d005      	beq.n	8002e62 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f043 0204 	orr.w	r2, r3, #4
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e70:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe fc2c 	bl	80016d4 <HAL_DMA_GetState>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d014      	beq.n	8002eac <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e86:	4a4e      	ldr	r2, [pc, #312]	; (8002fc0 <I2C_Slave_STOPF+0x258>)
 8002e88:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe fb18 	bl	80014c4 <HAL_DMA_Abort_IT>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d008      	beq.n	8002eac <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	4798      	blx	r3
 8002ea8:	e000      	b.n	8002eac <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002eaa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d03e      	beq.n	8002f34 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d112      	bne.n	8002eea <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	691a      	ldr	r2, [r3, #16]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef4:	2b40      	cmp	r3, #64	; 0x40
 8002ef6:	d112      	bne.n	8002f1e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	691a      	ldr	r2, [r3, #16]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	1c5a      	adds	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	3b01      	subs	r3, #1
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f043 0204 	orr.w	r2, r3, #4
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d003      	beq.n	8002f44 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 f8b3 	bl	80030a8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002f42:	e039      	b.n	8002fb8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b2a      	cmp	r3, #42	; 0x2a
 8002f48:	d109      	bne.n	8002f5e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2228      	movs	r2, #40	; 0x28
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7ff f89f 	bl	800209c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b28      	cmp	r3, #40	; 0x28
 8002f68:	d111      	bne.n	8002f8e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a15      	ldr	r2, [pc, #84]	; (8002fc4 <I2C_Slave_STOPF+0x25c>)
 8002f6e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff f89e 	bl	80020c8 <HAL_I2C_ListenCpltCallback>
}
 8002f8c:	e014      	b.n	8002fb8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	2b22      	cmp	r3, #34	; 0x22
 8002f94:	d002      	beq.n	8002f9c <I2C_Slave_STOPF+0x234>
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b22      	cmp	r3, #34	; 0x22
 8002f9a:	d10d      	bne.n	8002fb8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff f872 	bl	800209c <HAL_I2C_SlaveRxCpltCallback>
}
 8002fb8:	bf00      	nop
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	080032d5 	.word	0x080032d5
 8002fc4:	ffff0000 	.word	0xffff0000

08002fc8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fdc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d002      	beq.n	8002fea <I2C_Slave_AF+0x22>
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	2b20      	cmp	r3, #32
 8002fe8:	d129      	bne.n	800303e <I2C_Slave_AF+0x76>
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	2b28      	cmp	r3, #40	; 0x28
 8002fee:	d126      	bne.n	800303e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a2c      	ldr	r2, [pc, #176]	; (80030a4 <I2C_Slave_AF+0xdc>)
 8002ff4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003004:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800300e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800301e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff f846 	bl	80020c8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800303c:	e02e      	b.n	800309c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800303e:	7bfb      	ldrb	r3, [r7, #15]
 8003040:	2b21      	cmp	r3, #33	; 0x21
 8003042:	d126      	bne.n	8003092 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a17      	ldr	r2, [pc, #92]	; (80030a4 <I2C_Slave_AF+0xdc>)
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2221      	movs	r2, #33	; 0x21
 800304e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800306e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003078:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003088:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7fe fffd 	bl	800208a <HAL_I2C_SlaveTxCpltCallback>
}
 8003090:	e004      	b.n	800309c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800309a:	615a      	str	r2, [r3, #20]
}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	ffff0000 	.word	0xffff0000

080030a8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b6:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b10      	cmp	r3, #16
 80030c2:	d10a      	bne.n	80030da <I2C_ITError+0x32>
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b22      	cmp	r3, #34	; 0x22
 80030c8:	d107      	bne.n	80030da <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80030e0:	2b28      	cmp	r3, #40	; 0x28
 80030e2:	d107      	bne.n	80030f4 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2228      	movs	r2, #40	; 0x28
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80030f2:	e015      	b.n	8003120 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003102:	d006      	beq.n	8003112 <I2C_ITError+0x6a>
 8003104:	7bfb      	ldrb	r3, [r7, #15]
 8003106:	2b60      	cmp	r3, #96	; 0x60
 8003108:	d003      	beq.n	8003112 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2220      	movs	r2, #32
 800310e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800312a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800312e:	d161      	bne.n	80031f4 <I2C_ITError+0x14c>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800313e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003144:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003148:	2b01      	cmp	r3, #1
 800314a:	d020      	beq.n	800318e <I2C_ITError+0xe6>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003150:	4a5e      	ldr	r2, [pc, #376]	; (80032cc <I2C_ITError+0x224>)
 8003152:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe f9b3 	bl	80014c4 <HAL_DMA_Abort_IT>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 8089 	beq.w	8003278 <I2C_ITError+0x1d0>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0201 	bic.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003188:	4610      	mov	r0, r2
 800318a:	4798      	blx	r3
 800318c:	e074      	b.n	8003278 <I2C_ITError+0x1d0>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003192:	4a4e      	ldr	r2, [pc, #312]	; (80032cc <I2C_ITError+0x224>)
 8003194:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe f992 	bl	80014c4 <HAL_DMA_Abort_IT>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d068      	beq.n	8003278 <I2C_ITError+0x1d0>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b0:	2b40      	cmp	r3, #64	; 0x40
 80031b2:	d10b      	bne.n	80031cc <I2C_ITError+0x124>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031ee:	4610      	mov	r0, r2
 80031f0:	4798      	blx	r3
 80031f2:	e041      	b.n	8003278 <I2C_ITError+0x1d0>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b60      	cmp	r3, #96	; 0x60
 80031fe:	d125      	bne.n	800324c <I2C_ITError+0x1a4>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2220      	movs	r2, #32
 8003204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003218:	2b40      	cmp	r3, #64	; 0x40
 800321a:	d10b      	bne.n	8003234 <I2C_ITError+0x18c>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322e:	1c5a      	adds	r2, r3, #1
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7fe ff63 	bl	8002110 <HAL_I2C_AbortCpltCallback>
 800324a:	e015      	b.n	8003278 <I2C_ITError+0x1d0>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003256:	2b40      	cmp	r3, #64	; 0x40
 8003258:	d10b      	bne.n	8003272 <I2C_ITError+0x1ca>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	691a      	ldr	r2, [r3, #16]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	1c5a      	adds	r2, r3, #1
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7fe ff43 	bl	80020fe <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800327e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b04      	cmp	r3, #4
 800328a:	d11b      	bne.n	80032c4 <I2C_ITError+0x21c>
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b28      	cmp	r3, #40	; 0x28
 8003290:	d118      	bne.n	80032c4 <I2C_ITError+0x21c>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032a0:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <I2C_ITError+0x228>)
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7fe ff02 	bl	80020c8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	080032d5 	.word	0x080032d5
 80032d0:	ffff0000 	.word	0xffff0000

080032d4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e8:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ee:	2200      	movs	r2, #0
 80032f0:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->hdmarx->XferCpltCallback = NULL;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f6:	2200      	movs	r2, #0
 80032f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003308:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003314:	2200      	movs	r2, #0
 8003316:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	2200      	movs	r2, #0
 800331e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0201 	bic.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b60      	cmp	r3, #96	; 0x60
 800333a:	d10e      	bne.n	800335a <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f7fe fedc 	bl	8002110 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003358:	e027      	b.n	80033aa <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800335a:	7afb      	ldrb	r3, [r7, #11]
 800335c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003360:	2b28      	cmp	r3, #40	; 0x28
 8003362:	d117      	bne.n	8003394 <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003382:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2228      	movs	r2, #40	; 0x28
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003392:	e007      	b.n	80033a4 <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f7fe feaa 	bl	80020fe <HAL_I2C_ErrorCallback>
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80033c2:	d103      	bne.n	80033cc <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80033ca:	e007      	b.n	80033dc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80033d4:	d102      	bne.n	80033dc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2208      	movs	r2, #8
 80033da:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr

080033e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033e8:	b08b      	sub	sp, #44	; 0x2c
 80033ea:	af06      	add	r7, sp, #24
 80033ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e0d3      	b.n	80035a0 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d106      	bne.n	8003412 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f006 fdb9 	bl	8009f84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2203      	movs	r2, #3
 8003416:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f002 fe93 	bl	800614a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	603b      	str	r3, [r7, #0]
 800342a:	687e      	ldr	r6, [r7, #4]
 800342c:	466d      	mov	r5, sp
 800342e:	f106 0410 	add.w	r4, r6, #16
 8003432:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003434:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	602b      	str	r3, [r5, #0]
 800343a:	1d33      	adds	r3, r6, #4
 800343c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800343e:	6838      	ldr	r0, [r7, #0]
 8003440:	f002 fe5c 	bl	80060fc <USB_CoreInit>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2202      	movs	r2, #2
 800344e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e0a4      	b.n	80035a0 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2100      	movs	r1, #0
 800345c:	4618      	mov	r0, r3
 800345e:	f002 fe90 	bl	8006182 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003462:	2300      	movs	r3, #0
 8003464:	73fb      	strb	r3, [r7, #15]
 8003466:	e035      	b.n	80034d4 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003468:	7bfb      	ldrb	r3, [r7, #15]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	015b      	lsls	r3, r3, #5
 800346e:	4413      	add	r3, r2
 8003470:	3329      	adds	r3, #41	; 0x29
 8003472:	2201      	movs	r2, #1
 8003474:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	015b      	lsls	r3, r3, #5
 800347c:	4413      	add	r3, r2
 800347e:	3328      	adds	r3, #40	; 0x28
 8003480:	7bfa      	ldrb	r2, [r7, #15]
 8003482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	7bfa      	ldrb	r2, [r7, #15]
 8003488:	b291      	uxth	r1, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	015b      	lsls	r3, r3, #5
 800348e:	4413      	add	r3, r2
 8003490:	3336      	adds	r3, #54	; 0x36
 8003492:	460a      	mov	r2, r1
 8003494:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003496:	7bfb      	ldrb	r3, [r7, #15]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	015b      	lsls	r3, r3, #5
 800349c:	4413      	add	r3, r2
 800349e:	332b      	adds	r3, #43	; 0x2b
 80034a0:	2200      	movs	r2, #0
 80034a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	015b      	lsls	r3, r3, #5
 80034aa:	4413      	add	r3, r2
 80034ac:	3338      	adds	r3, #56	; 0x38
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034b2:	7bfb      	ldrb	r3, [r7, #15]
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	015b      	lsls	r3, r3, #5
 80034b8:	4413      	add	r3, r2
 80034ba:	333c      	adds	r3, #60	; 0x3c
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	3302      	adds	r3, #2
 80034c6:	015b      	lsls	r3, r3, #5
 80034c8:	4413      	add	r3, r2
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
 80034d0:	3301      	adds	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
 80034d4:	7bfa      	ldrb	r2, [r7, #15]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d3c4      	bcc.n	8003468 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034de:	2300      	movs	r3, #0
 80034e0:	73fb      	strb	r3, [r7, #15]
 80034e2:	e031      	b.n	8003548 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	015b      	lsls	r3, r3, #5
 80034ea:	4413      	add	r3, r2
 80034ec:	f203 1329 	addw	r3, r3, #297	; 0x129
 80034f0:	2200      	movs	r2, #0
 80034f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034f4:	7bfb      	ldrb	r3, [r7, #15]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	015b      	lsls	r3, r3, #5
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003500:	7bfa      	ldrb	r2, [r7, #15]
 8003502:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	015b      	lsls	r3, r3, #5
 800350a:	4413      	add	r3, r2
 800350c:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003514:	7bfb      	ldrb	r3, [r7, #15]
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	015b      	lsls	r3, r3, #5
 800351a:	4413      	add	r3, r2
 800351c:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	015b      	lsls	r3, r3, #5
 800352a:	4413      	add	r3, r2
 800352c:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003534:	7bfb      	ldrb	r3, [r7, #15]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	330a      	adds	r3, #10
 800353a:	015b      	lsls	r3, r3, #5
 800353c:	4413      	add	r3, r2
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	3301      	adds	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
 8003548:	7bfa      	ldrb	r2, [r7, #15]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	429a      	cmp	r2, r3
 8003550:	d3c8      	bcc.n	80034e4 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	687e      	ldr	r6, [r7, #4]
 800355a:	466d      	mov	r5, sp
 800355c:	f106 0410 	add.w	r4, r6, #16
 8003560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	602b      	str	r3, [r5, #0]
 8003568:	1d33      	adds	r3, r6, #4
 800356a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800356c:	6838      	ldr	r0, [r7, #0]
 800356e:	f002 fe14 	bl	800619a <USB_DevInit>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e00d      	b.n	80035a0 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f003 fe52 	bl	8007242 <USB_DevDisconnect>

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035a8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d101      	bne.n	80035be <HAL_PCD_Start+0x16>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e016      	b.n	80035ec <HAL_PCD_Start+0x44>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80035c6:	2101      	movs	r1, #1
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f006 ff24 	bl	800a416 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f003 fe2b 	bl	800722e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f002 fd9d 	bl	800611c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4618      	mov	r0, r3
 8003602:	f003 fe28 	bl	8007256 <USB_ReadInterrupts>
 8003606:	4603      	mov	r3, r0
 8003608:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800360c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003610:	d102      	bne.n	8003618 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fade 	bl	8003bd4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f003 fe1a 	bl	8007256 <USB_ReadInterrupts>
 8003622:	4603      	mov	r3, r0
 8003624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003628:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800362c:	d112      	bne.n	8003654 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003636:	b29a      	uxth	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003640:	b292      	uxth	r2, r2
 8003642:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f006 fd11 	bl	800a06e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800364c:	2100      	movs	r1, #0
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f8de 	bl	8003810 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f003 fdfc 	bl	8007256 <USB_ReadInterrupts>
 800365e:	4603      	mov	r3, r0
 8003660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003664:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003668:	d10b      	bne.n	8003682 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003672:	b29a      	uxth	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800367c:	b292      	uxth	r2, r2
 800367e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f003 fde5 	bl	8007256 <USB_ReadInterrupts>
 800368c:	4603      	mov	r3, r0
 800368e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003692:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003696:	d10b      	bne.n	80036b0 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036aa:	b292      	uxth	r2, r2
 80036ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f003 fdce 	bl	8007256 <USB_ReadInterrupts>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036c4:	d126      	bne.n	8003714 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0204 	bic.w	r2, r2, #4
 80036d8:	b292      	uxth	r2, r2
 80036da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0208 	bic.w	r2, r2, #8
 80036f0:	b292      	uxth	r2, r2
 80036f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f006 fcf2 	bl	800a0e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003704:	b29a      	uxth	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800370e:	b292      	uxth	r2, r2
 8003710:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f003 fd9c 	bl	8007256 <USB_ReadInterrupts>
 800371e:	4603      	mov	r3, r0
 8003720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003728:	d13d      	bne.n	80037a6 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003732:	b29a      	uxth	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0208 	orr.w	r2, r2, #8
 800373c:	b292      	uxth	r2, r2
 800373e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800374a:	b29a      	uxth	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003754:	b292      	uxth	r2, r2
 8003756:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003762:	b29a      	uxth	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f042 0204 	orr.w	r2, r2, #4
 800376c:	b292      	uxth	r2, r2
 800376e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f003 fd6d 	bl	8007256 <USB_ReadInterrupts>
 800377c:	4603      	mov	r3, r0
 800377e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003786:	d10b      	bne.n	80037a0 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003790:	b29a      	uxth	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800379a:	b292      	uxth	r2, r2
 800379c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f006 fc83 	bl	800a0ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f003 fd53 	bl	8007256 <USB_ReadInterrupts>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037ba:	d10e      	bne.n	80037da <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037c4:	b29a      	uxth	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037ce:	b292      	uxth	r2, r2
 80037d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f006 fc3c 	bl	800a052 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f003 fd39 	bl	8007256 <USB_ReadInterrupts>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ee:	d10b      	bne.n	8003808 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003802:	b292      	uxth	r2, r2
 8003804:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_PCD_SetAddress+0x1a>
 8003826:	2302      	movs	r3, #2
 8003828:	e013      	b.n	8003852 <HAL_PCD_SetAddress+0x42>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	78fa      	ldrb	r2, [r7, #3]
 8003840:	4611      	mov	r1, r2
 8003842:	4618      	mov	r0, r3
 8003844:	f003 fce0 	bl	8007208 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b084      	sub	sp, #16
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
 8003862:	4608      	mov	r0, r1
 8003864:	4611      	mov	r1, r2
 8003866:	461a      	mov	r2, r3
 8003868:	4603      	mov	r3, r0
 800386a:	70fb      	strb	r3, [r7, #3]
 800386c:	460b      	mov	r3, r1
 800386e:	803b      	strh	r3, [r7, #0]
 8003870:	4613      	mov	r3, r2
 8003872:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003874:	2300      	movs	r3, #0
 8003876:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003878:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800387c:	2b00      	cmp	r3, #0
 800387e:	da0b      	bge.n	8003898 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	015b      	lsls	r3, r3, #5
 8003888:	3328      	adds	r3, #40	; 0x28
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	4413      	add	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	705a      	strb	r2, [r3, #1]
 8003896:	e00b      	b.n	80038b0 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003898:	78fb      	ldrb	r3, [r7, #3]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	015b      	lsls	r3, r3, #5
 80038a0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	4413      	add	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038b0:	78fb      	ldrb	r3, [r7, #3]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038bc:	883a      	ldrh	r2, [r7, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	78ba      	ldrb	r2, [r7, #2]
 80038c6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	785b      	ldrb	r3, [r3, #1]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d004      	beq.n	80038da <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038da:	78bb      	ldrb	r3, [r7, #2]
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d102      	bne.n	80038e6 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_PCD_EP_Open+0x9a>
 80038f0:	2302      	movs	r3, #2
 80038f2:	e00e      	b.n	8003912 <HAL_PCD_EP_Open+0xb8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68f9      	ldr	r1, [r7, #12]
 8003902:	4618      	mov	r0, r3
 8003904:	f002 fc6e 	bl	80061e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003910:	7afb      	ldrb	r3, [r7, #11]
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b084      	sub	sp, #16
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	460b      	mov	r3, r1
 8003924:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003926:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800392a:	2b00      	cmp	r3, #0
 800392c:	da0b      	bge.n	8003946 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800392e:	78fb      	ldrb	r3, [r7, #3]
 8003930:	f003 0307 	and.w	r3, r3, #7
 8003934:	015b      	lsls	r3, r3, #5
 8003936:	3328      	adds	r3, #40	; 0x28
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	4413      	add	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	705a      	strb	r2, [r3, #1]
 8003944:	e00b      	b.n	800395e <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	015b      	lsls	r3, r3, #5
 800394e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	4413      	add	r3, r2
 8003956:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800395e:	78fb      	ldrb	r3, [r7, #3]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_PCD_EP_Close+0x5e>
 8003974:	2302      	movs	r3, #2
 8003976:	e00e      	b.n	8003996 <HAL_PCD_EP_Close+0x7c>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68f9      	ldr	r1, [r7, #12]
 8003986:	4618      	mov	r0, r3
 8003988:	f002 ff1a 	bl	80067c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b086      	sub	sp, #24
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
 80039aa:	460b      	mov	r3, r1
 80039ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ae:	7afb      	ldrb	r3, [r7, #11]
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	015b      	lsls	r3, r3, #5
 80039b6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4413      	add	r3, r2
 80039be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	2200      	movs	r2, #0
 80039d0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2200      	movs	r2, #0
 80039d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039d8:	7afb      	ldrb	r3, [r7, #11]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039e4:	7afb      	ldrb	r3, [r7, #11]
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d106      	bne.n	80039fc <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6979      	ldr	r1, [r7, #20]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f003 f879 	bl	8006aec <USB_EPStartXfer>
 80039fa:	e005      	b.n	8003a08 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6979      	ldr	r1, [r7, #20]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f003 f872 	bl	8006aec <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3718      	adds	r7, #24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b086      	sub	sp, #24
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a22:	7afb      	ldrb	r3, [r7, #11]
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	015b      	lsls	r3, r3, #5
 8003a2a:	3328      	adds	r3, #40	; 0x28
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	4413      	add	r3, r2
 8003a30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	2200      	movs	r2, #0
 8003a42:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2201      	movs	r2, #1
 8003a48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a4a:	7afb      	ldrb	r3, [r7, #11]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a56:	7afb      	ldrb	r3, [r7, #11]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d106      	bne.n	8003a6e <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6979      	ldr	r1, [r7, #20]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f003 f840 	bl	8006aec <USB_EPStartXfer>
 8003a6c:	e005      	b.n	8003a7a <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6979      	ldr	r1, [r7, #20]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f003 f839 	bl	8006aec <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	f003 0207 	and.w	r2, r3, #7
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d901      	bls.n	8003aa2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e046      	b.n	8003b30 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003aa2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	da0b      	bge.n	8003ac2 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003aaa:	78fb      	ldrb	r3, [r7, #3]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	015b      	lsls	r3, r3, #5
 8003ab2:	3328      	adds	r3, #40	; 0x28
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	4413      	add	r3, r2
 8003ab8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	705a      	strb	r2, [r3, #1]
 8003ac0:	e009      	b.n	8003ad6 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	015b      	lsls	r3, r3, #5
 8003ac6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	4413      	add	r3, r2
 8003ace:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_PCD_EP_SetStall+0x72>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e01c      	b.n	8003b30 <HAL_PCD_EP_SetStall+0xac>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68f9      	ldr	r1, [r7, #12]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f003 faa9 	bl	800705c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b0a:	78fb      	ldrb	r3, [r7, #3]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d108      	bne.n	8003b26 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4610      	mov	r0, r2
 8003b22:	f003 fba7 	bl	8007274 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	f003 020f 	and.w	r2, r3, #15
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d901      	bls.n	8003b56 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e03a      	b.n	8003bcc <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	da0b      	bge.n	8003b76 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b5e:	78fb      	ldrb	r3, [r7, #3]
 8003b60:	f003 0307 	and.w	r3, r3, #7
 8003b64:	015b      	lsls	r3, r3, #5
 8003b66:	3328      	adds	r3, #40	; 0x28
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2201      	movs	r2, #1
 8003b72:	705a      	strb	r2, [r3, #1]
 8003b74:	e00b      	b.n	8003b8e <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b76:	78fb      	ldrb	r3, [r7, #3]
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	015b      	lsls	r3, r3, #5
 8003b7e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4413      	add	r3, r2
 8003b86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_PCD_EP_ClrStall+0x76>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e00e      	b.n	8003bcc <HAL_PCD_EP_ClrStall+0x94>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68f9      	ldr	r1, [r7, #12]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f003 fa8f 	bl	80070e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003bd4:	b590      	push	{r4, r7, lr}
 8003bd6:	b089      	sub	sp, #36	; 0x24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003bdc:	e282      	b.n	80040e4 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003be6:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003be8:	8afb      	ldrh	r3, [r7, #22]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003bf2:	7d7b      	ldrb	r3, [r7, #21]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f040 8142 	bne.w	8003e7e <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003bfa:	8afb      	ldrh	r3, [r7, #22]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d151      	bne.n	8003ca8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003c10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c14:	b29c      	uxth	r4, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003c1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3328      	adds	r3, #40	; 0x28
 8003c2a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	461a      	mov	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4413      	add	r3, r2
 8003c40:	3302      	adds	r3, #2
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6812      	ldr	r2, [r2, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	441a      	add	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003c66:	2100      	movs	r1, #0
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f006 f9db 	bl	800a024 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 8234 	beq.w	80040e4 <PCD_EP_ISR_Handler+0x510>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f040 822f 	bne.w	80040e4 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	b292      	uxth	r2, r2
 8003c9a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003ca6:	e21d      	b.n	80040e4 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003cae:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	881b      	ldrh	r3, [r3, #0]
 8003cb6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003cb8:	8a7b      	ldrh	r3, [r7, #18]
 8003cba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d033      	beq.n	8003d2a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	461a      	mov	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	3306      	adds	r3, #6
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6812      	ldr	r2, [r2, #0]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6818      	ldr	r0, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	f003 fb06 	bl	8007312 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d12:	4013      	ands	r3, r2
 8003d14:	b29c      	uxth	r4, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003d1e:	b292      	uxth	r2, r2
 8003d20:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f006 f954 	bl	8009fd0 <HAL_PCD_SetupStageCallback>
 8003d28:	e1dc      	b.n	80040e4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f280 81d8 	bge.w	80040e4 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d40:	4013      	ands	r3, r2
 8003d42:	b29c      	uxth	r4, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003d4c:	b292      	uxth	r2, r2
 8003d4e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	4413      	add	r3, r2
 8003d64:	3306      	adds	r3, #6
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6812      	ldr	r2, [r2, #0]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d019      	beq.n	8003db8 <PCD_EP_ISR_Handler+0x1e4>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d015      	beq.n	8003db8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6959      	ldr	r1, [r3, #20]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	f003 fab8 	bl	8007312 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	441a      	add	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003db0:	2100      	movs	r1, #0
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f006 f91e 	bl	8009ff4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	461c      	mov	r4, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	441c      	add	r4, r3
 8003dca:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8003dce:	461c      	mov	r4, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10e      	bne.n	8003df6 <PCD_EP_ISR_Handler+0x222>
 8003dd8:	8823      	ldrh	r3, [r4, #0]
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	8023      	strh	r3, [r4, #0]
 8003de4:	8823      	ldrh	r3, [r4, #0]
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	8023      	strh	r3, [r4, #0]
 8003df4:	e02d      	b.n	8003e52 <PCD_EP_ISR_Handler+0x27e>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b3e      	cmp	r3, #62	; 0x3e
 8003dfc:	d812      	bhi.n	8003e24 <PCD_EP_ISR_Handler+0x250>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	085b      	lsrs	r3, r3, #1
 8003e04:	61bb      	str	r3, [r7, #24]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <PCD_EP_ISR_Handler+0x244>
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	3301      	adds	r3, #1
 8003e16:	61bb      	str	r3, [r7, #24]
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	029b      	lsls	r3, r3, #10
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	8023      	strh	r3, [r4, #0]
 8003e22:	e016      	b.n	8003e52 <PCD_EP_ISR_Handler+0x27e>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	095b      	lsrs	r3, r3, #5
 8003e2a:	61bb      	str	r3, [r7, #24]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d102      	bne.n	8003e3e <PCD_EP_ISR_Handler+0x26a>
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	61bb      	str	r3, [r7, #24]
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	029b      	lsls	r3, r3, #10
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	881b      	ldrh	r3, [r3, #0]
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e62:	b29c      	uxth	r4, r3
 8003e64:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003e68:	b29c      	uxth	r4, r3
 8003e6a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003e6e:	b29c      	uxth	r4, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4ba2      	ldr	r3, [pc, #648]	; (8004100 <PCD_EP_ISR_Handler+0x52c>)
 8003e76:	4323      	orrs	r3, r4
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	8013      	strh	r3, [r2, #0]
 8003e7c:	e132      	b.n	80040e4 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	7d7b      	ldrb	r3, [r7, #21]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003e8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f280 80d1 	bge.w	800403a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	7d7b      	ldrb	r3, [r7, #21]
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003eac:	4013      	ands	r3, r2
 8003eae:	b29c      	uxth	r4, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	7d7b      	ldrb	r3, [r7, #21]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003ec0:	b292      	uxth	r2, r2
 8003ec2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003ec4:	7d7b      	ldrb	r3, [r7, #21]
 8003ec6:	015b      	lsls	r3, r3, #5
 8003ec8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	4413      	add	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	7b1b      	ldrb	r3, [r3, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d121      	bne.n	8003f1e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	4413      	add	r3, r2
 8003eee:	3306      	adds	r3, #6
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6812      	ldr	r2, [r2, #0]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003efc:	881b      	ldrh	r3, [r3, #0]
 8003efe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f02:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8003f04:	8bfb      	ldrh	r3, [r7, #30]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d072      	beq.n	8003ff0 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6818      	ldr	r0, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6959      	ldr	r1, [r3, #20]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	88da      	ldrh	r2, [r3, #6]
 8003f16:	8bfb      	ldrh	r3, [r7, #30]
 8003f18:	f003 f9fb 	bl	8007312 <USB_ReadPMA>
 8003f1c:	e068      	b.n	8003ff0 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d021      	beq.n	8003f7c <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	6812      	ldr	r2, [r2, #0]
 8003f54:	4413      	add	r3, r2
 8003f56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f60:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8003f62:	8bfb      	ldrh	r3, [r7, #30]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d02a      	beq.n	8003fbe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6818      	ldr	r0, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6959      	ldr	r1, [r3, #20]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	891a      	ldrh	r2, [r3, #8]
 8003f74:	8bfb      	ldrh	r3, [r7, #30]
 8003f76:	f003 f9cc 	bl	8007312 <USB_ReadPMA>
 8003f7a:	e020      	b.n	8003fbe <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	4413      	add	r3, r2
 8003f90:	3306      	adds	r3, #6
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	4413      	add	r3, r2
 8003f9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fa4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8003fa6:	8bfb      	ldrh	r3, [r7, #30]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d008      	beq.n	8003fbe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6818      	ldr	r0, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6959      	ldr	r1, [r3, #20]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	895a      	ldrh	r2, [r3, #10]
 8003fb8:	8bfb      	ldrh	r3, [r7, #30]
 8003fba:	f003 f9aa 	bl	8007312 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd8:	b29c      	uxth	r4, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	441a      	add	r2, r3
 8003fe8:	4b46      	ldr	r3, [pc, #280]	; (8004104 <PCD_EP_ISR_Handler+0x530>)
 8003fea:	4323      	orrs	r3, r4
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	69da      	ldr	r2, [r3, #28]
 8003ff4:	8bfb      	ldrh	r3, [r7, #30]
 8003ff6:	441a      	add	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	695a      	ldr	r2, [r3, #20]
 8004000:	8bfb      	ldrh	r3, [r7, #30]
 8004002:	441a      	add	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d004      	beq.n	800401a <PCD_EP_ISR_Handler+0x446>
 8004010:	8bfa      	ldrh	r2, [r7, #30]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	429a      	cmp	r2, r3
 8004018:	d206      	bcs.n	8004028 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	4619      	mov	r1, r3
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f005 ffe7 	bl	8009ff4 <HAL_PCD_DataOutStageCallback>
 8004026:	e008      	b.n	800403a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	7819      	ldrb	r1, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	695a      	ldr	r2, [r3, #20]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f7ff fcb2 	bl	800399e <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800403a:	8a7b      	ldrh	r3, [r7, #18]
 800403c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004040:	2b00      	cmp	r3, #0
 8004042:	d04f      	beq.n	80040e4 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8004044:	7d7b      	ldrb	r3, [r7, #21]
 8004046:	015b      	lsls	r3, r3, #5
 8004048:	3328      	adds	r3, #40	; 0x28
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	4413      	add	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	7d7b      	ldrb	r3, [r7, #21]
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	b29b      	uxth	r3, r3
 8004060:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004068:	b29c      	uxth	r4, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	7d7b      	ldrb	r3, [r7, #21]
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	441a      	add	r2, r3
 8004076:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800407a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800407e:	b29b      	uxth	r3, r3
 8004080:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800408a:	b29b      	uxth	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	4413      	add	r3, r2
 8004096:	3302      	adds	r3, #2
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	695a      	ldr	r2, [r3, #20]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	441a      	add	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d106      	bne.n	80040d2 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	4619      	mov	r1, r3
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f005 ffaa 	bl	800a024 <HAL_PCD_DataInStageCallback>
 80040d0:	e008      	b.n	80040e4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	7819      	ldrb	r1, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	695a      	ldr	r2, [r3, #20]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f7ff fc97 	bl	8003a12 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	b21b      	sxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f6ff ad74 	blt.w	8003bde <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3724      	adds	r7, #36	; 0x24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd90      	pop	{r4, r7, pc}
 8004100:	ffff8080 	.word	0xffff8080
 8004104:	ffff80c0 	.word	0xffff80c0

08004108 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004108:	b480      	push	{r7}
 800410a:	b087      	sub	sp, #28
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	607b      	str	r3, [r7, #4]
 8004112:	460b      	mov	r3, r1
 8004114:	817b      	strh	r3, [r7, #10]
 8004116:	4613      	mov	r3, r2
 8004118:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800411a:	897b      	ldrh	r3, [r7, #10]
 800411c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d008      	beq.n	8004138 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004126:	897b      	ldrh	r3, [r7, #10]
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	015b      	lsls	r3, r3, #5
 800412e:	3328      	adds	r3, #40	; 0x28
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	617b      	str	r3, [r7, #20]
 8004136:	e006      	b.n	8004146 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004138:	897b      	ldrh	r3, [r7, #10]
 800413a:	015b      	lsls	r3, r3, #5
 800413c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004146:	893b      	ldrh	r3, [r7, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d107      	bne.n	800415c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2200      	movs	r2, #0
 8004150:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	b29a      	uxth	r2, r3
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	80da      	strh	r2, [r3, #6]
 800415a:	e00b      	b.n	8004174 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2201      	movs	r2, #1
 8004160:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	b29a      	uxth	r2, r3
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	0c1b      	lsrs	r3, r3, #16
 800416e:	b29a      	uxth	r2, r3
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	371c      	adds	r7, #28
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e26c      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 8087 	beq.w	80042ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041a0:	4b92      	ldr	r3, [pc, #584]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f003 030c 	and.w	r3, r3, #12
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d00c      	beq.n	80041c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041ac:	4b8f      	ldr	r3, [pc, #572]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 030c 	and.w	r3, r3, #12
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d112      	bne.n	80041de <HAL_RCC_OscConfig+0x5e>
 80041b8:	4b8c      	ldr	r3, [pc, #560]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041c4:	d10b      	bne.n	80041de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c6:	4b89      	ldr	r3, [pc, #548]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d06c      	beq.n	80042ac <HAL_RCC_OscConfig+0x12c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d168      	bne.n	80042ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e246      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_OscConfig+0x76>
 80041e8:	4b80      	ldr	r3, [pc, #512]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a7f      	ldr	r2, [pc, #508]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80041ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	e02e      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10c      	bne.n	8004218 <HAL_RCC_OscConfig+0x98>
 80041fe:	4b7b      	ldr	r3, [pc, #492]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a7a      	ldr	r2, [pc, #488]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	4b78      	ldr	r3, [pc, #480]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a77      	ldr	r2, [pc, #476]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	e01d      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004220:	d10c      	bne.n	800423c <HAL_RCC_OscConfig+0xbc>
 8004222:	4b72      	ldr	r3, [pc, #456]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a71      	ldr	r2, [pc, #452]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004228:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800422c:	6013      	str	r3, [r2, #0]
 800422e:	4b6f      	ldr	r3, [pc, #444]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a6e      	ldr	r2, [pc, #440]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004238:	6013      	str	r3, [r2, #0]
 800423a:	e00b      	b.n	8004254 <HAL_RCC_OscConfig+0xd4>
 800423c:	4b6b      	ldr	r3, [pc, #428]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a6a      	ldr	r2, [pc, #424]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004242:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	4b68      	ldr	r3, [pc, #416]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a67      	ldr	r2, [pc, #412]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 800424e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004252:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d013      	beq.n	8004284 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fd f848 	bl	80012f0 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004264:	f7fd f844 	bl	80012f0 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b64      	cmp	r3, #100	; 0x64
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e1fa      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004276:	4b5d      	ldr	r3, [pc, #372]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCC_OscConfig+0xe4>
 8004282:	e014      	b.n	80042ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004284:	f7fd f834 	bl	80012f0 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800428c:	f7fd f830 	bl	80012f0 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b64      	cmp	r3, #100	; 0x64
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e1e6      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429e:	4b53      	ldr	r3, [pc, #332]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x10c>
 80042aa:	e000      	b.n	80042ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d063      	beq.n	8004382 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ba:	4b4c      	ldr	r3, [pc, #304]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f003 030c 	and.w	r3, r3, #12
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00b      	beq.n	80042de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042c6:	4b49      	ldr	r3, [pc, #292]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f003 030c 	and.w	r3, r3, #12
 80042ce:	2b08      	cmp	r3, #8
 80042d0:	d11c      	bne.n	800430c <HAL_RCC_OscConfig+0x18c>
 80042d2:	4b46      	ldr	r3, [pc, #280]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d116      	bne.n	800430c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042de:	4b43      	ldr	r3, [pc, #268]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d005      	beq.n	80042f6 <HAL_RCC_OscConfig+0x176>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d001      	beq.n	80042f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e1ba      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042f6:	4b3d      	ldr	r3, [pc, #244]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4939      	ldr	r1, [pc, #228]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004306:	4313      	orrs	r3, r2
 8004308:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800430a:	e03a      	b.n	8004382 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d020      	beq.n	8004356 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004314:	4b36      	ldr	r3, [pc, #216]	; (80043f0 <HAL_RCC_OscConfig+0x270>)
 8004316:	2201      	movs	r2, #1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431a:	f7fc ffe9 	bl	80012f0 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004322:	f7fc ffe5 	bl	80012f0 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e19b      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004334:	4b2d      	ldr	r3, [pc, #180]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0f0      	beq.n	8004322 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004340:	4b2a      	ldr	r3, [pc, #168]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4927      	ldr	r1, [pc, #156]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004350:	4313      	orrs	r3, r2
 8004352:	600b      	str	r3, [r1, #0]
 8004354:	e015      	b.n	8004382 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004356:	4b26      	ldr	r3, [pc, #152]	; (80043f0 <HAL_RCC_OscConfig+0x270>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7fc ffc8 	bl	80012f0 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004364:	f7fc ffc4 	bl	80012f0 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e17a      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004376:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d03a      	beq.n	8004404 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d019      	beq.n	80043ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004396:	4b17      	ldr	r3, [pc, #92]	; (80043f4 <HAL_RCC_OscConfig+0x274>)
 8004398:	2201      	movs	r2, #1
 800439a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439c:	f7fc ffa8 	bl	80012f0 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a4:	f7fc ffa4 	bl	80012f0 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e15a      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b6:	4b0d      	ldr	r3, [pc, #52]	; (80043ec <HAL_RCC_OscConfig+0x26c>)
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043c2:	2001      	movs	r0, #1
 80043c4:	f000 fb0a 	bl	80049dc <RCC_Delay>
 80043c8:	e01c      	b.n	8004404 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ca:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <HAL_RCC_OscConfig+0x274>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d0:	f7fc ff8e 	bl	80012f0 <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d6:	e00f      	b.n	80043f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043d8:	f7fc ff8a 	bl	80012f0 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d908      	bls.n	80043f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e140      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	42420000 	.word	0x42420000
 80043f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043f8:	4b9e      	ldr	r3, [pc, #632]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80043fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e9      	bne.n	80043d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 80a6 	beq.w	800455e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004412:	2300      	movs	r3, #0
 8004414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004416:	4b97      	ldr	r3, [pc, #604]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10d      	bne.n	800443e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004422:	4b94      	ldr	r3, [pc, #592]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	4a93      	ldr	r2, [pc, #588]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442c:	61d3      	str	r3, [r2, #28]
 800442e:	4b91      	ldr	r3, [pc, #580]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443a:	2301      	movs	r3, #1
 800443c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800443e:	4b8e      	ldr	r3, [pc, #568]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d118      	bne.n	800447c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800444a:	4b8b      	ldr	r3, [pc, #556]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a8a      	ldr	r2, [pc, #552]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004456:	f7fc ff4b 	bl	80012f0 <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800445e:	f7fc ff47 	bl	80012f0 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b64      	cmp	r3, #100	; 0x64
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e0fd      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004470:	4b81      	ldr	r3, [pc, #516]	; (8004678 <HAL_RCC_OscConfig+0x4f8>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004478:	2b00      	cmp	r3, #0
 800447a:	d0f0      	beq.n	800445e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d106      	bne.n	8004492 <HAL_RCC_OscConfig+0x312>
 8004484:	4b7b      	ldr	r3, [pc, #492]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	4a7a      	ldr	r2, [pc, #488]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800448a:	f043 0301 	orr.w	r3, r3, #1
 800448e:	6213      	str	r3, [r2, #32]
 8004490:	e02d      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x334>
 800449a:	4b76      	ldr	r3, [pc, #472]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	4a75      	ldr	r2, [pc, #468]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044a0:	f023 0301 	bic.w	r3, r3, #1
 80044a4:	6213      	str	r3, [r2, #32]
 80044a6:	4b73      	ldr	r3, [pc, #460]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	4a72      	ldr	r2, [pc, #456]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ac:	f023 0304 	bic.w	r3, r3, #4
 80044b0:	6213      	str	r3, [r2, #32]
 80044b2:	e01c      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b05      	cmp	r3, #5
 80044ba:	d10c      	bne.n	80044d6 <HAL_RCC_OscConfig+0x356>
 80044bc:	4b6d      	ldr	r3, [pc, #436]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4a6c      	ldr	r2, [pc, #432]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044c2:	f043 0304 	orr.w	r3, r3, #4
 80044c6:	6213      	str	r3, [r2, #32]
 80044c8:	4b6a      	ldr	r3, [pc, #424]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	4a69      	ldr	r2, [pc, #420]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	6213      	str	r3, [r2, #32]
 80044d4:	e00b      	b.n	80044ee <HAL_RCC_OscConfig+0x36e>
 80044d6:	4b67      	ldr	r3, [pc, #412]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	4a66      	ldr	r2, [pc, #408]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6213      	str	r3, [r2, #32]
 80044e2:	4b64      	ldr	r3, [pc, #400]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	4a63      	ldr	r2, [pc, #396]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d015      	beq.n	8004522 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f6:	f7fc fefb 	bl	80012f0 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fc:	e00a      	b.n	8004514 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fe:	f7fc fef7 	bl	80012f0 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	f241 3288 	movw	r2, #5000	; 0x1388
 800450c:	4293      	cmp	r3, r2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e0ab      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004514:	4b57      	ldr	r3, [pc, #348]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0ee      	beq.n	80044fe <HAL_RCC_OscConfig+0x37e>
 8004520:	e014      	b.n	800454c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004522:	f7fc fee5 	bl	80012f0 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004528:	e00a      	b.n	8004540 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800452a:	f7fc fee1 	bl	80012f0 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	f241 3288 	movw	r2, #5000	; 0x1388
 8004538:	4293      	cmp	r3, r2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e095      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004540:	4b4c      	ldr	r3, [pc, #304]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ee      	bne.n	800452a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800454c:	7dfb      	ldrb	r3, [r7, #23]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d105      	bne.n	800455e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004552:	4b48      	ldr	r3, [pc, #288]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	4a47      	ldr	r2, [pc, #284]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004558:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800455c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8081 	beq.w	800466a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004568:	4b42      	ldr	r3, [pc, #264]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 030c 	and.w	r3, r3, #12
 8004570:	2b08      	cmp	r3, #8
 8004572:	d061      	beq.n	8004638 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	2b02      	cmp	r3, #2
 800457a:	d146      	bne.n	800460a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800457c:	4b3f      	ldr	r3, [pc, #252]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004582:	f7fc feb5 	bl	80012f0 <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458a:	f7fc feb1 	bl	80012f0 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e067      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459c:	4b35      	ldr	r3, [pc, #212]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f0      	bne.n	800458a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045b0:	d108      	bne.n	80045c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045b2:	4b30      	ldr	r3, [pc, #192]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	492d      	ldr	r1, [pc, #180]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c4:	4b2b      	ldr	r3, [pc, #172]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a19      	ldr	r1, [r3, #32]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d4:	430b      	orrs	r3, r1
 80045d6:	4927      	ldr	r1, [pc, #156]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045dc:	4b27      	ldr	r3, [pc, #156]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 80045de:	2201      	movs	r2, #1
 80045e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e2:	f7fc fe85 	bl	80012f0 <HAL_GetTick>
 80045e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045e8:	e008      	b.n	80045fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ea:	f7fc fe81 	bl	80012f0 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e037      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045fc:	4b1d      	ldr	r3, [pc, #116]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0f0      	beq.n	80045ea <HAL_RCC_OscConfig+0x46a>
 8004608:	e02f      	b.n	800466a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800460a:	4b1c      	ldr	r3, [pc, #112]	; (800467c <HAL_RCC_OscConfig+0x4fc>)
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004610:	f7fc fe6e 	bl	80012f0 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004618:	f7fc fe6a 	bl	80012f0 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e020      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f0      	bne.n	8004618 <HAL_RCC_OscConfig+0x498>
 8004636:	e018      	b.n	800466a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d101      	bne.n	8004644 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e013      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004644:	4b0b      	ldr	r3, [pc, #44]	; (8004674 <HAL_RCC_OscConfig+0x4f4>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	429a      	cmp	r2, r3
 8004656:	d106      	bne.n	8004666 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004662:	429a      	cmp	r2, r3
 8004664:	d001      	beq.n	800466a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
 800467c:	42420060 	.word	0x42420060

08004680 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0d0      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004694:	4b6a      	ldr	r3, [pc, #424]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d910      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a2:	4b67      	ldr	r3, [pc, #412]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f023 0207 	bic.w	r2, r3, #7
 80046aa:	4965      	ldr	r1, [pc, #404]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	4b63      	ldr	r3, [pc, #396]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d001      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0b8      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d020      	beq.n	8004712 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046dc:	4b59      	ldr	r3, [pc, #356]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4a58      	ldr	r2, [pc, #352]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0308 	and.w	r3, r3, #8
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f4:	4b53      	ldr	r3, [pc, #332]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	4a52      	ldr	r2, [pc, #328]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80046fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004700:	4b50      	ldr	r3, [pc, #320]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	494d      	ldr	r1, [pc, #308]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800470e:	4313      	orrs	r3, r2
 8004710:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d040      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d107      	bne.n	8004736 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004726:	4b47      	ldr	r3, [pc, #284]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d115      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e07f      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b02      	cmp	r3, #2
 800473c:	d107      	bne.n	800474e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473e:	4b41      	ldr	r3, [pc, #260]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d109      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e073      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474e:	4b3d      	ldr	r3, [pc, #244]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e06b      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800475e:	4b39      	ldr	r3, [pc, #228]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f023 0203 	bic.w	r2, r3, #3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4936      	ldr	r1, [pc, #216]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800476c:	4313      	orrs	r3, r2
 800476e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004770:	f7fc fdbe 	bl	80012f0 <HAL_GetTick>
 8004774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004776:	e00a      	b.n	800478e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004778:	f7fc fdba 	bl	80012f0 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	f241 3288 	movw	r2, #5000	; 0x1388
 8004786:	4293      	cmp	r3, r2
 8004788:	d901      	bls.n	800478e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e053      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478e:	4b2d      	ldr	r3, [pc, #180]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f003 020c 	and.w	r2, r3, #12
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	429a      	cmp	r2, r3
 800479e:	d1eb      	bne.n	8004778 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047a0:	4b27      	ldr	r3, [pc, #156]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d210      	bcs.n	80047d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ae:	4b24      	ldr	r3, [pc, #144]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f023 0207 	bic.w	r2, r3, #7
 80047b6:	4922      	ldr	r1, [pc, #136]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047be:	4b20      	ldr	r3, [pc, #128]	; (8004840 <HAL_RCC_ClockConfig+0x1c0>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d001      	beq.n	80047d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e032      	b.n	8004836 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047dc:	4b19      	ldr	r3, [pc, #100]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	4916      	ldr	r1, [pc, #88]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0308 	and.w	r3, r3, #8
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d009      	beq.n	800480e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047fa:	4b12      	ldr	r3, [pc, #72]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	490e      	ldr	r1, [pc, #56]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 800480a:	4313      	orrs	r3, r2
 800480c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800480e:	f000 f821 	bl	8004854 <HAL_RCC_GetSysClockFreq>
 8004812:	4601      	mov	r1, r0
 8004814:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	091b      	lsrs	r3, r3, #4
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	4a0a      	ldr	r2, [pc, #40]	; (8004848 <HAL_RCC_ClockConfig+0x1c8>)
 8004820:	5cd3      	ldrb	r3, [r2, r3]
 8004822:	fa21 f303 	lsr.w	r3, r1, r3
 8004826:	4a09      	ldr	r2, [pc, #36]	; (800484c <HAL_RCC_ClockConfig+0x1cc>)
 8004828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800482a:	4b09      	ldr	r3, [pc, #36]	; (8004850 <HAL_RCC_ClockConfig+0x1d0>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f7fc faa6 	bl	8000d80 <HAL_InitTick>

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	40022000 	.word	0x40022000
 8004844:	40021000 	.word	0x40021000
 8004848:	0800b508 	.word	0x0800b508
 800484c:	2000000c 	.word	0x2000000c
 8004850:	20000010 	.word	0x20000010

08004854 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004854:	b490      	push	{r4, r7}
 8004856:	b08a      	sub	sp, #40	; 0x28
 8004858:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800485a:	4b2a      	ldr	r3, [pc, #168]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb0>)
 800485c:	1d3c      	adds	r4, r7, #4
 800485e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004860:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004864:	4b28      	ldr	r3, [pc, #160]	; (8004908 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	61fb      	str	r3, [r7, #28]
 800486e:	2300      	movs	r3, #0
 8004870:	61bb      	str	r3, [r7, #24]
 8004872:	2300      	movs	r3, #0
 8004874:	627b      	str	r3, [r7, #36]	; 0x24
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800487e:	4b23      	ldr	r3, [pc, #140]	; (800490c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	2b04      	cmp	r3, #4
 800488c:	d002      	beq.n	8004894 <HAL_RCC_GetSysClockFreq+0x40>
 800488e:	2b08      	cmp	r3, #8
 8004890:	d003      	beq.n	800489a <HAL_RCC_GetSysClockFreq+0x46>
 8004892:	e02d      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004894:	4b1e      	ldr	r3, [pc, #120]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004896:	623b      	str	r3, [r7, #32]
      break;
 8004898:	e02d      	b.n	80048f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	0c9b      	lsrs	r3, r3, #18
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80048a6:	4413      	add	r3, r2
 80048a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d013      	beq.n	80048e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048b8:	4b14      	ldr	r3, [pc, #80]	; (800490c <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	0c5b      	lsrs	r3, r3, #17
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80048c6:	4413      	add	r3, r2
 80048c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80048cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	4a0f      	ldr	r2, [pc, #60]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048d2:	fb02 f203 	mul.w	r2, r2, r3
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
 80048de:	e004      	b.n	80048ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	4a0c      	ldr	r2, [pc, #48]	; (8004914 <HAL_RCC_GetSysClockFreq+0xc0>)
 80048e4:	fb02 f303 	mul.w	r3, r2, r3
 80048e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	623b      	str	r3, [r7, #32]
      break;
 80048ee:	e002      	b.n	80048f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048f0:	4b07      	ldr	r3, [pc, #28]	; (8004910 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048f2:	623b      	str	r3, [r7, #32]
      break;
 80048f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f6:	6a3b      	ldr	r3, [r7, #32]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3728      	adds	r7, #40	; 0x28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc90      	pop	{r4, r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	0800b464 	.word	0x0800b464
 8004908:	0800b474 	.word	0x0800b474
 800490c:	40021000 	.word	0x40021000
 8004910:	007a1200 	.word	0x007a1200
 8004914:	003d0900 	.word	0x003d0900

08004918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800491c:	4b02      	ldr	r3, [pc, #8]	; (8004928 <HAL_RCC_GetHCLKFreq+0x10>)
 800491e:	681b      	ldr	r3, [r3, #0]
}
 8004920:	4618      	mov	r0, r3
 8004922:	46bd      	mov	sp, r7
 8004924:	bc80      	pop	{r7}
 8004926:	4770      	bx	lr
 8004928:	2000000c 	.word	0x2000000c

0800492c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004930:	f7ff fff2 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 8004934:	4601      	mov	r1, r0
 8004936:	4b05      	ldr	r3, [pc, #20]	; (800494c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	0a1b      	lsrs	r3, r3, #8
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	4a03      	ldr	r2, [pc, #12]	; (8004950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004942:	5cd3      	ldrb	r3, [r2, r3]
 8004944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004948:	4618      	mov	r0, r3
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40021000 	.word	0x40021000
 8004950:	0800b518 	.word	0x0800b518

08004954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004958:	f7ff ffde 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 800495c:	4601      	mov	r1, r0
 800495e:	4b05      	ldr	r3, [pc, #20]	; (8004974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	0adb      	lsrs	r3, r3, #11
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	4a03      	ldr	r2, [pc, #12]	; (8004978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800496a:	5cd3      	ldrb	r3, [r2, r3]
 800496c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004970:	4618      	mov	r0, r3
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40021000 	.word	0x40021000
 8004978:	0800b518 	.word	0x0800b518

0800497c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	220f      	movs	r2, #15
 800498a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800498c:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <HAL_RCC_GetClockConfig+0x58>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f003 0203 	and.w	r2, r3, #3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004998:	4b0e      	ldr	r3, [pc, #56]	; (80049d4 <HAL_RCC_GetClockConfig+0x58>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80049a4:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <HAL_RCC_GetClockConfig+0x58>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80049b0:	4b08      	ldr	r3, [pc, #32]	; (80049d4 <HAL_RCC_GetClockConfig+0x58>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	08db      	lsrs	r3, r3, #3
 80049b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80049be:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <HAL_RCC_GetClockConfig+0x5c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0207 	and.w	r2, r3, #7
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	40021000 	.word	0x40021000
 80049d8:	40022000 	.word	0x40022000

080049dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <RCC_Delay+0x34>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a0a      	ldr	r2, [pc, #40]	; (8004a14 <RCC_Delay+0x38>)
 80049ea:	fba2 2303 	umull	r2, r3, r2, r3
 80049ee:	0a5b      	lsrs	r3, r3, #9
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	fb02 f303 	mul.w	r3, r2, r3
 80049f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80049f8:	bf00      	nop
  }
  while (Delay --);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	1e5a      	subs	r2, r3, #1
 80049fe:	60fa      	str	r2, [r7, #12]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1f9      	bne.n	80049f8 <RCC_Delay+0x1c>
}
 8004a04:	bf00      	nop
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bc80      	pop	{r7}
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	2000000c 	.word	0x2000000c
 8004a14:	10624dd3 	.word	0x10624dd3

08004a18 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a20:	2300      	movs	r3, #0
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	2300      	movs	r3, #0
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d07d      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004a34:	2300      	movs	r3, #0
 8004a36:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a38:	4b4f      	ldr	r3, [pc, #316]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a3a:	69db      	ldr	r3, [r3, #28]
 8004a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10d      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a44:	4b4c      	ldr	r3, [pc, #304]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	4a4b      	ldr	r2, [pc, #300]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a4e:	61d3      	str	r3, [r2, #28]
 8004a50:	4b49      	ldr	r3, [pc, #292]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a60:	4b46      	ldr	r3, [pc, #280]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d118      	bne.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a6c:	4b43      	ldr	r3, [pc, #268]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a42      	ldr	r2, [pc, #264]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a78:	f7fc fc3a 	bl	80012f0 <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a7e:	e008      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a80:	f7fc fc36 	bl	80012f0 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b64      	cmp	r3, #100	; 0x64
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e06d      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a92:	4b3a      	ldr	r3, [pc, #232]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0f0      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a9e:	4b36      	ldr	r3, [pc, #216]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aa6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d02e      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d027      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004abc:	4b2e      	ldr	r3, [pc, #184]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ac6:	4b2e      	ldr	r3, [pc, #184]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ac8:	2201      	movs	r2, #1
 8004aca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004acc:	4b2c      	ldr	r3, [pc, #176]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004ad2:	4a29      	ldr	r2, [pc, #164]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d014      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae2:	f7fc fc05 	bl	80012f0 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aea:	f7fc fc01 	bl	80012f0 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e036      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b00:	4b1d      	ldr	r3, [pc, #116]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0ee      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b0c:	4b1a      	ldr	r3, [pc, #104]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	4917      	ldr	r1, [pc, #92]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b1e:	7dfb      	ldrb	r3, [r7, #23]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d105      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b24:	4b14      	ldr	r3, [pc, #80]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b26:	69db      	ldr	r3, [r3, #28]
 8004b28:	4a13      	ldr	r2, [pc, #76]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b2e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b3c:	4b0e      	ldr	r3, [pc, #56]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	490b      	ldr	r1, [pc, #44]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0310 	and.w	r3, r3, #16
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d008      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b5a:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	4904      	ldr	r1, [pc, #16]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3718      	adds	r7, #24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40007000 	.word	0x40007000
 8004b80:	42420440 	.word	0x42420440

08004b84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e053      	b.n	8004c3e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d106      	bne.n	8004bb6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7fb ffd5 	bl	8000b60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2202      	movs	r2, #2
 8004bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bcc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	695b      	ldr	r3, [r3, #20]
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	ea42 0103 	orr.w	r1, r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	0c1a      	lsrs	r2, r3, #16
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f002 0204 	and.w	r2, r2, #4
 8004c1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	69da      	ldr	r2, [r3, #28]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b088      	sub	sp, #32
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	603b      	str	r3, [r7, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d101      	bne.n	8004c68 <HAL_SPI_Transmit+0x22>
 8004c64:	2302      	movs	r3, #2
 8004c66:	e11e      	b.n	8004ea6 <HAL_SPI_Transmit+0x260>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c70:	f7fc fb3e 	bl	80012f0 <HAL_GetTick>
 8004c74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004c76:	88fb      	ldrh	r3, [r7, #6]
 8004c78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d002      	beq.n	8004c8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
 8004c88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c8a:	e103      	b.n	8004e94 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d002      	beq.n	8004c98 <HAL_SPI_Transmit+0x52>
 8004c92:	88fb      	ldrh	r3, [r7, #6]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d102      	bne.n	8004c9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c9c:	e0fa      	b.n	8004e94 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2203      	movs	r2, #3
 8004ca2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	88fa      	ldrh	r2, [r7, #6]
 8004cb6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	88fa      	ldrh	r2, [r7, #6]
 8004cbc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ce4:	d107      	bne.n	8004cf6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cf4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d007      	beq.n	8004d14 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d1c:	d14b      	bne.n	8004db6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <HAL_SPI_Transmit+0xe6>
 8004d26:	8afb      	ldrh	r3, [r7, #22]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d13e      	bne.n	8004daa <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	881a      	ldrh	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3c:	1c9a      	adds	r2, r3, #2
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d50:	e02b      	b.n	8004daa <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d112      	bne.n	8004d86 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	881a      	ldrh	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d84:	e011      	b.n	8004daa <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d86:	f7fc fab3 	bl	80012f0 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d803      	bhi.n	8004d9e <HAL_SPI_Transmit+0x158>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9c:	d102      	bne.n	8004da4 <HAL_SPI_Transmit+0x15e>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d102      	bne.n	8004daa <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004da8:	e074      	b.n	8004e94 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1ce      	bne.n	8004d52 <HAL_SPI_Transmit+0x10c>
 8004db4:	e04c      	b.n	8004e50 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_SPI_Transmit+0x17e>
 8004dbe:	8afb      	ldrh	r3, [r7, #22]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d140      	bne.n	8004e46 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	330c      	adds	r3, #12
 8004dce:	7812      	ldrb	r2, [r2, #0]
 8004dd0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004dea:	e02c      	b.n	8004e46 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d113      	bne.n	8004e22 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	7812      	ldrb	r2, [r2, #0]
 8004e06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e20:	e011      	b.n	8004e46 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e22:	f7fc fa65 	bl	80012f0 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d803      	bhi.n	8004e3a <HAL_SPI_Transmit+0x1f4>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d102      	bne.n	8004e40 <HAL_SPI_Transmit+0x1fa>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d102      	bne.n	8004e46 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e44:	e026      	b.n	8004e94 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1cd      	bne.n	8004dec <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	6839      	ldr	r1, [r7, #0]
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fb91 	bl	800557c <SPI_EndRxTxTransaction>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d002      	beq.n	8004e66 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2220      	movs	r2, #32
 8004e64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10a      	bne.n	8004e84 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e6e:	2300      	movs	r3, #0
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	613b      	str	r3, [r7, #16]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	613b      	str	r3, [r7, #16]
 8004e82:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	77fb      	strb	r3, [r7, #31]
 8004e90:	e000      	b.n	8004e94 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004e92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ea4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b088      	sub	sp, #32
 8004eb2:	af02      	add	r7, sp, #8
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	603b      	str	r3, [r7, #0]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eca:	d112      	bne.n	8004ef2 <HAL_SPI_Receive+0x44>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10e      	bne.n	8004ef2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2204      	movs	r2, #4
 8004ed8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004edc:	88fa      	ldrh	r2, [r7, #6]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f8e9 	bl	80050c0 <HAL_SPI_TransmitReceive>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	e0e2      	b.n	80050b8 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_SPI_Receive+0x52>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e0db      	b.n	80050b8 <HAL_SPI_Receive+0x20a>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f08:	f7fc f9f2 	bl	80012f0 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d002      	beq.n	8004f20 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f1e:	e0c2      	b.n	80050a6 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <HAL_SPI_Receive+0x7e>
 8004f26:	88fb      	ldrh	r3, [r7, #6]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d102      	bne.n	8004f32 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f30:	e0b9      	b.n	80050a6 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2204      	movs	r2, #4
 8004f36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	88fa      	ldrh	r2, [r7, #6]
 8004f4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	88fa      	ldrh	r2, [r7, #6]
 8004f50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f78:	d107      	bne.n	8004f8a <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f88:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f94:	2b40      	cmp	r3, #64	; 0x40
 8004f96:	d007      	beq.n	8004fa8 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d162      	bne.n	8005076 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fb0:	e02e      	b.n	8005010 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d115      	bne.n	8004fec <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f103 020c 	add.w	r2, r3, #12
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fcc:	7812      	ldrb	r2, [r2, #0]
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fea:	e011      	b.n	8005010 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fec:	f7fc f980 	bl	80012f0 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d803      	bhi.n	8005004 <HAL_SPI_Receive+0x156>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005002:	d102      	bne.n	800500a <HAL_SPI_Receive+0x15c>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d102      	bne.n	8005010 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800500e:	e04a      	b.n	80050a6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005014:	b29b      	uxth	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1cb      	bne.n	8004fb2 <HAL_SPI_Receive+0x104>
 800501a:	e031      	b.n	8005080 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b01      	cmp	r3, #1
 8005028:	d113      	bne.n	8005052 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68da      	ldr	r2, [r3, #12]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005034:	b292      	uxth	r2, r2
 8005036:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	1c9a      	adds	r2, r3, #2
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005050:	e011      	b.n	8005076 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005052:	f7fc f94d 	bl	80012f0 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	429a      	cmp	r2, r3
 8005060:	d803      	bhi.n	800506a <HAL_SPI_Receive+0x1bc>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005068:	d102      	bne.n	8005070 <HAL_SPI_Receive+0x1c2>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005074:	e017      	b.n	80050a6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507a:	b29b      	uxth	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1cd      	bne.n	800501c <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	6839      	ldr	r1, [r7, #0]
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 fa27 	bl	80054d8 <SPI_EndRxTransaction>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2220      	movs	r2, #32
 8005094:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	75fb      	strb	r3, [r7, #23]
 80050a2:	e000      	b.n	80050a6 <HAL_SPI_Receive+0x1f8>
  }

error :
 80050a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3718      	adds	r7, #24
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08c      	sub	sp, #48	; 0x30
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050ce:	2301      	movs	r3, #1
 80050d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80050d2:	2300      	movs	r3, #0
 80050d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d101      	bne.n	80050e6 <HAL_SPI_TransmitReceive+0x26>
 80050e2:	2302      	movs	r3, #2
 80050e4:	e18a      	b.n	80053fc <HAL_SPI_TransmitReceive+0x33c>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050ee:	f7fc f8ff 	bl	80012f0 <HAL_GetTick>
 80050f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005104:	887b      	ldrh	r3, [r7, #2]
 8005106:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005108:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800510c:	2b01      	cmp	r3, #1
 800510e:	d00f      	beq.n	8005130 <HAL_SPI_TransmitReceive+0x70>
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005116:	d107      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d103      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x68>
 8005120:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005124:	2b04      	cmp	r3, #4
 8005126:	d003      	beq.n	8005130 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005128:	2302      	movs	r3, #2
 800512a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800512e:	e15b      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x82>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x82>
 800513c:	887b      	ldrh	r3, [r7, #2]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d103      	bne.n	800514a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005148:	e14e      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b04      	cmp	r3, #4
 8005154:	d003      	beq.n	800515e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2205      	movs	r2, #5
 800515a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	887a      	ldrh	r2, [r7, #2]
 800516e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	887a      	ldrh	r2, [r7, #2]
 8005174:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	887a      	ldrh	r2, [r7, #2]
 8005180:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	887a      	ldrh	r2, [r7, #2]
 8005186:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519e:	2b40      	cmp	r3, #64	; 0x40
 80051a0:	d007      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051ba:	d178      	bne.n	80052ae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <HAL_SPI_TransmitReceive+0x10a>
 80051c4:	8b7b      	ldrh	r3, [r7, #26]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d166      	bne.n	8005298 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	881a      	ldrh	r2, [r3, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051da:	1c9a      	adds	r2, r3, #2
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ee:	e053      	b.n	8005298 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d11b      	bne.n	8005236 <HAL_SPI_TransmitReceive+0x176>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	d016      	beq.n	8005236 <HAL_SPI_TransmitReceive+0x176>
 8005208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d113      	bne.n	8005236 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	881a      	ldrh	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521e:	1c9a      	adds	r2, r3, #2
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005228:	b29b      	uxth	r3, r3
 800522a:	3b01      	subs	r3, #1
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b01      	cmp	r3, #1
 8005242:	d119      	bne.n	8005278 <HAL_SPI_TransmitReceive+0x1b8>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d014      	beq.n	8005278 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	b292      	uxth	r2, r2
 800525a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005260:	1c9a      	adds	r2, r3, #2
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800526a:	b29b      	uxth	r3, r3
 800526c:	3b01      	subs	r3, #1
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005274:	2301      	movs	r3, #1
 8005276:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005278:	f7fc f83a 	bl	80012f0 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005284:	429a      	cmp	r2, r3
 8005286:	d807      	bhi.n	8005298 <HAL_SPI_TransmitReceive+0x1d8>
 8005288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528e:	d003      	beq.n	8005298 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005296:	e0a7      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800529c:	b29b      	uxth	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1a6      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x130>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1a1      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x130>
 80052ac:	e07c      	b.n	80053a8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_SPI_TransmitReceive+0x1fc>
 80052b6:	8b7b      	ldrh	r3, [r7, #26]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d16b      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	330c      	adds	r3, #12
 80052c6:	7812      	ldrb	r2, [r2, #0]
 80052c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d8:	b29b      	uxth	r3, r3
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052e2:	e057      	b.n	8005394 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d11c      	bne.n	800532c <HAL_SPI_TransmitReceive+0x26c>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d017      	beq.n	800532c <HAL_SPI_TransmitReceive+0x26c>
 80052fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d114      	bne.n	800532c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	330c      	adds	r3, #12
 800530c:	7812      	ldrb	r2, [r2, #0]
 800530e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005328:	2300      	movs	r3, #0
 800532a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b01      	cmp	r3, #1
 8005338:	d119      	bne.n	800536e <HAL_SPI_TransmitReceive+0x2ae>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800533e:	b29b      	uxth	r3, r3
 8005340:	2b00      	cmp	r3, #0
 8005342:	d014      	beq.n	800536e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534e:	b2d2      	uxtb	r2, r2
 8005350:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005360:	b29b      	uxth	r3, r3
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800536a:	2301      	movs	r3, #1
 800536c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800536e:	f7fb ffbf 	bl	80012f0 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800537a:	429a      	cmp	r2, r3
 800537c:	d803      	bhi.n	8005386 <HAL_SPI_TransmitReceive+0x2c6>
 800537e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d102      	bne.n	800538c <HAL_SPI_TransmitReceive+0x2cc>
 8005386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005388:	2b00      	cmp	r3, #0
 800538a:	d103      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005392:	e029      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1a2      	bne.n	80052e4 <HAL_SPI_TransmitReceive+0x224>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d19d      	bne.n	80052e4 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 f8e5 	bl	800557c <SPI_EndRxTxTransaction>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d006      	beq.n	80053c6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2220      	movs	r2, #32
 80053c2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80053c4:	e010      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10b      	bne.n	80053e6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053ce:	2300      	movs	r3, #0
 80053d0:	617b      	str	r3, [r7, #20]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	617b      	str	r3, [r7, #20]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	617b      	str	r3, [r7, #20]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	e000      	b.n	80053e8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80053e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80053f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3730      	adds	r7, #48	; 0x30
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	603b      	str	r3, [r7, #0]
 8005410:	4613      	mov	r3, r2
 8005412:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005414:	e04c      	b.n	80054b0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541c:	d048      	beq.n	80054b0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800541e:	f7fb ff67 	bl	80012f0 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	683a      	ldr	r2, [r7, #0]
 800542a:	429a      	cmp	r2, r3
 800542c:	d902      	bls.n	8005434 <SPI_WaitFlagStateUntilTimeout+0x30>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d13d      	bne.n	80054b0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005442:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800544c:	d111      	bne.n	8005472 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005456:	d004      	beq.n	8005462 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005460:	d107      	bne.n	8005472 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005470:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800547a:	d10f      	bne.n	800549c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800548a:	601a      	str	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800549a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e00f      	b.n	80054d0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	4013      	ands	r3, r2
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	429a      	cmp	r2, r3
 80054be:	bf0c      	ite	eq
 80054c0:	2301      	moveq	r3, #1
 80054c2:	2300      	movne	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	461a      	mov	r2, r3
 80054c8:	79fb      	ldrb	r3, [r7, #7]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d1a3      	bne.n	8005416 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b086      	sub	sp, #24
 80054dc:	af02      	add	r7, sp, #8
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054ec:	d111      	bne.n	8005512 <SPI_EndRxTransaction+0x3a>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054f6:	d004      	beq.n	8005502 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005500:	d107      	bne.n	8005512 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005510:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800551a:	d117      	bne.n	800554c <SPI_EndRxTransaction+0x74>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005524:	d112      	bne.n	800554c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	2200      	movs	r2, #0
 800552e:	2101      	movs	r1, #1
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f7ff ff67 	bl	8005404 <SPI_WaitFlagStateUntilTimeout>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d01a      	beq.n	8005572 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005540:	f043 0220 	orr.w	r2, r3, #32
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e013      	b.n	8005574 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2200      	movs	r2, #0
 8005554:	2180      	movs	r1, #128	; 0x80
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f7ff ff54 	bl	8005404 <SPI_WaitFlagStateUntilTimeout>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d007      	beq.n	8005572 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005566:	f043 0220 	orr.w	r2, r3, #32
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e000      	b.n	8005574 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af02      	add	r7, sp, #8
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	9300      	str	r3, [sp, #0]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2200      	movs	r2, #0
 8005590:	2180      	movs	r1, #128	; 0x80
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f7ff ff36 	bl	8005404 <SPI_WaitFlagStateUntilTimeout>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a2:	f043 0220 	orr.w	r2, r3, #32
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e000      	b.n	80055b0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e01d      	b.n	8005606 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d106      	bne.n	80055e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7fb fd84 	bl	80010ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3304      	adds	r3, #4
 80055f4:	4619      	mov	r1, r3
 80055f6:	4610      	mov	r0, r2
 80055f8:	f000 fa10 	bl	8005a1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3708      	adds	r7, #8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800560e:	b480      	push	{r7}
 8005610:	b085      	sub	sp, #20
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68da      	ldr	r2, [r3, #12]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f042 0201 	orr.w	r2, r2, #1
 8005624:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 0307 	and.w	r3, r3, #7
 8005630:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2b06      	cmp	r3, #6
 8005636:	d007      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0201 	orr.w	r2, r2, #1
 8005646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3714      	adds	r7, #20
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b02      	cmp	r3, #2
 8005668:	d122      	bne.n	80056b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	f003 0302 	and.w	r3, r3, #2
 8005674:	2b02      	cmp	r3, #2
 8005676:	d11b      	bne.n	80056b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f06f 0202 	mvn.w	r2, #2
 8005680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f9a4 	bl	80059e4 <HAL_TIM_IC_CaptureCallback>
 800569c:	e005      	b.n	80056aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f997 	bl	80059d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f9a6 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	f003 0304 	and.w	r3, r3, #4
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d122      	bne.n	8005704 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	d11b      	bne.n	8005704 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f06f 0204 	mvn.w	r2, #4
 80056d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2202      	movs	r2, #2
 80056da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f97a 	bl	80059e4 <HAL_TIM_IC_CaptureCallback>
 80056f0:	e005      	b.n	80056fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f96d 	bl	80059d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 f97c 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0308 	and.w	r3, r3, #8
 800570e:	2b08      	cmp	r3, #8
 8005710:	d122      	bne.n	8005758 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	2b08      	cmp	r3, #8
 800571e:	d11b      	bne.n	8005758 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f06f 0208 	mvn.w	r2, #8
 8005728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2204      	movs	r2, #4
 800572e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f950 	bl	80059e4 <HAL_TIM_IC_CaptureCallback>
 8005744:	e005      	b.n	8005752 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f943 	bl	80059d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f952 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	f003 0310 	and.w	r3, r3, #16
 8005762:	2b10      	cmp	r3, #16
 8005764:	d122      	bne.n	80057ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0310 	and.w	r3, r3, #16
 8005770:	2b10      	cmp	r3, #16
 8005772:	d11b      	bne.n	80057ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0210 	mvn.w	r2, #16
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2208      	movs	r2, #8
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	69db      	ldr	r3, [r3, #28]
 800578a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f926 	bl	80059e4 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f919 	bl	80059d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f928 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d10e      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0201 	mvn.w	r2, #1
 80057d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fb f90a 	bl	80009ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e2:	2b80      	cmp	r3, #128	; 0x80
 80057e4:	d10e      	bne.n	8005804 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f0:	2b80      	cmp	r3, #128	; 0x80
 80057f2:	d107      	bne.n	8005804 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fa69 	bl	8005cd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580e:	2b40      	cmp	r3, #64	; 0x40
 8005810:	d10e      	bne.n	8005830 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800581c:	2b40      	cmp	r3, #64	; 0x40
 800581e:	d107      	bne.n	8005830 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f8ec 	bl	8005a08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f003 0320 	and.w	r3, r3, #32
 800583a:	2b20      	cmp	r3, #32
 800583c:	d10e      	bne.n	800585c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0320 	and.w	r3, r3, #32
 8005848:	2b20      	cmp	r3, #32
 800584a:	d107      	bne.n	800585c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0220 	mvn.w	r2, #32
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fa34 	bl	8005cc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800585c:	bf00      	nop
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005874:	2b01      	cmp	r3, #1
 8005876:	d101      	bne.n	800587c <HAL_TIM_ConfigClockSource+0x18>
 8005878:	2302      	movs	r3, #2
 800587a:	e0a6      	b.n	80059ca <HAL_TIM_ConfigClockSource+0x166>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800589a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b40      	cmp	r3, #64	; 0x40
 80058b2:	d067      	beq.n	8005984 <HAL_TIM_ConfigClockSource+0x120>
 80058b4:	2b40      	cmp	r3, #64	; 0x40
 80058b6:	d80b      	bhi.n	80058d0 <HAL_TIM_ConfigClockSource+0x6c>
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d073      	beq.n	80059a4 <HAL_TIM_ConfigClockSource+0x140>
 80058bc:	2b10      	cmp	r3, #16
 80058be:	d802      	bhi.n	80058c6 <HAL_TIM_ConfigClockSource+0x62>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d06f      	beq.n	80059a4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80058c4:	e078      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d06c      	beq.n	80059a4 <HAL_TIM_ConfigClockSource+0x140>
 80058ca:	2b30      	cmp	r3, #48	; 0x30
 80058cc:	d06a      	beq.n	80059a4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80058ce:	e073      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80058d0:	2b70      	cmp	r3, #112	; 0x70
 80058d2:	d00d      	beq.n	80058f0 <HAL_TIM_ConfigClockSource+0x8c>
 80058d4:	2b70      	cmp	r3, #112	; 0x70
 80058d6:	d804      	bhi.n	80058e2 <HAL_TIM_ConfigClockSource+0x7e>
 80058d8:	2b50      	cmp	r3, #80	; 0x50
 80058da:	d033      	beq.n	8005944 <HAL_TIM_ConfigClockSource+0xe0>
 80058dc:	2b60      	cmp	r3, #96	; 0x60
 80058de:	d041      	beq.n	8005964 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80058e0:	e06a      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80058e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058e6:	d066      	beq.n	80059b6 <HAL_TIM_ConfigClockSource+0x152>
 80058e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ec:	d017      	beq.n	800591e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80058ee:	e063      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6818      	ldr	r0, [r3, #0]
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	6899      	ldr	r1, [r3, #8]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f000 f97d 	bl	8005bfe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005912:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	609a      	str	r2, [r3, #8]
      break;
 800591c:	e04c      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6899      	ldr	r1, [r3, #8]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f000 f966 	bl	8005bfe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005940:	609a      	str	r2, [r3, #8]
      break;
 8005942:	e039      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6818      	ldr	r0, [r3, #0]
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	6859      	ldr	r1, [r3, #4]
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	461a      	mov	r2, r3
 8005952:	f000 f8dd 	bl	8005b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2150      	movs	r1, #80	; 0x50
 800595c:	4618      	mov	r0, r3
 800595e:	f000 f934 	bl	8005bca <TIM_ITRx_SetConfig>
      break;
 8005962:	e029      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6818      	ldr	r0, [r3, #0]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	6859      	ldr	r1, [r3, #4]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	461a      	mov	r2, r3
 8005972:	f000 f8fb 	bl	8005b6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2160      	movs	r1, #96	; 0x60
 800597c:	4618      	mov	r0, r3
 800597e:	f000 f924 	bl	8005bca <TIM_ITRx_SetConfig>
      break;
 8005982:	e019      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6818      	ldr	r0, [r3, #0]
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	6859      	ldr	r1, [r3, #4]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	461a      	mov	r2, r3
 8005992:	f000 f8bd 	bl	8005b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2140      	movs	r1, #64	; 0x40
 800599c:	4618      	mov	r0, r3
 800599e:	f000 f914 	bl	8005bca <TIM_ITRx_SetConfig>
      break;
 80059a2:	e009      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4619      	mov	r1, r3
 80059ae:	4610      	mov	r0, r2
 80059b0:	f000 f90b 	bl	8005bca <TIM_ITRx_SetConfig>
      break;
 80059b4:	e000      	b.n	80059b8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80059b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b083      	sub	sp, #12
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059da:	bf00      	nop
 80059dc:	370c      	adds	r7, #12
 80059de:	46bd      	mov	sp, r7
 80059e0:	bc80      	pop	{r7}
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bc80      	pop	{r7}
 80059f4:	4770      	bx	lr

080059f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bc80      	pop	{r7}
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bc80      	pop	{r7}
 8005a18:	4770      	bx	lr
	...

08005a1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a33      	ldr	r2, [pc, #204]	; (8005afc <TIM_Base_SetConfig+0xe0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d013      	beq.n	8005a5c <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a32      	ldr	r2, [pc, #200]	; (8005b00 <TIM_Base_SetConfig+0xe4>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00f      	beq.n	8005a5c <TIM_Base_SetConfig+0x40>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a42:	d00b      	beq.n	8005a5c <TIM_Base_SetConfig+0x40>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a2f      	ldr	r2, [pc, #188]	; (8005b04 <TIM_Base_SetConfig+0xe8>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d007      	beq.n	8005a5c <TIM_Base_SetConfig+0x40>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a2e      	ldr	r2, [pc, #184]	; (8005b08 <TIM_Base_SetConfig+0xec>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_Base_SetConfig+0x40>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a2d      	ldr	r2, [pc, #180]	; (8005b0c <TIM_Base_SetConfig+0xf0>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d108      	bne.n	8005a6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a22      	ldr	r2, [pc, #136]	; (8005afc <TIM_Base_SetConfig+0xe0>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d013      	beq.n	8005a9e <TIM_Base_SetConfig+0x82>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a21      	ldr	r2, [pc, #132]	; (8005b00 <TIM_Base_SetConfig+0xe4>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d00f      	beq.n	8005a9e <TIM_Base_SetConfig+0x82>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a84:	d00b      	beq.n	8005a9e <TIM_Base_SetConfig+0x82>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a1e      	ldr	r2, [pc, #120]	; (8005b04 <TIM_Base_SetConfig+0xe8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d007      	beq.n	8005a9e <TIM_Base_SetConfig+0x82>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a1d      	ldr	r2, [pc, #116]	; (8005b08 <TIM_Base_SetConfig+0xec>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d003      	beq.n	8005a9e <TIM_Base_SetConfig+0x82>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a1c      	ldr	r2, [pc, #112]	; (8005b0c <TIM_Base_SetConfig+0xf0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d108      	bne.n	8005ab0 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689a      	ldr	r2, [r3, #8]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a09      	ldr	r2, [pc, #36]	; (8005afc <TIM_Base_SetConfig+0xe0>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d003      	beq.n	8005ae4 <TIM_Base_SetConfig+0xc8>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a08      	ldr	r2, [pc, #32]	; (8005b00 <TIM_Base_SetConfig+0xe4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d103      	bne.n	8005aec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	691a      	ldr	r2, [r3, #16]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	615a      	str	r2, [r3, #20]
}
 8005af2:	bf00      	nop
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bc80      	pop	{r7}
 8005afa:	4770      	bx	lr
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40013400 	.word	0x40013400
 8005b04:	40000400 	.word	0x40000400
 8005b08:	40000800 	.word	0x40000800
 8005b0c:	40000c00 	.word	0x40000c00

08005b10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	f023 0201 	bic.w	r2, r3, #1
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f023 030a 	bic.w	r3, r3, #10
 8005b4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	621a      	str	r2, [r3, #32]
}
 8005b62:	bf00      	nop
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr

08005b6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	f023 0210 	bic.w	r2, r3, #16
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	031b      	lsls	r3, r3, #12
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ba8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	011b      	lsls	r3, r3, #4
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	621a      	str	r2, [r3, #32]
}
 8005bc0:	bf00      	nop
 8005bc2:	371c      	adds	r7, #28
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr

08005bca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b085      	sub	sp, #20
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f043 0307 	orr.w	r3, r3, #7
 8005bec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	609a      	str	r2, [r3, #8]
}
 8005bf4:	bf00      	nop
 8005bf6:	3714      	adds	r7, #20
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr

08005bfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b087      	sub	sp, #28
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	60f8      	str	r0, [r7, #12]
 8005c06:	60b9      	str	r1, [r7, #8]
 8005c08:	607a      	str	r2, [r7, #4]
 8005c0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	021a      	lsls	r2, r3, #8
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	431a      	orrs	r2, r3
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	609a      	str	r2, [r3, #8]
}
 8005c32:	bf00      	nop
 8005c34:	371c      	adds	r7, #28
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bc80      	pop	{r7}
 8005c3a:	4770      	bx	lr

08005c3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d101      	bne.n	8005c54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c50:	2302      	movs	r3, #2
 8005c52:	e032      	b.n	8005cba <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c8c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cde:	bf00      	nop
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e03f      	b.n	8005d7a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fb fa3c 	bl	800118c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2224      	movs	r2, #36	; 0x24
 8005d18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 f90b 	bl	8005f48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695a      	ldr	r2, [r3, #20]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68da      	ldr	r2, [r3, #12]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b088      	sub	sp, #32
 8005d86:	af02      	add	r7, sp, #8
 8005d88:	60f8      	str	r0, [r7, #12]
 8005d8a:	60b9      	str	r1, [r7, #8]
 8005d8c:	603b      	str	r3, [r7, #0]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	f040 8083 	bne.w	8005eaa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <HAL_UART_Transmit+0x2e>
 8005daa:	88fb      	ldrh	r3, [r7, #6]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e07b      	b.n	8005eac <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_UART_Transmit+0x40>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e074      	b.n	8005eac <HAL_UART_Transmit+0x12a>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2221      	movs	r2, #33	; 0x21
 8005dd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005dd8:	f7fb fa8a 	bl	80012f0 <HAL_GetTick>
 8005ddc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	88fa      	ldrh	r2, [r7, #6]
 8005de2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	88fa      	ldrh	r2, [r7, #6]
 8005de8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005dea:	e042      	b.n	8005e72 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	3b01      	subs	r3, #1
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e02:	d122      	bne.n	8005e4a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2180      	movs	r1, #128	; 0x80
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f000 f850 	bl	8005eb4 <UART_WaitOnFlagUntilTimeout>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e046      	b.n	8005eac <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e30:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	3302      	adds	r3, #2
 8005e3e:	60bb      	str	r3, [r7, #8]
 8005e40:	e017      	b.n	8005e72 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	3301      	adds	r3, #1
 8005e46:	60bb      	str	r3, [r7, #8]
 8005e48:	e013      	b.n	8005e72 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	9300      	str	r3, [sp, #0]
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	2200      	movs	r2, #0
 8005e52:	2180      	movs	r1, #128	; 0x80
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 f82d 	bl	8005eb4 <UART_WaitOnFlagUntilTimeout>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d001      	beq.n	8005e64 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e023      	b.n	8005eac <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	60ba      	str	r2, [r7, #8]
 8005e6a:	781a      	ldrb	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1b7      	bne.n	8005dec <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	2200      	movs	r2, #0
 8005e84:	2140      	movs	r1, #64	; 0x40
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 f814 	bl	8005eb4 <UART_WaitOnFlagUntilTimeout>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e00a      	b.n	8005eac <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	e000      	b.n	8005eac <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005eaa:	2302      	movs	r3, #2
  }
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ec4:	e02c      	b.n	8005f20 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ecc:	d028      	beq.n	8005f20 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d007      	beq.n	8005ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ed4:	f7fb fa0c 	bl	80012f0 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d21d      	bcs.n	8005f20 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68da      	ldr	r2, [r3, #12]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ef2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695a      	ldr	r2, [r3, #20]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f022 0201 	bic.w	r2, r2, #1
 8005f02:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e00f      	b.n	8005f40 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	4013      	ands	r3, r2
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	bf0c      	ite	eq
 8005f30:	2301      	moveq	r3, #1
 8005f32:	2300      	movne	r3, #0
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	461a      	mov	r2, r3
 8005f38:	79fb      	ldrb	r3, [r7, #7]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d0c3      	beq.n	8005ec6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68da      	ldr	r2, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005f82:	f023 030c 	bic.w	r3, r3, #12
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6812      	ldr	r2, [r2, #0]
 8005f8a:	68f9      	ldr	r1, [r7, #12]
 8005f8c:	430b      	orrs	r3, r1
 8005f8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	699a      	ldr	r2, [r3, #24]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a52      	ldr	r2, [pc, #328]	; (80060f4 <UART_SetConfig+0x1ac>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d14e      	bne.n	800604e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fb0:	f7fe fcd0 	bl	8004954 <HAL_RCC_GetPCLK2Freq>
 8005fb4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4413      	add	r3, r2
 8005fbe:	009a      	lsls	r2, r3, #2
 8005fc0:	441a      	add	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fcc:	4a4a      	ldr	r2, [pc, #296]	; (80060f8 <UART_SetConfig+0x1b0>)
 8005fce:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd2:	095b      	lsrs	r3, r3, #5
 8005fd4:	0119      	lsls	r1, r3, #4
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	009a      	lsls	r2, r3, #2
 8005fe0:	441a      	add	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fec:	4b42      	ldr	r3, [pc, #264]	; (80060f8 <UART_SetConfig+0x1b0>)
 8005fee:	fba3 0302 	umull	r0, r3, r3, r2
 8005ff2:	095b      	lsrs	r3, r3, #5
 8005ff4:	2064      	movs	r0, #100	; 0x64
 8005ff6:	fb00 f303 	mul.w	r3, r0, r3
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	3332      	adds	r3, #50	; 0x32
 8006000:	4a3d      	ldr	r2, [pc, #244]	; (80060f8 <UART_SetConfig+0x1b0>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800600c:	4419      	add	r1, r3
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	4613      	mov	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	009a      	lsls	r2, r3, #2
 8006018:	441a      	add	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	fbb2 f2f3 	udiv	r2, r2, r3
 8006024:	4b34      	ldr	r3, [pc, #208]	; (80060f8 <UART_SetConfig+0x1b0>)
 8006026:	fba3 0302 	umull	r0, r3, r3, r2
 800602a:	095b      	lsrs	r3, r3, #5
 800602c:	2064      	movs	r0, #100	; 0x64
 800602e:	fb00 f303 	mul.w	r3, r0, r3
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	011b      	lsls	r3, r3, #4
 8006036:	3332      	adds	r3, #50	; 0x32
 8006038:	4a2f      	ldr	r2, [pc, #188]	; (80060f8 <UART_SetConfig+0x1b0>)
 800603a:	fba2 2303 	umull	r2, r3, r2, r3
 800603e:	095b      	lsrs	r3, r3, #5
 8006040:	f003 020f 	and.w	r2, r3, #15
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	440a      	add	r2, r1
 800604a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800604c:	e04d      	b.n	80060ea <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800604e:	f7fe fc6d 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 8006052:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009a      	lsls	r2, r3, #2
 800605e:	441a      	add	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	fbb2 f3f3 	udiv	r3, r2, r3
 800606a:	4a23      	ldr	r2, [pc, #140]	; (80060f8 <UART_SetConfig+0x1b0>)
 800606c:	fba2 2303 	umull	r2, r3, r2, r3
 8006070:	095b      	lsrs	r3, r3, #5
 8006072:	0119      	lsls	r1, r3, #4
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	4613      	mov	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4413      	add	r3, r2
 800607c:	009a      	lsls	r2, r3, #2
 800607e:	441a      	add	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	fbb2 f2f3 	udiv	r2, r2, r3
 800608a:	4b1b      	ldr	r3, [pc, #108]	; (80060f8 <UART_SetConfig+0x1b0>)
 800608c:	fba3 0302 	umull	r0, r3, r3, r2
 8006090:	095b      	lsrs	r3, r3, #5
 8006092:	2064      	movs	r0, #100	; 0x64
 8006094:	fb00 f303 	mul.w	r3, r0, r3
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	3332      	adds	r3, #50	; 0x32
 800609e:	4a16      	ldr	r2, [pc, #88]	; (80060f8 <UART_SetConfig+0x1b0>)
 80060a0:	fba2 2303 	umull	r2, r3, r2, r3
 80060a4:	095b      	lsrs	r3, r3, #5
 80060a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060aa:	4419      	add	r1, r3
 80060ac:	68ba      	ldr	r2, [r7, #8]
 80060ae:	4613      	mov	r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	4413      	add	r3, r2
 80060b4:	009a      	lsls	r2, r3, #2
 80060b6:	441a      	add	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	fbb2 f2f3 	udiv	r2, r2, r3
 80060c2:	4b0d      	ldr	r3, [pc, #52]	; (80060f8 <UART_SetConfig+0x1b0>)
 80060c4:	fba3 0302 	umull	r0, r3, r3, r2
 80060c8:	095b      	lsrs	r3, r3, #5
 80060ca:	2064      	movs	r0, #100	; 0x64
 80060cc:	fb00 f303 	mul.w	r3, r0, r3
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	011b      	lsls	r3, r3, #4
 80060d4:	3332      	adds	r3, #50	; 0x32
 80060d6:	4a08      	ldr	r2, [pc, #32]	; (80060f8 <UART_SetConfig+0x1b0>)
 80060d8:	fba2 2303 	umull	r2, r3, r2, r3
 80060dc:	095b      	lsrs	r3, r3, #5
 80060de:	f003 020f 	and.w	r2, r3, #15
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	440a      	add	r2, r1
 80060e8:	609a      	str	r2, [r3, #8]
}
 80060ea:	bf00      	nop
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40013800 	.word	0x40013800
 80060f8:	51eb851f 	.word	0x51eb851f

080060fc <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80060fc:	b084      	sub	sp, #16
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
 8006106:	f107 0014 	add.w	r0, r7, #20
 800610a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	b004      	add	sp, #16
 800611a:	4770      	bx	lr

0800611c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006124:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006128:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006130:	b29a      	uxth	r2, r3
 8006132:	89fb      	ldrh	r3, [r7, #14]
 8006134:	4313      	orrs	r3, r2
 8006136:	b29a      	uxth	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr

0800614a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800614a:	b480      	push	{r7}
 800614c:	b085      	sub	sp, #20
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006152:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006156:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800615e:	b29b      	uxth	r3, r3
 8006160:	b21a      	sxth	r2, r3
 8006162:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006166:	43db      	mvns	r3, r3
 8006168:	b21b      	sxth	r3, r3
 800616a:	4013      	ands	r3, r2
 800616c:	b21b      	sxth	r3, r3
 800616e:	b29a      	uxth	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3714      	adds	r7, #20
 800617c:	46bd      	mov	sp, r7
 800617e:	bc80      	pop	{r7}
 8006180:	4770      	bx	lr

08006182 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006182:	b480      	push	{r7}
 8006184:	b083      	sub	sp, #12
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
 800618a:	460b      	mov	r3, r1
 800618c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr

0800619a <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800619a:	b084      	sub	sp, #16
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	f107 0014 	add.w	r0, r7, #20
 80061a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7ff ffa5 	bl	800611c <USB_EnableGlobalInt>

  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061de:	b004      	add	sp, #16
 80061e0:	4770      	bx	lr
	...

080061e4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80061e4:	b490      	push	{r4, r7}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80061ee:	2300      	movs	r3, #0
 80061f0:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	881b      	ldrh	r3, [r3, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006204:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006208:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	78db      	ldrb	r3, [r3, #3]
 800620e:	2b03      	cmp	r3, #3
 8006210:	d819      	bhi.n	8006246 <USB_ActivateEndpoint+0x62>
 8006212:	a201      	add	r2, pc, #4	; (adr r2, 8006218 <USB_ActivateEndpoint+0x34>)
 8006214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006218:	08006229 	.word	0x08006229
 800621c:	0800623d 	.word	0x0800623d
 8006220:	0800624d 	.word	0x0800624d
 8006224:	08006233 	.word	0x08006233
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006228:	89bb      	ldrh	r3, [r7, #12]
 800622a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800622e:	81bb      	strh	r3, [r7, #12]
      break;
 8006230:	e00d      	b.n	800624e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006232:	89bb      	ldrh	r3, [r7, #12]
 8006234:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006238:	81bb      	strh	r3, [r7, #12]
      break;
 800623a:	e008      	b.n	800624e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800623c:	89bb      	ldrh	r3, [r7, #12]
 800623e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006242:	81bb      	strh	r3, [r7, #12]
      break;
 8006244:	e003      	b.n	800624e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	73fb      	strb	r3, [r7, #15]
      break;
 800624a:	e000      	b.n	800624e <USB_ActivateEndpoint+0x6a>
      break;
 800624c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	441a      	add	r2, r3
 8006258:	89bb      	ldrh	r3, [r7, #12]
 800625a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800625e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800626a:	b29b      	uxth	r3, r3
 800626c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	881b      	ldrh	r3, [r3, #0]
 800627a:	b29b      	uxth	r3, r3
 800627c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006280:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006284:	b29a      	uxth	r2, r3
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	b29b      	uxth	r3, r3
 800628c:	4313      	orrs	r3, r2
 800628e:	b29c      	uxth	r4, r3
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	441a      	add	r2, r3
 800629a:	4b8a      	ldr	r3, [pc, #552]	; (80064c4 <USB_ActivateEndpoint+0x2e0>)
 800629c:	4323      	orrs	r3, r4
 800629e:	b29b      	uxth	r3, r3
 80062a0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	7b1b      	ldrb	r3, [r3, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f040 8112 	bne.w	80064d0 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	785b      	ldrb	r3, [r3, #1]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d067      	beq.n	8006384 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80062b4:	687c      	ldr	r4, [r7, #4]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062bc:	b29b      	uxth	r3, r3
 80062be:	441c      	add	r4, r3
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	4423      	add	r3, r4
 80062c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062cc:	461c      	mov	r4, r3
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	88db      	ldrh	r3, [r3, #6]
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	005b      	lsls	r3, r3, #1
 80062d8:	b29b      	uxth	r3, r3
 80062da:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	881b      	ldrh	r3, [r3, #0]
 80062e8:	b29c      	uxth	r4, r3
 80062ea:	4623      	mov	r3, r4
 80062ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d014      	beq.n	800631e <USB_ActivateEndpoint+0x13a>
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	b29b      	uxth	r3, r3
 8006302:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800630a:	b29c      	uxth	r4, r3
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	441a      	add	r2, r3
 8006316:	4b6c      	ldr	r3, [pc, #432]	; (80064c8 <USB_ActivateEndpoint+0x2e4>)
 8006318:	4323      	orrs	r3, r4
 800631a:	b29b      	uxth	r3, r3
 800631c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	78db      	ldrb	r3, [r3, #3]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d018      	beq.n	8006358 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	4413      	add	r3, r2
 8006330:	881b      	ldrh	r3, [r3, #0]
 8006332:	b29b      	uxth	r3, r3
 8006334:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800633c:	b29c      	uxth	r4, r3
 800633e:	f084 0320 	eor.w	r3, r4, #32
 8006342:	b29c      	uxth	r4, r3
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	441a      	add	r2, r3
 800634e:	4b5d      	ldr	r3, [pc, #372]	; (80064c4 <USB_ActivateEndpoint+0x2e0>)
 8006350:	4323      	orrs	r3, r4
 8006352:	b29b      	uxth	r3, r3
 8006354:	8013      	strh	r3, [r2, #0]
 8006356:	e22b      	b.n	80067b0 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29b      	uxth	r3, r3
 8006366:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800636a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800636e:	b29c      	uxth	r4, r3
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	441a      	add	r2, r3
 800637a:	4b52      	ldr	r3, [pc, #328]	; (80064c4 <USB_ActivateEndpoint+0x2e0>)
 800637c:	4323      	orrs	r3, r4
 800637e:	b29b      	uxth	r3, r3
 8006380:	8013      	strh	r3, [r2, #0]
 8006382:	e215      	b.n	80067b0 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006384:	687c      	ldr	r4, [r7, #4]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800638c:	b29b      	uxth	r3, r3
 800638e:	441c      	add	r4, r3
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	011b      	lsls	r3, r3, #4
 8006396:	4423      	add	r3, r4
 8006398:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800639c:	461c      	mov	r4, r3
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	88db      	ldrh	r3, [r3, #6]
 80063a2:	085b      	lsrs	r3, r3, #1
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	005b      	lsls	r3, r3, #1
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80063ac:	687c      	ldr	r4, [r7, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	441c      	add	r4, r3
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	4423      	add	r3, r4
 80063c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063c4:	461c      	mov	r4, r3
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10e      	bne.n	80063ec <USB_ActivateEndpoint+0x208>
 80063ce:	8823      	ldrh	r3, [r4, #0]
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	8023      	strh	r3, [r4, #0]
 80063da:	8823      	ldrh	r3, [r4, #0]
 80063dc:	b29b      	uxth	r3, r3
 80063de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	8023      	strh	r3, [r4, #0]
 80063ea:	e02d      	b.n	8006448 <USB_ActivateEndpoint+0x264>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	2b3e      	cmp	r3, #62	; 0x3e
 80063f2:	d812      	bhi.n	800641a <USB_ActivateEndpoint+0x236>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	085b      	lsrs	r3, r3, #1
 80063fa:	60bb      	str	r3, [r7, #8]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	f003 0301 	and.w	r3, r3, #1
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <USB_ActivateEndpoint+0x22a>
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	3301      	adds	r3, #1
 800640c:	60bb      	str	r3, [r7, #8]
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	b29b      	uxth	r3, r3
 8006412:	029b      	lsls	r3, r3, #10
 8006414:	b29b      	uxth	r3, r3
 8006416:	8023      	strh	r3, [r4, #0]
 8006418:	e016      	b.n	8006448 <USB_ActivateEndpoint+0x264>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	095b      	lsrs	r3, r3, #5
 8006420:	60bb      	str	r3, [r7, #8]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	f003 031f 	and.w	r3, r3, #31
 800642a:	2b00      	cmp	r3, #0
 800642c:	d102      	bne.n	8006434 <USB_ActivateEndpoint+0x250>
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	3b01      	subs	r3, #1
 8006432:	60bb      	str	r3, [r7, #8]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	b29b      	uxth	r3, r3
 8006438:	029b      	lsls	r3, r3, #10
 800643a:	b29b      	uxth	r3, r3
 800643c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006444:	b29b      	uxth	r3, r3
 8006446:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	b29c      	uxth	r4, r3
 8006456:	4623      	mov	r3, r4
 8006458:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d014      	beq.n	800648a <USB_ActivateEndpoint+0x2a6>
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4413      	add	r3, r2
 800646a:	881b      	ldrh	r3, [r3, #0]
 800646c:	b29b      	uxth	r3, r3
 800646e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006476:	b29c      	uxth	r4, r3
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	441a      	add	r2, r3
 8006482:	4b12      	ldr	r3, [pc, #72]	; (80064cc <USB_ActivateEndpoint+0x2e8>)
 8006484:	4323      	orrs	r3, r4
 8006486:	b29b      	uxth	r3, r3
 8006488:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	881b      	ldrh	r3, [r3, #0]
 8006496:	b29b      	uxth	r3, r3
 8006498:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800649c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a0:	b29c      	uxth	r4, r3
 80064a2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80064a6:	b29c      	uxth	r4, r3
 80064a8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80064ac:	b29c      	uxth	r4, r3
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	441a      	add	r2, r3
 80064b8:	4b02      	ldr	r3, [pc, #8]	; (80064c4 <USB_ActivateEndpoint+0x2e0>)
 80064ba:	4323      	orrs	r3, r4
 80064bc:	b29b      	uxth	r3, r3
 80064be:	8013      	strh	r3, [r2, #0]
 80064c0:	e176      	b.n	80067b0 <USB_ActivateEndpoint+0x5cc>
 80064c2:	bf00      	nop
 80064c4:	ffff8080 	.word	0xffff8080
 80064c8:	ffff80c0 	.word	0xffff80c0
 80064cc:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e6:	b29c      	uxth	r4, r3
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	441a      	add	r2, r3
 80064f2:	4b96      	ldr	r3, [pc, #600]	; (800674c <USB_ActivateEndpoint+0x568>)
 80064f4:	4323      	orrs	r3, r4
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80064fa:	687c      	ldr	r4, [r7, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006502:	b29b      	uxth	r3, r3
 8006504:	441c      	add	r4, r3
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	011b      	lsls	r3, r3, #4
 800650c:	4423      	add	r3, r4
 800650e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006512:	461c      	mov	r4, r3
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	891b      	ldrh	r3, [r3, #8]
 8006518:	085b      	lsrs	r3, r3, #1
 800651a:	b29b      	uxth	r3, r3
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	b29b      	uxth	r3, r3
 8006520:	8023      	strh	r3, [r4, #0]
 8006522:	687c      	ldr	r4, [r7, #4]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800652a:	b29b      	uxth	r3, r3
 800652c:	441c      	add	r4, r3
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	4423      	add	r3, r4
 8006536:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800653a:	461c      	mov	r4, r3
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	895b      	ldrh	r3, [r3, #10]
 8006540:	085b      	lsrs	r3, r3, #1
 8006542:	b29b      	uxth	r3, r3
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	b29b      	uxth	r3, r3
 8006548:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	785b      	ldrb	r3, [r3, #1]
 800654e:	2b00      	cmp	r3, #0
 8006550:	f040 8088 	bne.w	8006664 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4413      	add	r3, r2
 800655e:	881b      	ldrh	r3, [r3, #0]
 8006560:	b29c      	uxth	r4, r3
 8006562:	4623      	mov	r3, r4
 8006564:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d014      	beq.n	8006596 <USB_ActivateEndpoint+0x3b2>
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	881b      	ldrh	r3, [r3, #0]
 8006578:	b29b      	uxth	r3, r3
 800657a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800657e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006582:	b29c      	uxth	r4, r3
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	441a      	add	r2, r3
 800658e:	4b70      	ldr	r3, [pc, #448]	; (8006750 <USB_ActivateEndpoint+0x56c>)
 8006590:	4323      	orrs	r3, r4
 8006592:	b29b      	uxth	r3, r3
 8006594:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4413      	add	r3, r2
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	b29c      	uxth	r4, r3
 80065a4:	4623      	mov	r3, r4
 80065a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d014      	beq.n	80065d8 <USB_ActivateEndpoint+0x3f4>
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	881b      	ldrh	r3, [r3, #0]
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065c4:	b29c      	uxth	r4, r3
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	441a      	add	r2, r3
 80065d0:	4b60      	ldr	r3, [pc, #384]	; (8006754 <USB_ActivateEndpoint+0x570>)
 80065d2:	4323      	orrs	r3, r4
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ee:	b29c      	uxth	r4, r3
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	441a      	add	r2, r3
 80065fa:	4b56      	ldr	r3, [pc, #344]	; (8006754 <USB_ActivateEndpoint+0x570>)
 80065fc:	4323      	orrs	r3, r4
 80065fe:	b29b      	uxth	r3, r3
 8006600:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4413      	add	r3, r2
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	b29b      	uxth	r3, r3
 8006610:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006618:	b29c      	uxth	r4, r3
 800661a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800661e:	b29c      	uxth	r4, r3
 8006620:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006624:	b29c      	uxth	r4, r3
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	441a      	add	r2, r3
 8006630:	4b49      	ldr	r3, [pc, #292]	; (8006758 <USB_ActivateEndpoint+0x574>)
 8006632:	4323      	orrs	r3, r4
 8006634:	b29b      	uxth	r3, r3
 8006636:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4413      	add	r3, r2
 8006642:	881b      	ldrh	r3, [r3, #0]
 8006644:	b29b      	uxth	r3, r3
 8006646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800664a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800664e:	b29c      	uxth	r4, r3
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	441a      	add	r2, r3
 800665a:	4b3f      	ldr	r3, [pc, #252]	; (8006758 <USB_ActivateEndpoint+0x574>)
 800665c:	4323      	orrs	r3, r4
 800665e:	b29b      	uxth	r3, r3
 8006660:	8013      	strh	r3, [r2, #0]
 8006662:	e0a5      	b.n	80067b0 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	881b      	ldrh	r3, [r3, #0]
 8006670:	b29c      	uxth	r4, r3
 8006672:	4623      	mov	r3, r4
 8006674:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d014      	beq.n	80066a6 <USB_ActivateEndpoint+0x4c2>
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	b29b      	uxth	r3, r3
 800668a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800668e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006692:	b29c      	uxth	r4, r3
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	441a      	add	r2, r3
 800669e:	4b2c      	ldr	r3, [pc, #176]	; (8006750 <USB_ActivateEndpoint+0x56c>)
 80066a0:	4323      	orrs	r3, r4
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4413      	add	r3, r2
 80066b0:	881b      	ldrh	r3, [r3, #0]
 80066b2:	b29c      	uxth	r4, r3
 80066b4:	4623      	mov	r3, r4
 80066b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d014      	beq.n	80066e8 <USB_ActivateEndpoint+0x504>
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	4413      	add	r3, r2
 80066c8:	881b      	ldrh	r3, [r3, #0]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d4:	b29c      	uxth	r4, r3
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	441a      	add	r2, r3
 80066e0:	4b1c      	ldr	r3, [pc, #112]	; (8006754 <USB_ActivateEndpoint+0x570>)
 80066e2:	4323      	orrs	r3, r4
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066fe:	b29c      	uxth	r4, r3
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	441a      	add	r2, r3
 800670a:	4b11      	ldr	r3, [pc, #68]	; (8006750 <USB_ActivateEndpoint+0x56c>)
 800670c:	4323      	orrs	r3, r4
 800670e:	b29b      	uxth	r3, r3
 8006710:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	78db      	ldrb	r3, [r3, #3]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d020      	beq.n	800675c <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29b      	uxth	r3, r3
 8006728:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800672c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006730:	b29c      	uxth	r4, r3
 8006732:	f084 0320 	eor.w	r3, r4, #32
 8006736:	b29c      	uxth	r4, r3
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	441a      	add	r2, r3
 8006742:	4b05      	ldr	r3, [pc, #20]	; (8006758 <USB_ActivateEndpoint+0x574>)
 8006744:	4323      	orrs	r3, r4
 8006746:	b29b      	uxth	r3, r3
 8006748:	8013      	strh	r3, [r2, #0]
 800674a:	e01c      	b.n	8006786 <USB_ActivateEndpoint+0x5a2>
 800674c:	ffff8180 	.word	0xffff8180
 8006750:	ffffc080 	.word	0xffffc080
 8006754:	ffff80c0 	.word	0xffff80c0
 8006758:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4413      	add	r3, r2
 8006766:	881b      	ldrh	r3, [r3, #0]
 8006768:	b29b      	uxth	r3, r3
 800676a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800676e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006772:	b29c      	uxth	r4, r3
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	441a      	add	r2, r3
 800677e:	4b0f      	ldr	r3, [pc, #60]	; (80067bc <USB_ActivateEndpoint+0x5d8>)
 8006780:	4323      	orrs	r3, r4
 8006782:	b29b      	uxth	r3, r3
 8006784:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	4413      	add	r3, r2
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	b29b      	uxth	r3, r3
 8006794:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679c:	b29c      	uxth	r4, r3
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	441a      	add	r2, r3
 80067a8:	4b04      	ldr	r3, [pc, #16]	; (80067bc <USB_ActivateEndpoint+0x5d8>)
 80067aa:	4323      	orrs	r3, r4
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bc90      	pop	{r4, r7}
 80067ba:	4770      	bx	lr
 80067bc:	ffff8080 	.word	0xffff8080

080067c0 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80067c0:	b490      	push	{r4, r7}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	7b1b      	ldrb	r3, [r3, #12]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d171      	bne.n	80068b6 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	785b      	ldrb	r3, [r3, #1]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d036      	beq.n	8006848 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	b29c      	uxth	r4, r3
 80067e8:	4623      	mov	r3, r4
 80067ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d014      	beq.n	800681c <USB_DeactivateEndpoint+0x5c>
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4413      	add	r3, r2
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006808:	b29c      	uxth	r4, r3
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	441a      	add	r2, r3
 8006814:	4b6b      	ldr	r3, [pc, #428]	; (80069c4 <USB_DeactivateEndpoint+0x204>)
 8006816:	4323      	orrs	r3, r4
 8006818:	b29b      	uxth	r3, r3
 800681a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800682e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006832:	b29c      	uxth	r4, r3
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	441a      	add	r2, r3
 800683e:	4b62      	ldr	r3, [pc, #392]	; (80069c8 <USB_DeactivateEndpoint+0x208>)
 8006840:	4323      	orrs	r3, r4
 8006842:	b29b      	uxth	r3, r3
 8006844:	8013      	strh	r3, [r2, #0]
 8006846:	e144      	b.n	8006ad2 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	b29c      	uxth	r4, r3
 8006856:	4623      	mov	r3, r4
 8006858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d014      	beq.n	800688a <USB_DeactivateEndpoint+0xca>
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	881b      	ldrh	r3, [r3, #0]
 800686c:	b29b      	uxth	r3, r3
 800686e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006876:	b29c      	uxth	r4, r3
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	441a      	add	r2, r3
 8006882:	4b52      	ldr	r3, [pc, #328]	; (80069cc <USB_DeactivateEndpoint+0x20c>)
 8006884:	4323      	orrs	r3, r4
 8006886:	b29b      	uxth	r3, r3
 8006888:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	b29b      	uxth	r3, r3
 8006898:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800689c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a0:	b29c      	uxth	r4, r3
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	441a      	add	r2, r3
 80068ac:	4b46      	ldr	r3, [pc, #280]	; (80069c8 <USB_DeactivateEndpoint+0x208>)
 80068ae:	4323      	orrs	r3, r4
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	8013      	strh	r3, [r2, #0]
 80068b4:	e10d      	b.n	8006ad2 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	785b      	ldrb	r3, [r3, #1]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f040 8088 	bne.w	80069d0 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	881b      	ldrh	r3, [r3, #0]
 80068cc:	b29c      	uxth	r4, r3
 80068ce:	4623      	mov	r3, r4
 80068d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d014      	beq.n	8006902 <USB_DeactivateEndpoint+0x142>
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ee:	b29c      	uxth	r4, r3
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	441a      	add	r2, r3
 80068fa:	4b34      	ldr	r3, [pc, #208]	; (80069cc <USB_DeactivateEndpoint+0x20c>)
 80068fc:	4323      	orrs	r3, r4
 80068fe:	b29b      	uxth	r3, r3
 8006900:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29c      	uxth	r4, r3
 8006910:	4623      	mov	r3, r4
 8006912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006916:	2b00      	cmp	r3, #0
 8006918:	d014      	beq.n	8006944 <USB_DeactivateEndpoint+0x184>
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	4413      	add	r3, r2
 8006924:	881b      	ldrh	r3, [r3, #0]
 8006926:	b29b      	uxth	r3, r3
 8006928:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800692c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006930:	b29c      	uxth	r4, r3
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	441a      	add	r2, r3
 800693c:	4b21      	ldr	r3, [pc, #132]	; (80069c4 <USB_DeactivateEndpoint+0x204>)
 800693e:	4323      	orrs	r3, r4
 8006940:	b29b      	uxth	r3, r3
 8006942:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4413      	add	r3, r2
 800694e:	881b      	ldrh	r3, [r3, #0]
 8006950:	b29b      	uxth	r3, r3
 8006952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695a:	b29c      	uxth	r4, r3
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	441a      	add	r2, r3
 8006966:	4b17      	ldr	r3, [pc, #92]	; (80069c4 <USB_DeactivateEndpoint+0x204>)
 8006968:	4323      	orrs	r3, r4
 800696a:	b29b      	uxth	r3, r3
 800696c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	881b      	ldrh	r3, [r3, #0]
 800697a:	b29b      	uxth	r3, r3
 800697c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006984:	b29c      	uxth	r4, r3
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	441a      	add	r2, r3
 8006990:	4b0d      	ldr	r3, [pc, #52]	; (80069c8 <USB_DeactivateEndpoint+0x208>)
 8006992:	4323      	orrs	r3, r4
 8006994:	b29b      	uxth	r3, r3
 8006996:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069ae:	b29c      	uxth	r4, r3
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	441a      	add	r2, r3
 80069ba:	4b03      	ldr	r3, [pc, #12]	; (80069c8 <USB_DeactivateEndpoint+0x208>)
 80069bc:	4323      	orrs	r3, r4
 80069be:	b29b      	uxth	r3, r3
 80069c0:	8013      	strh	r3, [r2, #0]
 80069c2:	e086      	b.n	8006ad2 <USB_DeactivateEndpoint+0x312>
 80069c4:	ffff80c0 	.word	0xffff80c0
 80069c8:	ffff8080 	.word	0xffff8080
 80069cc:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4413      	add	r3, r2
 80069da:	881b      	ldrh	r3, [r3, #0]
 80069dc:	b29c      	uxth	r4, r3
 80069de:	4623      	mov	r3, r4
 80069e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d014      	beq.n	8006a12 <USB_DeactivateEndpoint+0x252>
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	881b      	ldrh	r3, [r3, #0]
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fe:	b29c      	uxth	r4, r3
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	441a      	add	r2, r3
 8006a0a:	4b35      	ldr	r3, [pc, #212]	; (8006ae0 <USB_DeactivateEndpoint+0x320>)
 8006a0c:	4323      	orrs	r3, r4
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	881b      	ldrh	r3, [r3, #0]
 8006a1e:	b29c      	uxth	r4, r3
 8006a20:	4623      	mov	r3, r4
 8006a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d014      	beq.n	8006a54 <USB_DeactivateEndpoint+0x294>
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	881b      	ldrh	r3, [r3, #0]
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a40:	b29c      	uxth	r4, r3
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	441a      	add	r2, r3
 8006a4c:	4b25      	ldr	r3, [pc, #148]	; (8006ae4 <USB_DeactivateEndpoint+0x324>)
 8006a4e:	4323      	orrs	r3, r4
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6a:	b29c      	uxth	r4, r3
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	441a      	add	r2, r3
 8006a76:	4b1a      	ldr	r3, [pc, #104]	; (8006ae0 <USB_DeactivateEndpoint+0x320>)
 8006a78:	4323      	orrs	r3, r4
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	4413      	add	r3, r2
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a94:	b29c      	uxth	r4, r3
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	441a      	add	r2, r3
 8006aa0:	4b11      	ldr	r3, [pc, #68]	; (8006ae8 <USB_DeactivateEndpoint+0x328>)
 8006aa2:	4323      	orrs	r3, r4
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	4413      	add	r3, r2
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006abe:	b29c      	uxth	r4, r3
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	441a      	add	r2, r3
 8006aca:	4b07      	ldr	r3, [pc, #28]	; (8006ae8 <USB_DeactivateEndpoint+0x328>)
 8006acc:	4323      	orrs	r3, r4
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bc90      	pop	{r4, r7}
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	ffffc080 	.word	0xffffc080
 8006ae4:	ffff80c0 	.word	0xffff80c0
 8006ae8:	ffff8080 	.word	0xffff8080

08006aec <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006aec:	b590      	push	{r4, r7, lr}
 8006aee:	b08d      	sub	sp, #52	; 0x34
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	785b      	ldrb	r3, [r3, #1]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	f040 8160 	bne.w	8006dc0 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	699a      	ldr	r2, [r3, #24]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d909      	bls.n	8006b20 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	1ad2      	subs	r2, r2, r3
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	619a      	str	r2, [r3, #24]
 8006b1e:	e005      	b.n	8006b2c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	699b      	ldr	r3, [r3, #24]
 8006b24:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	7b1b      	ldrb	r3, [r3, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d119      	bne.n	8006b68 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	6959      	ldr	r1, [r3, #20]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	88da      	ldrh	r2, [r3, #6]
 8006b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 fba2 	bl	800728a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006b46:	687c      	ldr	r4, [r7, #4]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	441c      	add	r4, r3
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	4423      	add	r3, r4
 8006b5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b5e:	461c      	mov	r4, r3
 8006b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	8023      	strh	r3, [r4, #0]
 8006b66:	e10f      	b.n	8006d88 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	881b      	ldrh	r3, [r3, #0]
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d065      	beq.n	8006c4a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b7e:	687c      	ldr	r4, [r7, #4]
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	785b      	ldrb	r3, [r3, #1]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d148      	bne.n	8006c1a <USB_EPStartXfer+0x12e>
 8006b88:	687c      	ldr	r4, [r7, #4]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	441c      	add	r4, r3
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	011b      	lsls	r3, r3, #4
 8006b9a:	4423      	add	r3, r4
 8006b9c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ba0:	461c      	mov	r4, r3
 8006ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d10e      	bne.n	8006bc6 <USB_EPStartXfer+0xda>
 8006ba8:	8823      	ldrh	r3, [r4, #0]
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8023      	strh	r3, [r4, #0]
 8006bb4:	8823      	ldrh	r3, [r4, #0]
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	8023      	strh	r3, [r4, #0]
 8006bc4:	e03d      	b.n	8006c42 <USB_EPStartXfer+0x156>
 8006bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc8:	2b3e      	cmp	r3, #62	; 0x3e
 8006bca:	d810      	bhi.n	8006bee <USB_EPStartXfer+0x102>
 8006bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bce:	085b      	lsrs	r3, r3, #1
 8006bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8006bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd4:	f003 0301 	and.w	r3, r3, #1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <USB_EPStartXfer+0xf6>
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	3301      	adds	r3, #1
 8006be0:	627b      	str	r3, [r7, #36]	; 0x24
 8006be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	029b      	lsls	r3, r3, #10
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	8023      	strh	r3, [r4, #0]
 8006bec:	e029      	b.n	8006c42 <USB_EPStartXfer+0x156>
 8006bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	f003 031f 	and.w	r3, r3, #31
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d102      	bne.n	8006c04 <USB_EPStartXfer+0x118>
 8006bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c00:	3b01      	subs	r3, #1
 8006c02:	627b      	str	r3, [r7, #36]	; 0x24
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	029b      	lsls	r3, r3, #10
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	8023      	strh	r3, [r4, #0]
 8006c18:	e013      	b.n	8006c42 <USB_EPStartXfer+0x156>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	785b      	ldrb	r3, [r3, #1]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d10f      	bne.n	8006c42 <USB_EPStartXfer+0x156>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	441c      	add	r4, r3
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	011b      	lsls	r3, r3, #4
 8006c32:	4423      	add	r3, r4
 8006c34:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006c38:	60fb      	str	r3, [r7, #12]
 8006c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	895b      	ldrh	r3, [r3, #10]
 8006c46:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006c48:	e063      	b.n	8006d12 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	785b      	ldrb	r3, [r3, #1]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d148      	bne.n	8006ce4 <USB_EPStartXfer+0x1f8>
 8006c52:	687c      	ldr	r4, [r7, #4]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	441c      	add	r4, r3
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	011b      	lsls	r3, r3, #4
 8006c64:	4423      	add	r3, r4
 8006c66:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c6a:	461c      	mov	r4, r3
 8006c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10e      	bne.n	8006c90 <USB_EPStartXfer+0x1a4>
 8006c72:	8823      	ldrh	r3, [r4, #0]
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	8023      	strh	r3, [r4, #0]
 8006c7e:	8823      	ldrh	r3, [r4, #0]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	8023      	strh	r3, [r4, #0]
 8006c8e:	e03d      	b.n	8006d0c <USB_EPStartXfer+0x220>
 8006c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c92:	2b3e      	cmp	r3, #62	; 0x3e
 8006c94:	d810      	bhi.n	8006cb8 <USB_EPStartXfer+0x1cc>
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	085b      	lsrs	r3, r3, #1
 8006c9a:	623b      	str	r3, [r7, #32]
 8006c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d002      	beq.n	8006cac <USB_EPStartXfer+0x1c0>
 8006ca6:	6a3b      	ldr	r3, [r7, #32]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	623b      	str	r3, [r7, #32]
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	029b      	lsls	r3, r3, #10
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	8023      	strh	r3, [r4, #0]
 8006cb6:	e029      	b.n	8006d0c <USB_EPStartXfer+0x220>
 8006cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cba:	095b      	lsrs	r3, r3, #5
 8006cbc:	623b      	str	r3, [r7, #32]
 8006cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc0:	f003 031f 	and.w	r3, r3, #31
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d102      	bne.n	8006cce <USB_EPStartXfer+0x1e2>
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	623b      	str	r3, [r7, #32]
 8006cce:	6a3b      	ldr	r3, [r7, #32]
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	029b      	lsls	r3, r3, #10
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	8023      	strh	r3, [r4, #0]
 8006ce2:	e013      	b.n	8006d0c <USB_EPStartXfer+0x220>
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	785b      	ldrb	r3, [r3, #1]
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d10f      	bne.n	8006d0c <USB_EPStartXfer+0x220>
 8006cec:	687c      	ldr	r4, [r7, #4]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	441c      	add	r4, r3
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	011b      	lsls	r3, r3, #4
 8006cfe:	4423      	add	r3, r4
 8006d00:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d04:	461c      	mov	r4, r3
 8006d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	891b      	ldrh	r3, [r3, #8]
 8006d10:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	6959      	ldr	r1, [r3, #20]
 8006d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fab4 	bl	800728a <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	785b      	ldrb	r3, [r3, #1]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d115      	bne.n	8006d56 <USB_EPStartXfer+0x26a>
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	881b      	ldrh	r3, [r3, #0]
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d40:	b29c      	uxth	r4, r3
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	441a      	add	r2, r3
 8006d4c:	4b9a      	ldr	r3, [pc, #616]	; (8006fb8 <USB_EPStartXfer+0x4cc>)
 8006d4e:	4323      	orrs	r3, r4
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	8013      	strh	r3, [r2, #0]
 8006d54:	e018      	b.n	8006d88 <USB_EPStartXfer+0x29c>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	785b      	ldrb	r3, [r3, #1]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d114      	bne.n	8006d88 <USB_EPStartXfer+0x29c>
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d74:	b29c      	uxth	r4, r3
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	441a      	add	r2, r3
 8006d80:	4b8e      	ldr	r3, [pc, #568]	; (8006fbc <USB_EPStartXfer+0x4d0>)
 8006d82:	4323      	orrs	r3, r4
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	4413      	add	r3, r2
 8006d92:	881b      	ldrh	r3, [r3, #0]
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d9e:	b29c      	uxth	r4, r3
 8006da0:	f084 0310 	eor.w	r3, r4, #16
 8006da4:	b29c      	uxth	r4, r3
 8006da6:	f084 0320 	eor.w	r3, r4, #32
 8006daa:	b29c      	uxth	r4, r3
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	441a      	add	r2, r3
 8006db6:	4b82      	ldr	r3, [pc, #520]	; (8006fc0 <USB_EPStartXfer+0x4d4>)
 8006db8:	4323      	orrs	r3, r4
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	8013      	strh	r3, [r2, #0]
 8006dbe:	e146      	b.n	800704e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	699a      	ldr	r2, [r3, #24]
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d909      	bls.n	8006de0 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	699a      	ldr	r2, [r3, #24]
 8006dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd8:	1ad2      	subs	r2, r2, r3
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	619a      	str	r2, [r3, #24]
 8006dde:	e005      	b.n	8006dec <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2200      	movs	r2, #0
 8006dea:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	7b1b      	ldrb	r3, [r3, #12]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d148      	bne.n	8006e86 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006df4:	687c      	ldr	r4, [r7, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	441c      	add	r4, r3
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	011b      	lsls	r3, r3, #4
 8006e06:	4423      	add	r3, r4
 8006e08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e0c:	461c      	mov	r4, r3
 8006e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10e      	bne.n	8006e32 <USB_EPStartXfer+0x346>
 8006e14:	8823      	ldrh	r3, [r4, #0]
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	8023      	strh	r3, [r4, #0]
 8006e20:	8823      	ldrh	r3, [r4, #0]
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	8023      	strh	r3, [r4, #0]
 8006e30:	e0f2      	b.n	8007018 <USB_EPStartXfer+0x52c>
 8006e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e34:	2b3e      	cmp	r3, #62	; 0x3e
 8006e36:	d810      	bhi.n	8006e5a <USB_EPStartXfer+0x36e>
 8006e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3a:	085b      	lsrs	r3, r3, #1
 8006e3c:	61fb      	str	r3, [r7, #28]
 8006e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d002      	beq.n	8006e4e <USB_EPStartXfer+0x362>
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	61fb      	str	r3, [r7, #28]
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	029b      	lsls	r3, r3, #10
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	8023      	strh	r3, [r4, #0]
 8006e58:	e0de      	b.n	8007018 <USB_EPStartXfer+0x52c>
 8006e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5c:	095b      	lsrs	r3, r3, #5
 8006e5e:	61fb      	str	r3, [r7, #28]
 8006e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e62:	f003 031f 	and.w	r3, r3, #31
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d102      	bne.n	8006e70 <USB_EPStartXfer+0x384>
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	61fb      	str	r3, [r7, #28]
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	029b      	lsls	r3, r3, #10
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	8023      	strh	r3, [r4, #0]
 8006e84:	e0c8      	b.n	8007018 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d148      	bne.n	8006f20 <USB_EPStartXfer+0x434>
 8006e8e:	687c      	ldr	r4, [r7, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	441c      	add	r4, r3
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	4423      	add	r3, r4
 8006ea2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ea6:	461c      	mov	r4, r3
 8006ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10e      	bne.n	8006ecc <USB_EPStartXfer+0x3e0>
 8006eae:	8823      	ldrh	r3, [r4, #0]
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	8023      	strh	r3, [r4, #0]
 8006eba:	8823      	ldrh	r3, [r4, #0]
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ec2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	8023      	strh	r3, [r4, #0]
 8006eca:	e03d      	b.n	8006f48 <USB_EPStartXfer+0x45c>
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	2b3e      	cmp	r3, #62	; 0x3e
 8006ed0:	d810      	bhi.n	8006ef4 <USB_EPStartXfer+0x408>
 8006ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	61bb      	str	r3, [r7, #24]
 8006ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <USB_EPStartXfer+0x3fc>
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	61bb      	str	r3, [r7, #24]
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	029b      	lsls	r3, r3, #10
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	8023      	strh	r3, [r4, #0]
 8006ef2:	e029      	b.n	8006f48 <USB_EPStartXfer+0x45c>
 8006ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef6:	095b      	lsrs	r3, r3, #5
 8006ef8:	61bb      	str	r3, [r7, #24]
 8006efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efc:	f003 031f 	and.w	r3, r3, #31
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d102      	bne.n	8006f0a <USB_EPStartXfer+0x41e>
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	3b01      	subs	r3, #1
 8006f08:	61bb      	str	r3, [r7, #24]
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	029b      	lsls	r3, r3, #10
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	8023      	strh	r3, [r4, #0]
 8006f1e:	e013      	b.n	8006f48 <USB_EPStartXfer+0x45c>
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	785b      	ldrb	r3, [r3, #1]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d10f      	bne.n	8006f48 <USB_EPStartXfer+0x45c>
 8006f28:	687c      	ldr	r4, [r7, #4]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	441c      	add	r4, r3
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	4423      	add	r3, r4
 8006f3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f40:	461c      	mov	r4, r3
 8006f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	8023      	strh	r3, [r4, #0]
 8006f48:	687c      	ldr	r4, [r7, #4]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	785b      	ldrb	r3, [r3, #1]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d14e      	bne.n	8006ff0 <USB_EPStartXfer+0x504>
 8006f52:	687c      	ldr	r4, [r7, #4]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	441c      	add	r4, r3
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	011b      	lsls	r3, r3, #4
 8006f64:	4423      	add	r3, r4
 8006f66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f6a:	461c      	mov	r4, r3
 8006f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10e      	bne.n	8006f90 <USB_EPStartXfer+0x4a4>
 8006f72:	8823      	ldrh	r3, [r4, #0]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	8023      	strh	r3, [r4, #0]
 8006f7e:	8823      	ldrh	r3, [r4, #0]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	8023      	strh	r3, [r4, #0]
 8006f8e:	e043      	b.n	8007018 <USB_EPStartXfer+0x52c>
 8006f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f92:	2b3e      	cmp	r3, #62	; 0x3e
 8006f94:	d816      	bhi.n	8006fc4 <USB_EPStartXfer+0x4d8>
 8006f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f98:	085b      	lsrs	r3, r3, #1
 8006f9a:	617b      	str	r3, [r7, #20]
 8006f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d002      	beq.n	8006fac <USB_EPStartXfer+0x4c0>
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	029b      	lsls	r3, r3, #10
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	8023      	strh	r3, [r4, #0]
 8006fb6:	e02f      	b.n	8007018 <USB_EPStartXfer+0x52c>
 8006fb8:	ffff80c0 	.word	0xffff80c0
 8006fbc:	ffffc080 	.word	0xffffc080
 8006fc0:	ffff8080 	.word	0xffff8080
 8006fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc6:	095b      	lsrs	r3, r3, #5
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fcc:	f003 031f 	and.w	r3, r3, #31
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d102      	bne.n	8006fda <USB_EPStartXfer+0x4ee>
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	029b      	lsls	r3, r3, #10
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	8023      	strh	r3, [r4, #0]
 8006fee:	e013      	b.n	8007018 <USB_EPStartXfer+0x52c>
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	785b      	ldrb	r3, [r3, #1]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d10f      	bne.n	8007018 <USB_EPStartXfer+0x52c>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	441c      	add	r4, r3
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	011b      	lsls	r3, r3, #4
 8007008:	4423      	add	r3, r4
 800700a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800700e:	613b      	str	r3, [r7, #16]
 8007010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007012:	b29a      	uxth	r2, r3
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	b29b      	uxth	r3, r3
 8007026:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800702a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800702e:	b29c      	uxth	r4, r3
 8007030:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007034:	b29c      	uxth	r4, r3
 8007036:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800703a:	b29c      	uxth	r4, r3
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	441a      	add	r2, r3
 8007046:	4b04      	ldr	r3, [pc, #16]	; (8007058 <USB_EPStartXfer+0x56c>)
 8007048:	4323      	orrs	r3, r4
 800704a:	b29b      	uxth	r3, r3
 800704c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3734      	adds	r7, #52	; 0x34
 8007054:	46bd      	mov	sp, r7
 8007056:	bd90      	pop	{r4, r7, pc}
 8007058:	ffff8080 	.word	0xffff8080

0800705c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800705c:	b490      	push	{r4, r7}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	785b      	ldrb	r3, [r3, #1]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d018      	beq.n	80070a0 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4413      	add	r3, r2
 8007078:	881b      	ldrh	r3, [r3, #0]
 800707a:	b29b      	uxth	r3, r3
 800707c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007084:	b29c      	uxth	r4, r3
 8007086:	f084 0310 	eor.w	r3, r4, #16
 800708a:	b29c      	uxth	r4, r3
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	441a      	add	r2, r3
 8007096:	4b11      	ldr	r3, [pc, #68]	; (80070dc <USB_EPSetStall+0x80>)
 8007098:	4323      	orrs	r3, r4
 800709a:	b29b      	uxth	r3, r3
 800709c:	8013      	strh	r3, [r2, #0]
 800709e:	e017      	b.n	80070d0 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	881b      	ldrh	r3, [r3, #0]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070b6:	b29c      	uxth	r4, r3
 80070b8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80070bc:	b29c      	uxth	r4, r3
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	441a      	add	r2, r3
 80070c8:	4b04      	ldr	r3, [pc, #16]	; (80070dc <USB_EPSetStall+0x80>)
 80070ca:	4323      	orrs	r3, r4
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3708      	adds	r7, #8
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc90      	pop	{r4, r7}
 80070da:	4770      	bx	lr
 80070dc:	ffff8080 	.word	0xffff8080

080070e0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070e0:	b490      	push	{r4, r7}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	7b1b      	ldrb	r3, [r3, #12]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d17d      	bne.n	80071ee <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	785b      	ldrb	r3, [r3, #1]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d03d      	beq.n	8007176 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29c      	uxth	r4, r3
 8007108:	4623      	mov	r3, r4
 800710a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d014      	beq.n	800713c <USB_EPClearStall+0x5c>
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	4413      	add	r3, r2
 800711c:	881b      	ldrh	r3, [r3, #0]
 800711e:	b29b      	uxth	r3, r3
 8007120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007128:	b29c      	uxth	r4, r3
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	441a      	add	r2, r3
 8007134:	4b31      	ldr	r3, [pc, #196]	; (80071fc <USB_EPClearStall+0x11c>)
 8007136:	4323      	orrs	r3, r4
 8007138:	b29b      	uxth	r3, r3
 800713a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	78db      	ldrb	r3, [r3, #3]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d054      	beq.n	80071ee <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	4413      	add	r3, r2
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	b29b      	uxth	r3, r3
 8007152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800715a:	b29c      	uxth	r4, r3
 800715c:	f084 0320 	eor.w	r3, r4, #32
 8007160:	b29c      	uxth	r4, r3
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	441a      	add	r2, r3
 800716c:	4b24      	ldr	r3, [pc, #144]	; (8007200 <USB_EPClearStall+0x120>)
 800716e:	4323      	orrs	r3, r4
 8007170:	b29b      	uxth	r3, r3
 8007172:	8013      	strh	r3, [r2, #0]
 8007174:	e03b      	b.n	80071ee <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	881b      	ldrh	r3, [r3, #0]
 8007182:	b29c      	uxth	r4, r3
 8007184:	4623      	mov	r3, r4
 8007186:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d014      	beq.n	80071b8 <USB_EPClearStall+0xd8>
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	4413      	add	r3, r2
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	b29b      	uxth	r3, r3
 800719c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071a4:	b29c      	uxth	r4, r3
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	441a      	add	r2, r3
 80071b0:	4b14      	ldr	r3, [pc, #80]	; (8007204 <USB_EPClearStall+0x124>)
 80071b2:	4323      	orrs	r3, r4
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ce:	b29c      	uxth	r4, r3
 80071d0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80071d4:	b29c      	uxth	r4, r3
 80071d6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80071da:	b29c      	uxth	r4, r3
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	441a      	add	r2, r3
 80071e6:	4b06      	ldr	r3, [pc, #24]	; (8007200 <USB_EPClearStall+0x120>)
 80071e8:	4323      	orrs	r3, r4
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bc90      	pop	{r4, r7}
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	ffff80c0 	.word	0xffff80c0
 8007200:	ffff8080 	.word	0xffff8080
 8007204:	ffffc080 	.word	0xffffc080

08007208 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	460b      	mov	r3, r1
 8007212:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007214:	78fb      	ldrb	r3, [r7, #3]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d103      	bne.n	8007222 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2280      	movs	r2, #128	; 0x80
 800721e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	bc80      	pop	{r7}
 800722c:	4770      	bx	lr

0800722e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800722e:	b480      	push	{r7}
 8007230:	b083      	sub	sp, #12
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	bc80      	pop	{r7}
 8007240:	4770      	bx	lr

08007242 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007242:	b480      	push	{r7}
 8007244:	b083      	sub	sp, #12
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	bc80      	pop	{r7}
 8007254:	4770      	bx	lr

08007256 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007256:	b480      	push	{r7}
 8007258:	b085      	sub	sp, #20
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007264:	b29b      	uxth	r3, r3
 8007266:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007268:	68fb      	ldr	r3, [r7, #12]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3714      	adds	r7, #20
 800726e:	46bd      	mov	sp, r7
 8007270:	bc80      	pop	{r7}
 8007272:	4770      	bx	lr

08007274 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	bc80      	pop	{r7}
 8007288:	4770      	bx	lr

0800728a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800728a:	b480      	push	{r7}
 800728c:	b08d      	sub	sp, #52	; 0x34
 800728e:	af00      	add	r7, sp, #0
 8007290:	60f8      	str	r0, [r7, #12]
 8007292:	60b9      	str	r1, [r7, #8]
 8007294:	4611      	mov	r1, r2
 8007296:	461a      	mov	r2, r3
 8007298:	460b      	mov	r3, r1
 800729a:	80fb      	strh	r3, [r7, #6]
 800729c:	4613      	mov	r3, r2
 800729e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80072a0:	88bb      	ldrh	r3, [r7, #4]
 80072a2:	3301      	adds	r3, #1
 80072a4:	085b      	lsrs	r3, r3, #1
 80072a6:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80072b0:	88fb      	ldrh	r3, [r7, #6]
 80072b2:	005a      	lsls	r2, r3, #1
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	4413      	add	r3, r2
 80072b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072bc:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072c2:	e01e      	b.n	8007302 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072cc:	3301      	adds	r3, #1
 80072ce:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80072d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	021b      	lsls	r3, r3, #8
 80072d8:	b29b      	uxth	r3, r3
 80072da:	461a      	mov	r2, r3
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	4313      	orrs	r3, r2
 80072e0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80072ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ec:	3302      	adds	r3, #2
 80072ee:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80072f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f2:	3302      	adds	r3, #2
 80072f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f8:	3301      	adds	r3, #1
 80072fa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80072fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fe:	3b01      	subs	r3, #1
 8007300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1dd      	bne.n	80072c4 <USB_WritePMA+0x3a>
  }
}
 8007308:	bf00      	nop
 800730a:	3734      	adds	r7, #52	; 0x34
 800730c:	46bd      	mov	sp, r7
 800730e:	bc80      	pop	{r7}
 8007310:	4770      	bx	lr

08007312 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007312:	b480      	push	{r7}
 8007314:	b08b      	sub	sp, #44	; 0x2c
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	4611      	mov	r1, r2
 800731e:	461a      	mov	r2, r3
 8007320:	460b      	mov	r3, r1
 8007322:	80fb      	strh	r3, [r7, #6]
 8007324:	4613      	mov	r3, r2
 8007326:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007328:	88bb      	ldrh	r3, [r7, #4]
 800732a:	085b      	lsrs	r3, r3, #1
 800732c:	b29b      	uxth	r3, r3
 800732e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007338:	88fb      	ldrh	r3, [r7, #6]
 800733a:	005a      	lsls	r2, r3, #1
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	4413      	add	r3, r2
 8007340:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007344:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	627b      	str	r3, [r7, #36]	; 0x24
 800734a:	e01b      	b.n	8007384 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	881b      	ldrh	r3, [r3, #0]
 8007350:	b29b      	uxth	r3, r3
 8007352:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007354:	6a3b      	ldr	r3, [r7, #32]
 8007356:	3302      	adds	r3, #2
 8007358:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	b2da      	uxtb	r2, r3
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	3301      	adds	r3, #1
 8007366:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	0a1b      	lsrs	r3, r3, #8
 800736c:	b2da      	uxtb	r2, r3
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	3301      	adds	r3, #1
 8007376:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	3302      	adds	r3, #2
 800737c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007380:	3b01      	subs	r3, #1
 8007382:	627b      	str	r3, [r7, #36]	; 0x24
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1e0      	bne.n	800734c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800738a:	88bb      	ldrh	r3, [r7, #4]
 800738c:	f003 0301 	and.w	r3, r3, #1
 8007390:	b29b      	uxth	r3, r3
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007396:	6a3b      	ldr	r3, [r7, #32]
 8007398:	881b      	ldrh	r3, [r3, #0]
 800739a:	b29b      	uxth	r3, r3
 800739c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	701a      	strb	r2, [r3, #0]
  }
}
 80073a6:	bf00      	nop
 80073a8:	372c      	adds	r7, #44	; 0x2c
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bc80      	pop	{r7}
 80073ae:	4770      	bx	lr

080073b0 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	460b      	mov	r3, r1
 80073ba:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80073bc:	2300      	movs	r3, #0
 80073be:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 80073c0:	2302      	movs	r3, #2
 80073c2:	2203      	movs	r2, #3
 80073c4:	2181      	movs	r1, #129	; 0x81
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f002 ff03 	bl	800a1d2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 80073d2:	2302      	movs	r3, #2
 80073d4:	2203      	movs	r2, #3
 80073d6:	2101      	movs	r1, #1
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f002 fefa 	bl	800a1d2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2201      	movs	r2, #1
 80073e2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 80073e6:	2054      	movs	r0, #84	; 0x54
 80073e8:	f003 f800 	bl	800a3ec <USBD_static_malloc>
 80073ec:	4602      	mov	r2, r0
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d102      	bne.n	8007404 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 80073fe:	2301      	movs	r3, #1
 8007400:	73fb      	strb	r3, [r7, #15]
 8007402:	e012      	b.n	800742a <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800740a:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	2340      	movs	r3, #64	; 0x40
 8007422:	2101      	movs	r1, #1
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f002 ffbe 	bl	800a3a6 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800742a:	7bfb      	ldrb	r3, [r7, #15]
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	460b      	mov	r3, r1
 800743e:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8007440:	2181      	movs	r1, #129	; 0x81
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f002 feeb 	bl	800a21e <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800744e:	2101      	movs	r1, #1
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f002 fee4 	bl	800a21e <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00e      	beq.n	8007486 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007478:	4618      	mov	r0, r3
 800747a:	f002 ffc3 	bl	800a404 <USBD_static_free>
    pdev->pClassData = NULL;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b088      	sub	sp, #32
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074a0:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 80074a6:	2300      	movs	r3, #0
 80074a8:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d051      	beq.n	8007562 <USBD_CUSTOM_HID_Setup+0xd2>
 80074be:	2b20      	cmp	r3, #32
 80074c0:	f040 80d8 	bne.w	8007674 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	785b      	ldrb	r3, [r3, #1]
 80074c8:	3b02      	subs	r3, #2
 80074ca:	2b09      	cmp	r3, #9
 80074cc:	d841      	bhi.n	8007552 <USBD_CUSTOM_HID_Setup+0xc2>
 80074ce:	a201      	add	r2, pc, #4	; (adr r2, 80074d4 <USBD_CUSTOM_HID_Setup+0x44>)
 80074d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d4:	0800752d 	.word	0x0800752d
 80074d8:	0800750b 	.word	0x0800750b
 80074dc:	08007553 	.word	0x08007553
 80074e0:	08007553 	.word	0x08007553
 80074e4:	08007553 	.word	0x08007553
 80074e8:	08007553 	.word	0x08007553
 80074ec:	08007553 	.word	0x08007553
 80074f0:	0800753d 	.word	0x0800753d
 80074f4:	0800751b 	.word	0x0800751b
 80074f8:	080074fd 	.word	0x080074fd
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	885b      	ldrh	r3, [r3, #2]
 8007500:	b2db      	uxtb	r3, r3
 8007502:	461a      	mov	r2, r3
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8007508:	e02a      	b.n	8007560 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	3340      	adds	r3, #64	; 0x40
 800750e:	2201      	movs	r2, #1
 8007510:	4619      	mov	r1, r3
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f001 f96a 	bl	80087ec <USBD_CtlSendData>
          break;
 8007518:	e022      	b.n	8007560 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	885b      	ldrh	r3, [r3, #2]
 800751e:	0a1b      	lsrs	r3, r3, #8
 8007520:	b29b      	uxth	r3, r3
 8007522:	b2db      	uxtb	r3, r3
 8007524:	461a      	mov	r2, r3
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 800752a:	e019      	b.n	8007560 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	3344      	adds	r3, #68	; 0x44
 8007530:	2201      	movs	r2, #1
 8007532:	4619      	mov	r1, r3
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f001 f959 	bl	80087ec <USBD_CtlSendData>
          break;
 800753a:	e011      	b.n	8007560 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	2201      	movs	r2, #1
 8007540:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8007542:	6939      	ldr	r1, [r7, #16]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	88db      	ldrh	r3, [r3, #6]
 8007548:	461a      	mov	r2, r3
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f001 f97c 	bl	8008848 <USBD_CtlPrepareRx>
          break;
 8007550:	e006      	b.n	8007560 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 8007552:	6839      	ldr	r1, [r7, #0]
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f001 f8df 	bl	8008718 <USBD_CtlError>
          ret = USBD_FAIL;
 800755a:	2302      	movs	r3, #2
 800755c:	75fb      	strb	r3, [r7, #23]
          break;
 800755e:	bf00      	nop
      }
      break;
 8007560:	e08f      	b.n	8007682 <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	785b      	ldrb	r3, [r3, #1]
 8007566:	2b0b      	cmp	r3, #11
 8007568:	d87c      	bhi.n	8007664 <USBD_CUSTOM_HID_Setup+0x1d4>
 800756a:	a201      	add	r2, pc, #4	; (adr r2, 8007570 <USBD_CUSTOM_HID_Setup+0xe0>)
 800756c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007570:	080075a1 	.word	0x080075a1
 8007574:	08007665 	.word	0x08007665
 8007578:	08007665 	.word	0x08007665
 800757c:	08007665 	.word	0x08007665
 8007580:	08007665 	.word	0x08007665
 8007584:	08007665 	.word	0x08007665
 8007588:	080075c9 	.word	0x080075c9
 800758c:	08007665 	.word	0x08007665
 8007590:	08007665 	.word	0x08007665
 8007594:	08007665 	.word	0x08007665
 8007598:	08007617 	.word	0x08007617
 800759c:	0800763f 	.word	0x0800763f
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075a6:	2b03      	cmp	r3, #3
 80075a8:	d107      	bne.n	80075ba <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80075aa:	f107 030e 	add.w	r3, r7, #14
 80075ae:	2202      	movs	r2, #2
 80075b0:	4619      	mov	r1, r3
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f001 f91a 	bl	80087ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075b8:	e05b      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80075ba:	6839      	ldr	r1, [r7, #0]
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f001 f8ab 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 80075c2:	2302      	movs	r3, #2
 80075c4:	75fb      	strb	r3, [r7, #23]
          break;
 80075c6:	e054      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	885b      	ldrh	r3, [r3, #2]
 80075cc:	0a1b      	lsrs	r3, r3, #8
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	2b22      	cmp	r3, #34	; 0x22
 80075d2:	d10b      	bne.n	80075ec <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	88db      	ldrh	r3, [r3, #6]
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	bf28      	it	cs
 80075dc:	2340      	movcs	r3, #64	; 0x40
 80075de:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	61bb      	str	r3, [r7, #24]
 80075ea:	e00d      	b.n	8007608 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	885b      	ldrh	r3, [r3, #2]
 80075f0:	0a1b      	lsrs	r3, r3, #8
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	2b21      	cmp	r3, #33	; 0x21
 80075f6:	d107      	bne.n	8007608 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 80075f8:	4b24      	ldr	r3, [pc, #144]	; (800768c <USBD_CUSTOM_HID_Setup+0x1fc>)
 80075fa:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	88db      	ldrh	r3, [r3, #6]
 8007600:	2b09      	cmp	r3, #9
 8007602:	bf28      	it	cs
 8007604:	2309      	movcs	r3, #9
 8007606:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8007608:	8bfb      	ldrh	r3, [r7, #30]
 800760a:	461a      	mov	r2, r3
 800760c:	69b9      	ldr	r1, [r7, #24]
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 f8ec 	bl	80087ec <USBD_CtlSendData>
          break;
 8007614:	e02d      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800761c:	2b03      	cmp	r3, #3
 800761e:	d107      	bne.n	8007630 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	3348      	adds	r3, #72	; 0x48
 8007624:	2201      	movs	r2, #1
 8007626:	4619      	mov	r1, r3
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f001 f8df 	bl	80087ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800762e:	e020      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8007630:	6839      	ldr	r1, [r7, #0]
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f001 f870 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 8007638:	2302      	movs	r3, #2
 800763a:	75fb      	strb	r3, [r7, #23]
          break;
 800763c:	e019      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007644:	2b03      	cmp	r3, #3
 8007646:	d106      	bne.n	8007656 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	885b      	ldrh	r3, [r3, #2]
 800764c:	b2db      	uxtb	r3, r3
 800764e:	461a      	mov	r2, r3
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007654:	e00d      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8007656:	6839      	ldr	r1, [r7, #0]
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f001 f85d 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 800765e:	2302      	movs	r3, #2
 8007660:	75fb      	strb	r3, [r7, #23]
          break;
 8007662:	e006      	b.n	8007672 <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8007664:	6839      	ldr	r1, [r7, #0]
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 f856 	bl	8008718 <USBD_CtlError>
          ret = USBD_FAIL;
 800766c:	2302      	movs	r3, #2
 800766e:	75fb      	strb	r3, [r7, #23]
          break;
 8007670:	bf00      	nop
      }
      break;
 8007672:	e006      	b.n	8007682 <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8007674:	6839      	ldr	r1, [r7, #0]
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f001 f84e 	bl	8008718 <USBD_CtlError>
      ret = USBD_FAIL;
 800767c:	2302      	movs	r3, #2
 800767e:	75fb      	strb	r3, [r7, #23]
      break;
 8007680:	bf00      	nop
  }
  return ret;
 8007682:	7dfb      	ldrb	r3, [r7, #23]
}
 8007684:	4618      	mov	r0, r3
 8007686:	3720      	adds	r7, #32
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	200000d4 	.word	0x200000d4

08007690 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2229      	movs	r2, #41	; 0x29
 800769c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800769e:	4b03      	ldr	r3, [pc, #12]	; (80076ac <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bc80      	pop	{r7}
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	20000050 	.word	0x20000050

080076b0 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2229      	movs	r2, #41	; 0x29
 80076bc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80076be:	4b03      	ldr	r3, [pc, #12]	; (80076cc <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bc80      	pop	{r7}
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	2000007c 	.word	0x2000007c

080076d0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2229      	movs	r2, #41	; 0x29
 80076dc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80076de:	4b03      	ldr	r3, [pc, #12]	; (80076ec <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bc80      	pop	{r7}
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	200000a8 	.word	0x200000a8

080076f0 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	460b      	mov	r3, r1
 80076fa:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	bc80      	pop	{r7}
 8007712:	4770      	bx	lr

08007714 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	460b      	mov	r3, r1
 800771e:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007726:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	68fa      	ldr	r2, [r7, #12]
 8007732:	7810      	ldrb	r0, [r2, #0]
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	7852      	ldrb	r2, [r2, #1]
 8007738:	4611      	mov	r1, r2
 800773a:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	2340      	movs	r3, #64	; 0x40
 8007740:	2101      	movs	r1, #1
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f002 fe2f 	bl	800a3a6 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b084      	sub	sp, #16
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007760:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007766:	2b01      	cmp	r3, #1
 8007768:	d10c      	bne.n	8007784 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	7810      	ldrb	r0, [r2, #0]
 8007776:	68fa      	ldr	r2, [r7, #12]
 8007778:	7852      	ldrb	r2, [r2, #1]
 800777a:	4611      	mov	r1, r2
 800777c:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
	...

08007790 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	220a      	movs	r2, #10
 800779c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800779e:	4b03      	ldr	r3, [pc, #12]	; (80077ac <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bc80      	pop	{r7}
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	200000e0 	.word	0x200000e0

080077b0 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80077ba:	2302      	movs	r3, #2
 80077bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d005      	beq.n	80077d0 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80077d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bc80      	pop	{r7}
 80077da:	4770      	bx	lr

080077dc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	4613      	mov	r3, r2
 80077e8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80077f0:	2302      	movs	r3, #2
 80077f2:	e01a      	b.n	800782a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d003      	beq.n	8007806 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	79fa      	ldrb	r2, [r7, #7]
 8007820:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f002 fc6a 	bl	800a0fc <USBD_LL_Init>

  return USBD_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3710      	adds	r7, #16
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007832:	b480      	push	{r7}
 8007834:	b085      	sub	sp, #20
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d006      	beq.n	8007854 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	73fb      	strb	r3, [r7, #15]
 8007852:	e001      	b.n	8007858 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007854:	2302      	movs	r3, #2
 8007856:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f002 fc95 	bl	800a19c <USBD_LL_Start>

  return USBD_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	bc80      	pop	{r7}
 800788e:	4770      	bx	lr

08007890 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	460b      	mov	r3, r1
 800789a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800789c:	2302      	movs	r3, #2
 800789e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00c      	beq.n	80078c4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	78fa      	ldrb	r2, [r7, #3]
 80078b4:	4611      	mov	r1, r2
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d101      	bne.n	80078c4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80078c0:	2300      	movs	r3, #0
 80078c2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80078c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b082      	sub	sp, #8
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
 80078d6:	460b      	mov	r3, r1
 80078d8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	78fa      	ldrb	r2, [r7, #3]
 80078e4:	4611      	mov	r1, r2
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	4798      	blx	r3

  return USBD_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007904:	6839      	ldr	r1, [r7, #0]
 8007906:	4618      	mov	r0, r3
 8007908:	f000 feca 	bl	80086a0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800791a:	461a      	mov	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007928:	f003 031f 	and.w	r3, r3, #31
 800792c:	2b01      	cmp	r3, #1
 800792e:	d00c      	beq.n	800794a <USBD_LL_SetupStage+0x56>
 8007930:	2b01      	cmp	r3, #1
 8007932:	d302      	bcc.n	800793a <USBD_LL_SetupStage+0x46>
 8007934:	2b02      	cmp	r3, #2
 8007936:	d010      	beq.n	800795a <USBD_LL_SetupStage+0x66>
 8007938:	e017      	b.n	800796a <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007940:	4619      	mov	r1, r3
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f9ca 	bl	8007cdc <USBD_StdDevReq>
      break;
 8007948:	e01a      	b.n	8007980 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007950:	4619      	mov	r1, r3
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 fa2c 	bl	8007db0 <USBD_StdItfReq>
      break;
 8007958:	e012      	b.n	8007980 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007960:	4619      	mov	r1, r3
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fa6a 	bl	8007e3c <USBD_StdEPReq>
      break;
 8007968:	e00a      	b.n	8007980 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007970:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007974:	b2db      	uxtb	r3, r3
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f002 fc6f 	bl	800a25c <USBD_LL_StallEP>
      break;
 800797e:	bf00      	nop
  }

  return USBD_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b086      	sub	sp, #24
 800798e:	af00      	add	r7, sp, #0
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	460b      	mov	r3, r1
 8007994:	607a      	str	r2, [r7, #4]
 8007996:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007998:	7afb      	ldrb	r3, [r7, #11]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d14b      	bne.n	8007a36 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80079a4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80079ac:	2b03      	cmp	r3, #3
 80079ae:	d134      	bne.n	8007a1a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	68da      	ldr	r2, [r3, #12]
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d919      	bls.n	80079f0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	68da      	ldr	r2, [r3, #12]
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	691b      	ldr	r3, [r3, #16]
 80079c4:	1ad2      	subs	r2, r2, r3
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	68da      	ldr	r2, [r3, #12]
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d203      	bcs.n	80079de <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80079da:	b29b      	uxth	r3, r3
 80079dc:	e002      	b.n	80079e4 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	461a      	mov	r2, r3
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f000 ff4b 	bl	8008884 <USBD_CtlContinueRx>
 80079ee:	e038      	b.n	8007a62 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00a      	beq.n	8007a12 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	d105      	bne.n	8007a12 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007a12:	68f8      	ldr	r0, [r7, #12]
 8007a14:	f000 ff48 	bl	80088a8 <USBD_CtlSendStatus>
 8007a18:	e023      	b.n	8007a62 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007a20:	2b05      	cmp	r3, #5
 8007a22:	d11e      	bne.n	8007a62 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f002 fc14 	bl	800a25c <USBD_LL_StallEP>
 8007a34:	e015      	b.n	8007a62 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00d      	beq.n	8007a5e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007a48:	2b03      	cmp	r3, #3
 8007a4a:	d108      	bne.n	8007a5e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	7afa      	ldrb	r2, [r7, #11]
 8007a56:	4611      	mov	r1, r2
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	4798      	blx	r3
 8007a5c:	e001      	b.n	8007a62 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e000      	b.n	8007a64 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3718      	adds	r7, #24
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b086      	sub	sp, #24
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	460b      	mov	r3, r1
 8007a76:	607a      	str	r2, [r7, #4]
 8007a78:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007a7a:	7afb      	ldrb	r3, [r7, #11]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d17f      	bne.n	8007b80 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	3314      	adds	r3, #20
 8007a84:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d15c      	bne.n	8007b4a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	68da      	ldr	r2, [r3, #12]
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d915      	bls.n	8007ac8 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	1ad2      	subs	r2, r2, r3
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 feb5 	bl	8008824 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007aba:	2300      	movs	r3, #0
 8007abc:	2200      	movs	r2, #0
 8007abe:	2100      	movs	r1, #0
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f002 fc70 	bl	800a3a6 <USBD_LL_PrepareReceive>
 8007ac6:	e04e      	b.n	8007b66 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	6912      	ldr	r2, [r2, #16]
 8007ad0:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ad4:	fb02 f201 	mul.w	r2, r2, r1
 8007ad8:	1a9b      	subs	r3, r3, r2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d11c      	bne.n	8007b18 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	689a      	ldr	r2, [r3, #8]
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d316      	bcc.n	8007b18 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d20f      	bcs.n	8007b18 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007af8:	2200      	movs	r2, #0
 8007afa:	2100      	movs	r1, #0
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 fe91 	bl	8008824 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	2100      	movs	r1, #0
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	f002 fc48 	bl	800a3a6 <USBD_LL_PrepareReceive>
 8007b16:	e026      	b.n	8007b66 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007b2a:	2b03      	cmp	r3, #3
 8007b2c:	d105      	bne.n	8007b3a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007b3a:	2180      	movs	r1, #128	; 0x80
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f002 fb8d 	bl	800a25c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	f000 fec3 	bl	80088ce <USBD_CtlReceiveStatus>
 8007b48:	e00d      	b.n	8007b66 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007b50:	2b04      	cmp	r3, #4
 8007b52:	d004      	beq.n	8007b5e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d103      	bne.n	8007b66 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007b5e:	2180      	movs	r1, #128	; 0x80
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f002 fb7b 	bl	800a25c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d11d      	bne.n	8007bac <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f7ff fe83 	bl	800787c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007b7e:	e015      	b.n	8007bac <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00d      	beq.n	8007ba8 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007b92:	2b03      	cmp	r3, #3
 8007b94:	d108      	bne.n	8007ba8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	7afa      	ldrb	r2, [r7, #11]
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	4798      	blx	r3
 8007ba6:	e001      	b.n	8007bac <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e000      	b.n	8007bae <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b082      	sub	sp, #8
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007bbe:	2340      	movs	r3, #64	; 0x40
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f002 fb04 	bl	800a1d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2240      	movs	r2, #64	; 0x40
 8007bd6:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007bda:	2340      	movs	r3, #64	; 0x40
 8007bdc:	2200      	movs	r2, #0
 8007bde:	2180      	movs	r1, #128	; 0x80
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f002 faf6 	bl	800a1d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2240      	movs	r2, #64	; 0x40
 8007bf0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d009      	beq.n	8007c2e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	6852      	ldr	r2, [r2, #4]
 8007c26:	b2d2      	uxtb	r2, r2
 8007c28:	4611      	mov	r1, r2
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	4798      	blx	r3
  }

  return USBD_OK;
 8007c2e:	2300      	movs	r3, #0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3708      	adds	r7, #8
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	460b      	mov	r3, r1
 8007c42:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	78fa      	ldrb	r2, [r7, #3]
 8007c48:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bc80      	pop	{r7}
 8007c54:	4770      	bx	lr

08007c56 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b083      	sub	sp, #12
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2204      	movs	r2, #4
 8007c6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bc80      	pop	{r7}
 8007c7c:	4770      	bx	lr

08007c7e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b083      	sub	sp, #12
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c8c:	2b04      	cmp	r3, #4
 8007c8e:	d105      	bne.n	8007c9c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	370c      	adds	r7, #12
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bc80      	pop	{r7}
 8007ca6:	4770      	bx	lr

08007ca8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cb6:	2b03      	cmp	r3, #3
 8007cb8:	d10b      	bne.n	8007cd2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d005      	beq.n	8007cd2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ccc:	69db      	ldr	r3, [r3, #28]
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007cd2:	2300      	movs	r3, #0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007cf2:	2b20      	cmp	r3, #32
 8007cf4:	d004      	beq.n	8007d00 <USBD_StdDevReq+0x24>
 8007cf6:	2b40      	cmp	r3, #64	; 0x40
 8007cf8:	d002      	beq.n	8007d00 <USBD_StdDevReq+0x24>
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d008      	beq.n	8007d10 <USBD_StdDevReq+0x34>
 8007cfe:	e04c      	b.n	8007d9a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	4798      	blx	r3
      break;
 8007d0e:	e049      	b.n	8007da4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	785b      	ldrb	r3, [r3, #1]
 8007d14:	2b09      	cmp	r3, #9
 8007d16:	d83a      	bhi.n	8007d8e <USBD_StdDevReq+0xb2>
 8007d18:	a201      	add	r2, pc, #4	; (adr r2, 8007d20 <USBD_StdDevReq+0x44>)
 8007d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d1e:	bf00      	nop
 8007d20:	08007d71 	.word	0x08007d71
 8007d24:	08007d85 	.word	0x08007d85
 8007d28:	08007d8f 	.word	0x08007d8f
 8007d2c:	08007d7b 	.word	0x08007d7b
 8007d30:	08007d8f 	.word	0x08007d8f
 8007d34:	08007d53 	.word	0x08007d53
 8007d38:	08007d49 	.word	0x08007d49
 8007d3c:	08007d8f 	.word	0x08007d8f
 8007d40:	08007d67 	.word	0x08007d67
 8007d44:	08007d5d 	.word	0x08007d5d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f9d4 	bl	80080f8 <USBD_GetDescriptor>
          break;
 8007d50:	e022      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007d52:	6839      	ldr	r1, [r7, #0]
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 fb37 	bl	80083c8 <USBD_SetAddress>
          break;
 8007d5a:	e01d      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007d5c:	6839      	ldr	r1, [r7, #0]
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 fb74 	bl	800844c <USBD_SetConfig>
          break;
 8007d64:	e018      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007d66:	6839      	ldr	r1, [r7, #0]
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 fbfd 	bl	8008568 <USBD_GetConfig>
          break;
 8007d6e:	e013      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007d70:	6839      	ldr	r1, [r7, #0]
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fc2c 	bl	80085d0 <USBD_GetStatus>
          break;
 8007d78:	e00e      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007d7a:	6839      	ldr	r1, [r7, #0]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fc5a 	bl	8008636 <USBD_SetFeature>
          break;
 8007d82:	e009      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fc69 	bl	800865e <USBD_ClrFeature>
          break;
 8007d8c:	e004      	b.n	8007d98 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007d8e:	6839      	ldr	r1, [r7, #0]
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fcc1 	bl	8008718 <USBD_CtlError>
          break;
 8007d96:	bf00      	nop
      }
      break;
 8007d98:	e004      	b.n	8007da4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007d9a:	6839      	ldr	r1, [r7, #0]
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 fcbb 	bl	8008718 <USBD_CtlError>
      break;
 8007da2:	bf00      	nop
  }

  return ret;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop

08007db0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007dc6:	2b20      	cmp	r3, #32
 8007dc8:	d003      	beq.n	8007dd2 <USBD_StdItfReq+0x22>
 8007dca:	2b40      	cmp	r3, #64	; 0x40
 8007dcc:	d001      	beq.n	8007dd2 <USBD_StdItfReq+0x22>
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d12a      	bne.n	8007e28 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	d81d      	bhi.n	8007e1a <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	889b      	ldrh	r3, [r3, #4]
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d813      	bhi.n	8007e10 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	6839      	ldr	r1, [r7, #0]
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	4798      	blx	r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	88db      	ldrh	r3, [r3, #6]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d110      	bne.n	8007e24 <USBD_StdItfReq+0x74>
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d10d      	bne.n	8007e24 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fd4d 	bl	80088a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007e0e:	e009      	b.n	8007e24 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8007e10:	6839      	ldr	r1, [r7, #0]
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 fc80 	bl	8008718 <USBD_CtlError>
          break;
 8007e18:	e004      	b.n	8007e24 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8007e1a:	6839      	ldr	r1, [r7, #0]
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 fc7b 	bl	8008718 <USBD_CtlError>
          break;
 8007e22:	e000      	b.n	8007e26 <USBD_StdItfReq+0x76>
          break;
 8007e24:	bf00      	nop
      }
      break;
 8007e26:	e004      	b.n	8007e32 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8007e28:	6839      	ldr	r1, [r7, #0]
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 fc74 	bl	8008718 <USBD_CtlError>
      break;
 8007e30:	bf00      	nop
  }

  return USBD_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	889b      	ldrh	r3, [r3, #4]
 8007e4e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e58:	2b20      	cmp	r3, #32
 8007e5a:	d004      	beq.n	8007e66 <USBD_StdEPReq+0x2a>
 8007e5c:	2b40      	cmp	r3, #64	; 0x40
 8007e5e:	d002      	beq.n	8007e66 <USBD_StdEPReq+0x2a>
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d008      	beq.n	8007e76 <USBD_StdEPReq+0x3a>
 8007e64:	e13d      	b.n	80080e2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	6839      	ldr	r1, [r7, #0]
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	4798      	blx	r3
      break;
 8007e74:	e13a      	b.n	80080ec <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e7e:	2b20      	cmp	r3, #32
 8007e80:	d10a      	bne.n	8007e98 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
 8007e90:	4603      	mov	r3, r0
 8007e92:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007e94:	7bfb      	ldrb	r3, [r7, #15]
 8007e96:	e12a      	b.n	80080ee <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d03e      	beq.n	8007f1e <USBD_StdEPReq+0xe2>
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d002      	beq.n	8007eaa <USBD_StdEPReq+0x6e>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d070      	beq.n	8007f8a <USBD_StdEPReq+0x14e>
 8007ea8:	e115      	b.n	80080d6 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d002      	beq.n	8007eba <USBD_StdEPReq+0x7e>
 8007eb4:	2b03      	cmp	r3, #3
 8007eb6:	d015      	beq.n	8007ee4 <USBD_StdEPReq+0xa8>
 8007eb8:	e02b      	b.n	8007f12 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007eba:	7bbb      	ldrb	r3, [r7, #14]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00c      	beq.n	8007eda <USBD_StdEPReq+0x9e>
 8007ec0:	7bbb      	ldrb	r3, [r7, #14]
 8007ec2:	2b80      	cmp	r3, #128	; 0x80
 8007ec4:	d009      	beq.n	8007eda <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007ec6:	7bbb      	ldrb	r3, [r7, #14]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f002 f9c6 	bl	800a25c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ed0:	2180      	movs	r1, #128	; 0x80
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f002 f9c2 	bl	800a25c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ed8:	e020      	b.n	8007f1c <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8007eda:	6839      	ldr	r1, [r7, #0]
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fc1b 	bl	8008718 <USBD_CtlError>
              break;
 8007ee2:	e01b      	b.n	8007f1c <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	885b      	ldrh	r3, [r3, #2]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10e      	bne.n	8007f0a <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8007eec:	7bbb      	ldrb	r3, [r7, #14]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d00b      	beq.n	8007f0a <USBD_StdEPReq+0xce>
 8007ef2:	7bbb      	ldrb	r3, [r7, #14]
 8007ef4:	2b80      	cmp	r3, #128	; 0x80
 8007ef6:	d008      	beq.n	8007f0a <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	88db      	ldrh	r3, [r3, #6]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d104      	bne.n	8007f0a <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007f00:	7bbb      	ldrb	r3, [r7, #14]
 8007f02:	4619      	mov	r1, r3
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f002 f9a9 	bl	800a25c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fccc 	bl	80088a8 <USBD_CtlSendStatus>

              break;
 8007f10:	e004      	b.n	8007f1c <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8007f12:	6839      	ldr	r1, [r7, #0]
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 fbff 	bl	8008718 <USBD_CtlError>
              break;
 8007f1a:	bf00      	nop
          }
          break;
 8007f1c:	e0e0      	b.n	80080e0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d002      	beq.n	8007f2e <USBD_StdEPReq+0xf2>
 8007f28:	2b03      	cmp	r3, #3
 8007f2a:	d015      	beq.n	8007f58 <USBD_StdEPReq+0x11c>
 8007f2c:	e026      	b.n	8007f7c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f2e:	7bbb      	ldrb	r3, [r7, #14]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00c      	beq.n	8007f4e <USBD_StdEPReq+0x112>
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	2b80      	cmp	r3, #128	; 0x80
 8007f38:	d009      	beq.n	8007f4e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007f3a:	7bbb      	ldrb	r3, [r7, #14]
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f002 f98c 	bl	800a25c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007f44:	2180      	movs	r1, #128	; 0x80
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f002 f988 	bl	800a25c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f4c:	e01c      	b.n	8007f88 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8007f4e:	6839      	ldr	r1, [r7, #0]
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 fbe1 	bl	8008718 <USBD_CtlError>
              break;
 8007f56:	e017      	b.n	8007f88 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	885b      	ldrh	r3, [r3, #2]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d112      	bne.n	8007f86 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007f60:	7bbb      	ldrb	r3, [r7, #14]
 8007f62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f6a:	7bbb      	ldrb	r3, [r7, #14]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f002 f993 	bl	800a29a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fc97 	bl	80088a8 <USBD_CtlSendStatus>
              }
              break;
 8007f7a:	e004      	b.n	8007f86 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8007f7c:	6839      	ldr	r1, [r7, #0]
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fbca 	bl	8008718 <USBD_CtlError>
              break;
 8007f84:	e000      	b.n	8007f88 <USBD_StdEPReq+0x14c>
              break;
 8007f86:	bf00      	nop
          }
          break;
 8007f88:	e0aa      	b.n	80080e0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f90:	2b02      	cmp	r3, #2
 8007f92:	d002      	beq.n	8007f9a <USBD_StdEPReq+0x15e>
 8007f94:	2b03      	cmp	r3, #3
 8007f96:	d032      	beq.n	8007ffe <USBD_StdEPReq+0x1c2>
 8007f98:	e097      	b.n	80080ca <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f9a:	7bbb      	ldrb	r3, [r7, #14]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d007      	beq.n	8007fb0 <USBD_StdEPReq+0x174>
 8007fa0:	7bbb      	ldrb	r3, [r7, #14]
 8007fa2:	2b80      	cmp	r3, #128	; 0x80
 8007fa4:	d004      	beq.n	8007fb0 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8007fa6:	6839      	ldr	r1, [r7, #0]
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fbb5 	bl	8008718 <USBD_CtlError>
                break;
 8007fae:	e091      	b.n	80080d4 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	da0b      	bge.n	8007fd0 <USBD_StdEPReq+0x194>
 8007fb8:	7bbb      	ldrb	r3, [r7, #14]
 8007fba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	4413      	add	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	3310      	adds	r3, #16
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	4413      	add	r3, r2
 8007fcc:	3304      	adds	r3, #4
 8007fce:	e00b      	b.n	8007fe8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007fd0:	7bbb      	ldrb	r3, [r7, #14]
 8007fd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	3304      	adds	r3, #4
 8007fe8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2200      	movs	r2, #0
 8007fee:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fbf8 	bl	80087ec <USBD_CtlSendData>
              break;
 8007ffc:	e06a      	b.n	80080d4 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007ffe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008002:	2b00      	cmp	r3, #0
 8008004:	da11      	bge.n	800802a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008006:	7bbb      	ldrb	r3, [r7, #14]
 8008008:	f003 020f 	and.w	r2, r3, #15
 800800c:	6879      	ldr	r1, [r7, #4]
 800800e:	4613      	mov	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4413      	add	r3, r2
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	440b      	add	r3, r1
 8008018:	3318      	adds	r3, #24
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d117      	bne.n	8008050 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008020:	6839      	ldr	r1, [r7, #0]
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fb78 	bl	8008718 <USBD_CtlError>
                  break;
 8008028:	e054      	b.n	80080d4 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800802a:	7bbb      	ldrb	r3, [r7, #14]
 800802c:	f003 020f 	and.w	r2, r3, #15
 8008030:	6879      	ldr	r1, [r7, #4]
 8008032:	4613      	mov	r3, r2
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	4413      	add	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	440b      	add	r3, r1
 800803c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d104      	bne.n	8008050 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fb65 	bl	8008718 <USBD_CtlError>
                  break;
 800804e:	e041      	b.n	80080d4 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008050:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008054:	2b00      	cmp	r3, #0
 8008056:	da0b      	bge.n	8008070 <USBD_StdEPReq+0x234>
 8008058:	7bbb      	ldrb	r3, [r7, #14]
 800805a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	3310      	adds	r3, #16
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	4413      	add	r3, r2
 800806c:	3304      	adds	r3, #4
 800806e:	e00b      	b.n	8008088 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008070:	7bbb      	ldrb	r3, [r7, #14]
 8008072:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008076:	4613      	mov	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	4413      	add	r3, r2
 8008086:	3304      	adds	r3, #4
 8008088:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800808a:	7bbb      	ldrb	r3, [r7, #14]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d002      	beq.n	8008096 <USBD_StdEPReq+0x25a>
 8008090:	7bbb      	ldrb	r3, [r7, #14]
 8008092:	2b80      	cmp	r3, #128	; 0x80
 8008094:	d103      	bne.n	800809e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]
 800809c:	e00e      	b.n	80080bc <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	4619      	mov	r1, r3
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f002 f918 	bl	800a2d8 <USBD_LL_IsStallEP>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d003      	beq.n	80080b6 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2201      	movs	r2, #1
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	e002      	b.n	80080bc <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2200      	movs	r2, #0
 80080ba:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2202      	movs	r2, #2
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fb92 	bl	80087ec <USBD_CtlSendData>
              break;
 80080c8:	e004      	b.n	80080d4 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 80080ca:	6839      	ldr	r1, [r7, #0]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fb23 	bl	8008718 <USBD_CtlError>
              break;
 80080d2:	bf00      	nop
          }
          break;
 80080d4:	e004      	b.n	80080e0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 80080d6:	6839      	ldr	r1, [r7, #0]
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fb1d 	bl	8008718 <USBD_CtlError>
          break;
 80080de:	bf00      	nop
      }
      break;
 80080e0:	e004      	b.n	80080ec <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fb17 	bl	8008718 <USBD_CtlError>
      break;
 80080ea:	bf00      	nop
  }

  return ret;
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
	...

080080f8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008102:	2300      	movs	r3, #0
 8008104:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800810a:	2300      	movs	r3, #0
 800810c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	885b      	ldrh	r3, [r3, #2]
 8008112:	0a1b      	lsrs	r3, r3, #8
 8008114:	b29b      	uxth	r3, r3
 8008116:	3b01      	subs	r3, #1
 8008118:	2b06      	cmp	r3, #6
 800811a:	f200 8128 	bhi.w	800836e <USBD_GetDescriptor+0x276>
 800811e:	a201      	add	r2, pc, #4	; (adr r2, 8008124 <USBD_GetDescriptor+0x2c>)
 8008120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008124:	08008141 	.word	0x08008141
 8008128:	08008159 	.word	0x08008159
 800812c:	08008199 	.word	0x08008199
 8008130:	0800836f 	.word	0x0800836f
 8008134:	0800836f 	.word	0x0800836f
 8008138:	0800830f 	.word	0x0800830f
 800813c:	0800833b 	.word	0x0800833b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	7c12      	ldrb	r2, [r2, #16]
 800814c:	f107 0108 	add.w	r1, r7, #8
 8008150:	4610      	mov	r0, r2
 8008152:	4798      	blx	r3
 8008154:	60f8      	str	r0, [r7, #12]
      break;
 8008156:	e112      	b.n	800837e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	7c1b      	ldrb	r3, [r3, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10d      	bne.n	800817c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008168:	f107 0208 	add.w	r2, r7, #8
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	3301      	adds	r3, #1
 8008176:	2202      	movs	r2, #2
 8008178:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800817a:	e100      	b.n	800837e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008184:	f107 0208 	add.w	r2, r7, #8
 8008188:	4610      	mov	r0, r2
 800818a:	4798      	blx	r3
 800818c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3301      	adds	r3, #1
 8008192:	2202      	movs	r2, #2
 8008194:	701a      	strb	r2, [r3, #0]
      break;
 8008196:	e0f2      	b.n	800837e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	885b      	ldrh	r3, [r3, #2]
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b05      	cmp	r3, #5
 80081a0:	f200 80ac 	bhi.w	80082fc <USBD_GetDescriptor+0x204>
 80081a4:	a201      	add	r2, pc, #4	; (adr r2, 80081ac <USBD_GetDescriptor+0xb4>)
 80081a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081aa:	bf00      	nop
 80081ac:	080081c5 	.word	0x080081c5
 80081b0:	080081f9 	.word	0x080081f9
 80081b4:	0800822d 	.word	0x0800822d
 80081b8:	08008261 	.word	0x08008261
 80081bc:	08008295 	.word	0x08008295
 80081c0:	080082c9 	.word	0x080082c9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00b      	beq.n	80081e8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	7c12      	ldrb	r2, [r2, #16]
 80081dc:	f107 0108 	add.w	r1, r7, #8
 80081e0:	4610      	mov	r0, r2
 80081e2:	4798      	blx	r3
 80081e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081e6:	e091      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fa94 	bl	8008718 <USBD_CtlError>
            err++;
 80081f0:	7afb      	ldrb	r3, [r7, #11]
 80081f2:	3301      	adds	r3, #1
 80081f4:	72fb      	strb	r3, [r7, #11]
          break;
 80081f6:	e089      	b.n	800830c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00b      	beq.n	800821c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	7c12      	ldrb	r2, [r2, #16]
 8008210:	f107 0108 	add.w	r1, r7, #8
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
 8008218:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800821a:	e077      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800821c:	6839      	ldr	r1, [r7, #0]
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fa7a 	bl	8008718 <USBD_CtlError>
            err++;
 8008224:	7afb      	ldrb	r3, [r7, #11]
 8008226:	3301      	adds	r3, #1
 8008228:	72fb      	strb	r3, [r7, #11]
          break;
 800822a:	e06f      	b.n	800830c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00b      	beq.n	8008250 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	7c12      	ldrb	r2, [r2, #16]
 8008244:	f107 0108 	add.w	r1, r7, #8
 8008248:	4610      	mov	r0, r2
 800824a:	4798      	blx	r3
 800824c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800824e:	e05d      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008250:	6839      	ldr	r1, [r7, #0]
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fa60 	bl	8008718 <USBD_CtlError>
            err++;
 8008258:	7afb      	ldrb	r3, [r7, #11]
 800825a:	3301      	adds	r3, #1
 800825c:	72fb      	strb	r3, [r7, #11]
          break;
 800825e:	e055      	b.n	800830c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00b      	beq.n	8008284 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	7c12      	ldrb	r2, [r2, #16]
 8008278:	f107 0108 	add.w	r1, r7, #8
 800827c:	4610      	mov	r0, r2
 800827e:	4798      	blx	r3
 8008280:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008282:	e043      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008284:	6839      	ldr	r1, [r7, #0]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 fa46 	bl	8008718 <USBD_CtlError>
            err++;
 800828c:	7afb      	ldrb	r3, [r7, #11]
 800828e:	3301      	adds	r3, #1
 8008290:	72fb      	strb	r3, [r7, #11]
          break;
 8008292:	e03b      	b.n	800830c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800829a:	695b      	ldr	r3, [r3, #20]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00b      	beq.n	80082b8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	7c12      	ldrb	r2, [r2, #16]
 80082ac:	f107 0108 	add.w	r1, r7, #8
 80082b0:	4610      	mov	r0, r2
 80082b2:	4798      	blx	r3
 80082b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082b6:	e029      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082b8:	6839      	ldr	r1, [r7, #0]
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fa2c 	bl	8008718 <USBD_CtlError>
            err++;
 80082c0:	7afb      	ldrb	r3, [r7, #11]
 80082c2:	3301      	adds	r3, #1
 80082c4:	72fb      	strb	r3, [r7, #11]
          break;
 80082c6:	e021      	b.n	800830c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00b      	beq.n	80082ec <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	7c12      	ldrb	r2, [r2, #16]
 80082e0:	f107 0108 	add.w	r1, r7, #8
 80082e4:	4610      	mov	r0, r2
 80082e6:	4798      	blx	r3
 80082e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082ea:	e00f      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082ec:	6839      	ldr	r1, [r7, #0]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fa12 	bl	8008718 <USBD_CtlError>
            err++;
 80082f4:	7afb      	ldrb	r3, [r7, #11]
 80082f6:	3301      	adds	r3, #1
 80082f8:	72fb      	strb	r3, [r7, #11]
          break;
 80082fa:	e007      	b.n	800830c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fa0a 	bl	8008718 <USBD_CtlError>
          err++;
 8008304:	7afb      	ldrb	r3, [r7, #11]
 8008306:	3301      	adds	r3, #1
 8008308:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800830a:	e038      	b.n	800837e <USBD_GetDescriptor+0x286>
 800830c:	e037      	b.n	800837e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	7c1b      	ldrb	r3, [r3, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d109      	bne.n	800832a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800831c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800831e:	f107 0208 	add.w	r2, r7, #8
 8008322:	4610      	mov	r0, r2
 8008324:	4798      	blx	r3
 8008326:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008328:	e029      	b.n	800837e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800832a:	6839      	ldr	r1, [r7, #0]
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f9f3 	bl	8008718 <USBD_CtlError>
        err++;
 8008332:	7afb      	ldrb	r3, [r7, #11]
 8008334:	3301      	adds	r3, #1
 8008336:	72fb      	strb	r3, [r7, #11]
      break;
 8008338:	e021      	b.n	800837e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	7c1b      	ldrb	r3, [r3, #16]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10d      	bne.n	800835e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800834a:	f107 0208 	add.w	r2, r7, #8
 800834e:	4610      	mov	r0, r2
 8008350:	4798      	blx	r3
 8008352:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	3301      	adds	r3, #1
 8008358:	2207      	movs	r2, #7
 800835a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800835c:	e00f      	b.n	800837e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800835e:	6839      	ldr	r1, [r7, #0]
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 f9d9 	bl	8008718 <USBD_CtlError>
        err++;
 8008366:	7afb      	ldrb	r3, [r7, #11]
 8008368:	3301      	adds	r3, #1
 800836a:	72fb      	strb	r3, [r7, #11]
      break;
 800836c:	e007      	b.n	800837e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800836e:	6839      	ldr	r1, [r7, #0]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f9d1 	bl	8008718 <USBD_CtlError>
      err++;
 8008376:	7afb      	ldrb	r3, [r7, #11]
 8008378:	3301      	adds	r3, #1
 800837a:	72fb      	strb	r3, [r7, #11]
      break;
 800837c:	bf00      	nop
  }

  if (err != 0U)
 800837e:	7afb      	ldrb	r3, [r7, #11]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d11c      	bne.n	80083be <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008384:	893b      	ldrh	r3, [r7, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d011      	beq.n	80083ae <USBD_GetDescriptor+0x2b6>
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	88db      	ldrh	r3, [r3, #6]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00d      	beq.n	80083ae <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	88da      	ldrh	r2, [r3, #6]
 8008396:	893b      	ldrh	r3, [r7, #8]
 8008398:	4293      	cmp	r3, r2
 800839a:	bf28      	it	cs
 800839c:	4613      	movcs	r3, r2
 800839e:	b29b      	uxth	r3, r3
 80083a0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80083a2:	893b      	ldrh	r3, [r7, #8]
 80083a4:	461a      	mov	r2, r3
 80083a6:	68f9      	ldr	r1, [r7, #12]
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 fa1f 	bl	80087ec <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	88db      	ldrh	r3, [r3, #6]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d104      	bne.n	80083c0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fa76 	bl	80088a8 <USBD_CtlSendStatus>
 80083bc:	e000      	b.n	80083c0 <USBD_GetDescriptor+0x2c8>
    return;
 80083be:	bf00      	nop
    }
  }
}
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop

080083c8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	889b      	ldrh	r3, [r3, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d130      	bne.n	800843c <USBD_SetAddress+0x74>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	88db      	ldrh	r3, [r3, #6]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d12c      	bne.n	800843c <USBD_SetAddress+0x74>
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	885b      	ldrh	r3, [r3, #2]
 80083e6:	2b7f      	cmp	r3, #127	; 0x7f
 80083e8:	d828      	bhi.n	800843c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	885b      	ldrh	r3, [r3, #2]
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083fc:	2b03      	cmp	r3, #3
 80083fe:	d104      	bne.n	800840a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008400:	6839      	ldr	r1, [r7, #0]
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f988 	bl	8008718 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008408:	e01c      	b.n	8008444 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	7bfa      	ldrb	r2, [r7, #15]
 800840e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	4619      	mov	r1, r3
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f001 ff83 	bl	800a322 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 fa43 	bl	80088a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008430:	e008      	b.n	8008444 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2201      	movs	r2, #1
 8008436:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800843a:	e003      	b.n	8008444 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800843c:	6839      	ldr	r1, [r7, #0]
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f96a 	bl	8008718 <USBD_CtlError>
  }
}
 8008444:	bf00      	nop
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	885b      	ldrh	r3, [r3, #2]
 800845a:	b2da      	uxtb	r2, r3
 800845c:	4b41      	ldr	r3, [pc, #260]	; (8008564 <USBD_SetConfig+0x118>)
 800845e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008460:	4b40      	ldr	r3, [pc, #256]	; (8008564 <USBD_SetConfig+0x118>)
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d904      	bls.n	8008472 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008468:	6839      	ldr	r1, [r7, #0]
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f954 	bl	8008718 <USBD_CtlError>
 8008470:	e075      	b.n	800855e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008478:	2b02      	cmp	r3, #2
 800847a:	d002      	beq.n	8008482 <USBD_SetConfig+0x36>
 800847c:	2b03      	cmp	r3, #3
 800847e:	d023      	beq.n	80084c8 <USBD_SetConfig+0x7c>
 8008480:	e062      	b.n	8008548 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008482:	4b38      	ldr	r3, [pc, #224]	; (8008564 <USBD_SetConfig+0x118>)
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d01a      	beq.n	80084c0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800848a:	4b36      	ldr	r3, [pc, #216]	; (8008564 <USBD_SetConfig+0x118>)
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	461a      	mov	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2203      	movs	r2, #3
 8008498:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800849c:	4b31      	ldr	r3, [pc, #196]	; (8008564 <USBD_SetConfig+0x118>)
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7ff f9f4 	bl	8007890 <USBD_SetClassConfig>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	d104      	bne.n	80084b8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80084ae:	6839      	ldr	r1, [r7, #0]
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 f931 	bl	8008718 <USBD_CtlError>
            return;
 80084b6:	e052      	b.n	800855e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f9f5 	bl	80088a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80084be:	e04e      	b.n	800855e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 f9f1 	bl	80088a8 <USBD_CtlSendStatus>
        break;
 80084c6:	e04a      	b.n	800855e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80084c8:	4b26      	ldr	r3, [pc, #152]	; (8008564 <USBD_SetConfig+0x118>)
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d112      	bne.n	80084f6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80084d8:	4b22      	ldr	r3, [pc, #136]	; (8008564 <USBD_SetConfig+0x118>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	461a      	mov	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80084e2:	4b20      	ldr	r3, [pc, #128]	; (8008564 <USBD_SetConfig+0x118>)
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	4619      	mov	r1, r3
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f7ff f9f0 	bl	80078ce <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f9da 	bl	80088a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80084f4:	e033      	b.n	800855e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80084f6:	4b1b      	ldr	r3, [pc, #108]	; (8008564 <USBD_SetConfig+0x118>)
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	461a      	mov	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	429a      	cmp	r2, r3
 8008502:	d01d      	beq.n	8008540 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	b2db      	uxtb	r3, r3
 800850a:	4619      	mov	r1, r3
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7ff f9de 	bl	80078ce <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008512:	4b14      	ldr	r3, [pc, #80]	; (8008564 <USBD_SetConfig+0x118>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800851c:	4b11      	ldr	r3, [pc, #68]	; (8008564 <USBD_SetConfig+0x118>)
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	4619      	mov	r1, r3
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f7ff f9b4 	bl	8007890 <USBD_SetClassConfig>
 8008528:	4603      	mov	r3, r0
 800852a:	2b02      	cmp	r3, #2
 800852c:	d104      	bne.n	8008538 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800852e:	6839      	ldr	r1, [r7, #0]
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f8f1 	bl	8008718 <USBD_CtlError>
            return;
 8008536:	e012      	b.n	800855e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 f9b5 	bl	80088a8 <USBD_CtlSendStatus>
        break;
 800853e:	e00e      	b.n	800855e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 f9b1 	bl	80088a8 <USBD_CtlSendStatus>
        break;
 8008546:	e00a      	b.n	800855e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008548:	6839      	ldr	r1, [r7, #0]
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f8e4 	bl	8008718 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008550:	4b04      	ldr	r3, [pc, #16]	; (8008564 <USBD_SetConfig+0x118>)
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	4619      	mov	r1, r3
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7ff f9b9 	bl	80078ce <USBD_ClrClassConfig>
        break;
 800855c:	bf00      	nop
    }
  }
}
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	20000474 	.word	0x20000474

08008568 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	88db      	ldrh	r3, [r3, #6]
 8008576:	2b01      	cmp	r3, #1
 8008578:	d004      	beq.n	8008584 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800857a:	6839      	ldr	r1, [r7, #0]
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 f8cb 	bl	8008718 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008582:	e021      	b.n	80085c8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800858a:	2b01      	cmp	r3, #1
 800858c:	db17      	blt.n	80085be <USBD_GetConfig+0x56>
 800858e:	2b02      	cmp	r3, #2
 8008590:	dd02      	ble.n	8008598 <USBD_GetConfig+0x30>
 8008592:	2b03      	cmp	r3, #3
 8008594:	d00b      	beq.n	80085ae <USBD_GetConfig+0x46>
 8008596:	e012      	b.n	80085be <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	3308      	adds	r3, #8
 80085a2:	2201      	movs	r2, #1
 80085a4:	4619      	mov	r1, r3
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 f920 	bl	80087ec <USBD_CtlSendData>
        break;
 80085ac:	e00c      	b.n	80085c8 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	3304      	adds	r3, #4
 80085b2:	2201      	movs	r2, #1
 80085b4:	4619      	mov	r1, r3
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f918 	bl	80087ec <USBD_CtlSendData>
        break;
 80085bc:	e004      	b.n	80085c8 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 f8a9 	bl	8008718 <USBD_CtlError>
        break;
 80085c6:	bf00      	nop
}
 80085c8:	bf00      	nop
 80085ca:	3708      	adds	r7, #8
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085e0:	3b01      	subs	r3, #1
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d81e      	bhi.n	8008624 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	88db      	ldrh	r3, [r3, #6]
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d004      	beq.n	80085f8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80085ee:	6839      	ldr	r1, [r7, #0]
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 f891 	bl	8008718 <USBD_CtlError>
        break;
 80085f6:	e01a      	b.n	800862e <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008604:	2b00      	cmp	r3, #0
 8008606:	d005      	beq.n	8008614 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	f043 0202 	orr.w	r2, r3, #2
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	330c      	adds	r3, #12
 8008618:	2202      	movs	r2, #2
 800861a:	4619      	mov	r1, r3
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 f8e5 	bl	80087ec <USBD_CtlSendData>
      break;
 8008622:	e004      	b.n	800862e <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008624:	6839      	ldr	r1, [r7, #0]
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f876 	bl	8008718 <USBD_CtlError>
      break;
 800862c:	bf00      	nop
  }
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b082      	sub	sp, #8
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	885b      	ldrh	r3, [r3, #2]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d106      	bne.n	8008656 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f929 	bl	80088a8 <USBD_CtlSendStatus>
  }
}
 8008656:	bf00      	nop
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b082      	sub	sp, #8
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
 8008666:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800866e:	3b01      	subs	r3, #1
 8008670:	2b02      	cmp	r3, #2
 8008672:	d80b      	bhi.n	800868c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	885b      	ldrh	r3, [r3, #2]
 8008678:	2b01      	cmp	r3, #1
 800867a:	d10c      	bne.n	8008696 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 f90f 	bl	80088a8 <USBD_CtlSendStatus>
      }
      break;
 800868a:	e004      	b.n	8008696 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f842 	bl	8008718 <USBD_CtlError>
      break;
 8008694:	e000      	b.n	8008698 <USBD_ClrFeature+0x3a>
      break;
 8008696:	bf00      	nop
  }
}
 8008698:	bf00      	nop
 800869a:	3708      	adds	r7, #8
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	781a      	ldrb	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	785a      	ldrb	r2, [r3, #1]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	3302      	adds	r3, #2
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	b29a      	uxth	r2, r3
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	3303      	adds	r3, #3
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	021b      	lsls	r3, r3, #8
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	4413      	add	r3, r2
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	3304      	adds	r3, #4
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	b29a      	uxth	r2, r3
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	3305      	adds	r3, #5
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	021b      	lsls	r3, r3, #8
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	4413      	add	r3, r2
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	3306      	adds	r3, #6
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	3307      	adds	r3, #7
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	b29b      	uxth	r3, r3
 8008702:	021b      	lsls	r3, r3, #8
 8008704:	b29b      	uxth	r3, r3
 8008706:	4413      	add	r3, r2
 8008708:	b29a      	uxth	r2, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	80da      	strh	r2, [r3, #6]

}
 800870e:	bf00      	nop
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	bc80      	pop	{r7}
 8008716:	4770      	bx	lr

08008718 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008722:	2180      	movs	r1, #128	; 0x80
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f001 fd99 	bl	800a25c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800872a:	2100      	movs	r1, #0
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f001 fd95 	bl	800a25c <USBD_LL_StallEP>
}
 8008732:	bf00      	nop
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b086      	sub	sp, #24
 800873e:	af00      	add	r7, sp, #0
 8008740:	60f8      	str	r0, [r7, #12]
 8008742:	60b9      	str	r1, [r7, #8]
 8008744:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008746:	2300      	movs	r3, #0
 8008748:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d032      	beq.n	80087b6 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 f834 	bl	80087be <USBD_GetLen>
 8008756:	4603      	mov	r3, r0
 8008758:	3301      	adds	r3, #1
 800875a:	b29b      	uxth	r3, r3
 800875c:	005b      	lsls	r3, r3, #1
 800875e:	b29a      	uxth	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008764:	7dfb      	ldrb	r3, [r7, #23]
 8008766:	1c5a      	adds	r2, r3, #1
 8008768:	75fa      	strb	r2, [r7, #23]
 800876a:	461a      	mov	r2, r3
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	4413      	add	r3, r2
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	7812      	ldrb	r2, [r2, #0]
 8008774:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008776:	7dfb      	ldrb	r3, [r7, #23]
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	75fa      	strb	r2, [r7, #23]
 800877c:	461a      	mov	r2, r3
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	4413      	add	r3, r2
 8008782:	2203      	movs	r2, #3
 8008784:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008786:	e012      	b.n	80087ae <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	1c5a      	adds	r2, r3, #1
 800878c:	60fa      	str	r2, [r7, #12]
 800878e:	7dfa      	ldrb	r2, [r7, #23]
 8008790:	1c51      	adds	r1, r2, #1
 8008792:	75f9      	strb	r1, [r7, #23]
 8008794:	4611      	mov	r1, r2
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	440a      	add	r2, r1
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800879e:	7dfb      	ldrb	r3, [r7, #23]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	75fa      	strb	r2, [r7, #23]
 80087a4:	461a      	mov	r2, r3
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	4413      	add	r3, r2
 80087aa:	2200      	movs	r2, #0
 80087ac:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e8      	bne.n	8008788 <USBD_GetString+0x4e>
    }
  }
}
 80087b6:	bf00      	nop
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80087be:	b480      	push	{r7}
 80087c0:	b085      	sub	sp, #20
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80087c6:	2300      	movs	r3, #0
 80087c8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80087ca:	e005      	b.n	80087d8 <USBD_GetLen+0x1a>
  {
    len++;
 80087cc:	7bfb      	ldrb	r3, [r7, #15]
 80087ce:	3301      	adds	r3, #1
 80087d0:	73fb      	strb	r3, [r7, #15]
    buf++;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3301      	adds	r3, #1
 80087d6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d1f5      	bne.n	80087cc <USBD_GetLen+0xe>
  }

  return len;
 80087e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3714      	adds	r7, #20
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bc80      	pop	{r7}
 80087ea:	4770      	bx	lr

080087ec <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	4613      	mov	r3, r2
 80087f8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2202      	movs	r2, #2
 80087fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008802:	88fa      	ldrh	r2, [r7, #6]
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008808:	88fa      	ldrh	r2, [r7, #6]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	2100      	movs	r1, #0
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f001 fda3 	bl	800a360 <USBD_LL_Transmit>

  return USBD_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	4613      	mov	r3, r2
 8008830:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008832:	88fb      	ldrh	r3, [r7, #6]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	2100      	movs	r1, #0
 8008838:	68f8      	ldr	r0, [r7, #12]
 800883a:	f001 fd91 	bl	800a360 <USBD_LL_Transmit>

  return USBD_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	4613      	mov	r3, r2
 8008854:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2203      	movs	r2, #3
 800885a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800885e:	88fa      	ldrh	r2, [r7, #6]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008866:	88fa      	ldrh	r2, [r7, #6]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800886e:	88fb      	ldrh	r3, [r7, #6]
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	2100      	movs	r1, #0
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f001 fd96 	bl	800a3a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3710      	adds	r7, #16
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}

08008884 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	4613      	mov	r3, r2
 8008890:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008892:	88fb      	ldrh	r3, [r7, #6]
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	2100      	movs	r1, #0
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f001 fd84 	bl	800a3a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2204      	movs	r2, #4
 80088b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80088b8:	2300      	movs	r3, #0
 80088ba:	2200      	movs	r2, #0
 80088bc:	2100      	movs	r1, #0
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f001 fd4e 	bl	800a360 <USBD_LL_Transmit>

  return USBD_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}

080088ce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b082      	sub	sp, #8
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2205      	movs	r2, #5
 80088da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088de:	2300      	movs	r3, #0
 80088e0:	2200      	movs	r2, #0
 80088e2:	2100      	movs	r1, #0
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f001 fd5e 	bl	800a3a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3708      	adds	r7, #8
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b085      	sub	sp, #20
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	4603      	mov	r3, r0
 80088fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008906:	2b84      	cmp	r3, #132	; 0x84
 8008908:	d005      	beq.n	8008916 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800890a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	4413      	add	r3, r2
 8008912:	3303      	adds	r3, #3
 8008914:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008916:	68fb      	ldr	r3, [r7, #12]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	bc80      	pop	{r7}
 8008920:	4770      	bx	lr

08008922 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008926:	f000 fadb 	bl	8008ee0 <vTaskStartScheduler>
  
  return osOK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	bd80      	pop	{r7, pc}

08008930 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008932:	b089      	sub	sp, #36	; 0x24
 8008934:	af04      	add	r7, sp, #16
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d020      	beq.n	8008984 <osThreadCreate+0x54>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d01c      	beq.n	8008984 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685c      	ldr	r4, [r3, #4]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681d      	ldr	r5, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	691e      	ldr	r6, [r3, #16]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800895c:	4618      	mov	r0, r3
 800895e:	f7ff ffc9 	bl	80088f4 <makeFreeRtosPriority>
 8008962:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800896c:	9202      	str	r2, [sp, #8]
 800896e:	9301      	str	r3, [sp, #4]
 8008970:	9100      	str	r1, [sp, #0]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	4632      	mov	r2, r6
 8008976:	4629      	mov	r1, r5
 8008978:	4620      	mov	r0, r4
 800897a:	f000 f8e8 	bl	8008b4e <xTaskCreateStatic>
 800897e:	4603      	mov	r3, r0
 8008980:	60fb      	str	r3, [r7, #12]
 8008982:	e01c      	b.n	80089be <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685c      	ldr	r4, [r3, #4]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008990:	b29e      	uxth	r6, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008998:	4618      	mov	r0, r3
 800899a:	f7ff ffab 	bl	80088f4 <makeFreeRtosPriority>
 800899e:	4602      	mov	r2, r0
 80089a0:	f107 030c 	add.w	r3, r7, #12
 80089a4:	9301      	str	r3, [sp, #4]
 80089a6:	9200      	str	r2, [sp, #0]
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	4632      	mov	r2, r6
 80089ac:	4629      	mov	r1, r5
 80089ae:	4620      	mov	r0, r4
 80089b0:	f000 f926 	bl	8008c00 <xTaskCreate>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d001      	beq.n	80089be <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80089ba:	2300      	movs	r3, #0
 80089bc:	e000      	b.n	80089c0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80089be:	68fb      	ldr	r3, [r7, #12]
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3714      	adds	r7, #20
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080089c8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d001      	beq.n	80089de <osDelay+0x16>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	e000      	b.n	80089e0 <osDelay+0x18>
 80089de:	2301      	movs	r3, #1
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 fa49 	bl	8008e78 <vTaskDelay>
  
  return osOK;
 80089e6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f103 0208 	add.w	r2, r3, #8
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295
 8008a08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f103 0208 	add.w	r2, r3, #8
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f103 0208 	add.w	r2, r3, #8
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bc80      	pop	{r7}
 8008a2c:	4770      	bx	lr

08008a2e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b083      	sub	sp, #12
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bc80      	pop	{r7}
 8008a44:	4770      	bx	lr

08008a46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a46:	b480      	push	{r7}
 8008a48:	b085      	sub	sp, #20
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	689a      	ldr	r2, [r3, #8]
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	683a      	ldr	r2, [r7, #0]
 8008a6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	683a      	ldr	r2, [r7, #0]
 8008a70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	1c5a      	adds	r2, r3, #1
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	601a      	str	r2, [r3, #0]
}
 8008a82:	bf00      	nop
 8008a84:	3714      	adds	r7, #20
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bc80      	pop	{r7}
 8008a8a:	4770      	bx	lr

08008a8c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa2:	d103      	bne.n	8008aac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	691b      	ldr	r3, [r3, #16]
 8008aa8:	60fb      	str	r3, [r7, #12]
 8008aaa:	e00c      	b.n	8008ac6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	3308      	adds	r3, #8
 8008ab0:	60fb      	str	r3, [r7, #12]
 8008ab2:	e002      	b.n	8008aba <vListInsert+0x2e>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	60fb      	str	r3, [r7, #12]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d2f6      	bcs.n	8008ab4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	685a      	ldr	r2, [r3, #4]
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	683a      	ldr	r2, [r7, #0]
 8008ad4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	683a      	ldr	r2, [r7, #0]
 8008ae0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	1c5a      	adds	r2, r3, #1
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	601a      	str	r2, [r3, #0]
}
 8008af2:	bf00      	nop
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bc80      	pop	{r7}
 8008afa:	4770      	bx	lr

08008afc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008afc:	b480      	push	{r7}
 8008afe:	b085      	sub	sp, #20
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	6892      	ldr	r2, [r2, #8]
 8008b12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	6852      	ldr	r2, [r2, #4]
 8008b1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d103      	bne.n	8008b30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	1e5a      	subs	r2, r3, #1
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bc80      	pop	{r7}
 8008b4c:	4770      	bx	lr

08008b4e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b08e      	sub	sp, #56	; 0x38
 8008b52:	af04      	add	r7, sp, #16
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	607a      	str	r2, [r7, #4]
 8008b5a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d109      	bne.n	8008b76 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b66:	f383 8811 	msr	BASEPRI, r3
 8008b6a:	f3bf 8f6f 	isb	sy
 8008b6e:	f3bf 8f4f 	dsb	sy
 8008b72:	623b      	str	r3, [r7, #32]
 8008b74:	e7fe      	b.n	8008b74 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d109      	bne.n	8008b90 <xTaskCreateStatic+0x42>
 8008b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	61fb      	str	r3, [r7, #28]
 8008b8e:	e7fe      	b.n	8008b8e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b90:	2360      	movs	r3, #96	; 0x60
 8008b92:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	2b60      	cmp	r3, #96	; 0x60
 8008b98:	d009      	beq.n	8008bae <xTaskCreateStatic+0x60>
 8008b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9e:	f383 8811 	msr	BASEPRI, r3
 8008ba2:	f3bf 8f6f 	isb	sy
 8008ba6:	f3bf 8f4f 	dsb	sy
 8008baa:	61bb      	str	r3, [r7, #24]
 8008bac:	e7fe      	b.n	8008bac <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d01e      	beq.n	8008bf2 <xTaskCreateStatic+0xa4>
 8008bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d01b      	beq.n	8008bf2 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bbc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bc2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008bcc:	2300      	movs	r3, #0
 8008bce:	9303      	str	r3, [sp, #12]
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd2:	9302      	str	r3, [sp, #8]
 8008bd4:	f107 0314 	add.w	r3, r7, #20
 8008bd8:	9301      	str	r3, [sp, #4]
 8008bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bdc:	9300      	str	r3, [sp, #0]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	68b9      	ldr	r1, [r7, #8]
 8008be4:	68f8      	ldr	r0, [r7, #12]
 8008be6:	f000 f850 	bl	8008c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008bec:	f000 f8d6 	bl	8008d9c <prvAddNewTaskToReadyList>
 8008bf0:	e001      	b.n	8008bf6 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008bf6:	697b      	ldr	r3, [r7, #20]
	}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3728      	adds	r7, #40	; 0x28
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b08c      	sub	sp, #48	; 0x30
 8008c04:	af04      	add	r7, sp, #16
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	603b      	str	r3, [r7, #0]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c10:	88fb      	ldrh	r3, [r7, #6]
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	4618      	mov	r0, r3
 8008c16:	f000 fe81 	bl	800991c <pvPortMalloc>
 8008c1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d00e      	beq.n	8008c40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008c22:	2060      	movs	r0, #96	; 0x60
 8008c24:	f000 fe7a 	bl	800991c <pvPortMalloc>
 8008c28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d003      	beq.n	8008c38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	631a      	str	r2, [r3, #48]	; 0x30
 8008c36:	e005      	b.n	8008c44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c38:	6978      	ldr	r0, [r7, #20]
 8008c3a:	f000 ff31 	bl	8009aa0 <vPortFree>
 8008c3e:	e001      	b.n	8008c44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c40:	2300      	movs	r3, #0
 8008c42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d017      	beq.n	8008c7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008c52:	88fa      	ldrh	r2, [r7, #6]
 8008c54:	2300      	movs	r3, #0
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	9302      	str	r3, [sp, #8]
 8008c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c5e:	9301      	str	r3, [sp, #4]
 8008c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	68b9      	ldr	r1, [r7, #8]
 8008c68:	68f8      	ldr	r0, [r7, #12]
 8008c6a:	f000 f80e 	bl	8008c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c6e:	69f8      	ldr	r0, [r7, #28]
 8008c70:	f000 f894 	bl	8008d9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008c74:	2301      	movs	r3, #1
 8008c76:	61bb      	str	r3, [r7, #24]
 8008c78:	e002      	b.n	8008c80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008c80:	69bb      	ldr	r3, [r7, #24]
	}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3720      	adds	r7, #32
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b088      	sub	sp, #32
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	60f8      	str	r0, [r7, #12]
 8008c92:	60b9      	str	r1, [r7, #8]
 8008c94:	607a      	str	r2, [r7, #4]
 8008c96:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c9a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	21a5      	movs	r1, #165	; 0xa5
 8008ca4:	f001 fc18 	bl	800a4d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	f023 0307 	bic.w	r3, r3, #7
 8008cc0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	f003 0307 	and.w	r3, r3, #7
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d009      	beq.n	8008ce0 <prvInitialiseNewTask+0x56>
 8008ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd0:	f383 8811 	msr	BASEPRI, r3
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	617b      	str	r3, [r7, #20]
 8008cde:	e7fe      	b.n	8008cde <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	61fb      	str	r3, [r7, #28]
 8008ce4:	e012      	b.n	8008d0c <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ce6:	68ba      	ldr	r2, [r7, #8]
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	4413      	add	r3, r2
 8008cec:	7819      	ldrb	r1, [r3, #0]
 8008cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	3334      	adds	r3, #52	; 0x34
 8008cf6:	460a      	mov	r2, r1
 8008cf8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	4413      	add	r3, r2
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d006      	beq.n	8008d14 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	61fb      	str	r3, [r7, #28]
 8008d0c:	69fb      	ldr	r3, [r7, #28]
 8008d0e:	2b0f      	cmp	r3, #15
 8008d10:	d9e9      	bls.n	8008ce6 <prvInitialiseNewTask+0x5c>
 8008d12:	e000      	b.n	8008d16 <prvInitialiseNewTask+0x8c>
		{
			break;
 8008d14:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d20:	2b06      	cmp	r3, #6
 8008d22:	d901      	bls.n	8008d28 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d24:	2306      	movs	r3, #6
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d32:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d36:	2200      	movs	r2, #0
 8008d38:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d3c:	3304      	adds	r3, #4
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff fe75 	bl	8008a2e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d46:	3318      	adds	r3, #24
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7ff fe70 	bl	8008a2e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d56:	f1c3 0207 	rsb	r2, r3, #7
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d66:	2200      	movs	r2, #0
 8008d68:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008d78:	683a      	ldr	r2, [r7, #0]
 8008d7a:	68f9      	ldr	r1, [r7, #12]
 8008d7c:	69b8      	ldr	r0, [r7, #24]
 8008d7e:	f000 fc27 	bl	80095d0 <pxPortInitialiseStack>
 8008d82:	4602      	mov	r2, r0
 8008d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d86:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d002      	beq.n	8008d94 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d92:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d94:	bf00      	nop
 8008d96:	3720      	adds	r7, #32
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008da4:	f000 fd00 	bl	80097a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008da8:	4b2c      	ldr	r3, [pc, #176]	; (8008e5c <prvAddNewTaskToReadyList+0xc0>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	3301      	adds	r3, #1
 8008dae:	4a2b      	ldr	r2, [pc, #172]	; (8008e5c <prvAddNewTaskToReadyList+0xc0>)
 8008db0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008db2:	4b2b      	ldr	r3, [pc, #172]	; (8008e60 <prvAddNewTaskToReadyList+0xc4>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d109      	bne.n	8008dce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008dba:	4a29      	ldr	r2, [pc, #164]	; (8008e60 <prvAddNewTaskToReadyList+0xc4>)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008dc0:	4b26      	ldr	r3, [pc, #152]	; (8008e5c <prvAddNewTaskToReadyList+0xc0>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d110      	bne.n	8008dea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008dc8:	f000 fade 	bl	8009388 <prvInitialiseTaskLists>
 8008dcc:	e00d      	b.n	8008dea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008dce:	4b25      	ldr	r3, [pc, #148]	; (8008e64 <prvAddNewTaskToReadyList+0xc8>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d109      	bne.n	8008dea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008dd6:	4b22      	ldr	r3, [pc, #136]	; (8008e60 <prvAddNewTaskToReadyList+0xc4>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d802      	bhi.n	8008dea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008de4:	4a1e      	ldr	r2, [pc, #120]	; (8008e60 <prvAddNewTaskToReadyList+0xc4>)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008dea:	4b1f      	ldr	r3, [pc, #124]	; (8008e68 <prvAddNewTaskToReadyList+0xcc>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	3301      	adds	r3, #1
 8008df0:	4a1d      	ldr	r2, [pc, #116]	; (8008e68 <prvAddNewTaskToReadyList+0xcc>)
 8008df2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008df4:	4b1c      	ldr	r3, [pc, #112]	; (8008e68 <prvAddNewTaskToReadyList+0xcc>)
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e00:	2201      	movs	r2, #1
 8008e02:	409a      	lsls	r2, r3
 8008e04:	4b19      	ldr	r3, [pc, #100]	; (8008e6c <prvAddNewTaskToReadyList+0xd0>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	4a18      	ldr	r2, [pc, #96]	; (8008e6c <prvAddNewTaskToReadyList+0xd0>)
 8008e0c:	6013      	str	r3, [r2, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e12:	4613      	mov	r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	4413      	add	r3, r2
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	4a15      	ldr	r2, [pc, #84]	; (8008e70 <prvAddNewTaskToReadyList+0xd4>)
 8008e1c:	441a      	add	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	3304      	adds	r3, #4
 8008e22:	4619      	mov	r1, r3
 8008e24:	4610      	mov	r0, r2
 8008e26:	f7ff fe0e 	bl	8008a46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008e2a:	f000 fceb 	bl	8009804 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e2e:	4b0d      	ldr	r3, [pc, #52]	; (8008e64 <prvAddNewTaskToReadyList+0xc8>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d00e      	beq.n	8008e54 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008e36:	4b0a      	ldr	r3, [pc, #40]	; (8008e60 <prvAddNewTaskToReadyList+0xc4>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d207      	bcs.n	8008e54 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008e44:	4b0b      	ldr	r3, [pc, #44]	; (8008e74 <prvAddNewTaskToReadyList+0xd8>)
 8008e46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e4a:	601a      	str	r2, [r3, #0]
 8008e4c:	f3bf 8f4f 	dsb	sy
 8008e50:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e54:	bf00      	nop
 8008e56:	3708      	adds	r7, #8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	20000578 	.word	0x20000578
 8008e60:	20000478 	.word	0x20000478
 8008e64:	20000584 	.word	0x20000584
 8008e68:	20000594 	.word	0x20000594
 8008e6c:	20000580 	.word	0x20000580
 8008e70:	2000047c 	.word	0x2000047c
 8008e74:	e000ed04 	.word	0xe000ed04

08008e78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008e80:	2300      	movs	r3, #0
 8008e82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d016      	beq.n	8008eb8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008e8a:	4b13      	ldr	r3, [pc, #76]	; (8008ed8 <vTaskDelay+0x60>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d009      	beq.n	8008ea6 <vTaskDelay+0x2e>
 8008e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e96:	f383 8811 	msr	BASEPRI, r3
 8008e9a:	f3bf 8f6f 	isb	sy
 8008e9e:	f3bf 8f4f 	dsb	sy
 8008ea2:	60bb      	str	r3, [r7, #8]
 8008ea4:	e7fe      	b.n	8008ea4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008ea6:	f000 f87b 	bl	8008fa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008eaa:	2100      	movs	r1, #0
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fb29 	bl	8009504 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008eb2:	f000 f883 	bl	8008fbc <xTaskResumeAll>
 8008eb6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d107      	bne.n	8008ece <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008ebe:	4b07      	ldr	r3, [pc, #28]	; (8008edc <vTaskDelay+0x64>)
 8008ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ece:	bf00      	nop
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	200005a0 	.word	0x200005a0
 8008edc:	e000ed04 	.word	0xe000ed04

08008ee0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08a      	sub	sp, #40	; 0x28
 8008ee4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008eee:	463a      	mov	r2, r7
 8008ef0:	1d39      	adds	r1, r7, #4
 8008ef2:	f107 0308 	add.w	r3, r7, #8
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7f7 f9a8 	bl	800024c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008efc:	6839      	ldr	r1, [r7, #0]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	9202      	str	r2, [sp, #8]
 8008f04:	9301      	str	r3, [sp, #4]
 8008f06:	2300      	movs	r3, #0
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	460a      	mov	r2, r1
 8008f0e:	491e      	ldr	r1, [pc, #120]	; (8008f88 <vTaskStartScheduler+0xa8>)
 8008f10:	481e      	ldr	r0, [pc, #120]	; (8008f8c <vTaskStartScheduler+0xac>)
 8008f12:	f7ff fe1c 	bl	8008b4e <xTaskCreateStatic>
 8008f16:	4602      	mov	r2, r0
 8008f18:	4b1d      	ldr	r3, [pc, #116]	; (8008f90 <vTaskStartScheduler+0xb0>)
 8008f1a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008f1c:	4b1c      	ldr	r3, [pc, #112]	; (8008f90 <vTaskStartScheduler+0xb0>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d002      	beq.n	8008f2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008f24:	2301      	movs	r3, #1
 8008f26:	617b      	str	r3, [r7, #20]
 8008f28:	e001      	b.n	8008f2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d117      	bne.n	8008f64 <vTaskStartScheduler+0x84>
 8008f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f38:	f383 8811 	msr	BASEPRI, r3
 8008f3c:	f3bf 8f6f 	isb	sy
 8008f40:	f3bf 8f4f 	dsb	sy
 8008f44:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008f46:	4b13      	ldr	r3, [pc, #76]	; (8008f94 <vTaskStartScheduler+0xb4>)
 8008f48:	f04f 32ff 	mov.w	r2, #4294967295
 8008f4c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008f4e:	4b12      	ldr	r3, [pc, #72]	; (8008f98 <vTaskStartScheduler+0xb8>)
 8008f50:	2201      	movs	r2, #1
 8008f52:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008f54:	4b11      	ldr	r3, [pc, #68]	; (8008f9c <vTaskStartScheduler+0xbc>)
 8008f56:	2200      	movs	r2, #0
 8008f58:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8008f5a:	f7f7 f969 	bl	8000230 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f5e:	f000 fbb3 	bl	80096c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008f62:	e00d      	b.n	8008f80 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f6a:	d109      	bne.n	8008f80 <vTaskStartScheduler+0xa0>
 8008f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f70:	f383 8811 	msr	BASEPRI, r3
 8008f74:	f3bf 8f6f 	isb	sy
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	60fb      	str	r3, [r7, #12]
 8008f7e:	e7fe      	b.n	8008f7e <vTaskStartScheduler+0x9e>
}
 8008f80:	bf00      	nop
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	0800b478 	.word	0x0800b478
 8008f8c:	08009359 	.word	0x08009359
 8008f90:	2000059c 	.word	0x2000059c
 8008f94:	20000598 	.word	0x20000598
 8008f98:	20000584 	.word	0x20000584
 8008f9c:	2000057c 	.word	0x2000057c

08008fa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008fa4:	4b04      	ldr	r3, [pc, #16]	; (8008fb8 <vTaskSuspendAll+0x18>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	3301      	adds	r3, #1
 8008faa:	4a03      	ldr	r2, [pc, #12]	; (8008fb8 <vTaskSuspendAll+0x18>)
 8008fac:	6013      	str	r3, [r2, #0]
}
 8008fae:	bf00      	nop
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bc80      	pop	{r7}
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	200005a0 	.word	0x200005a0

08008fbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008fca:	4b41      	ldr	r3, [pc, #260]	; (80090d0 <xTaskResumeAll+0x114>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d109      	bne.n	8008fe6 <xTaskResumeAll+0x2a>
 8008fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd6:	f383 8811 	msr	BASEPRI, r3
 8008fda:	f3bf 8f6f 	isb	sy
 8008fde:	f3bf 8f4f 	dsb	sy
 8008fe2:	603b      	str	r3, [r7, #0]
 8008fe4:	e7fe      	b.n	8008fe4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008fe6:	f000 fbdf 	bl	80097a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008fea:	4b39      	ldr	r3, [pc, #228]	; (80090d0 <xTaskResumeAll+0x114>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	4a37      	ldr	r2, [pc, #220]	; (80090d0 <xTaskResumeAll+0x114>)
 8008ff2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ff4:	4b36      	ldr	r3, [pc, #216]	; (80090d0 <xTaskResumeAll+0x114>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d161      	bne.n	80090c0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ffc:	4b35      	ldr	r3, [pc, #212]	; (80090d4 <xTaskResumeAll+0x118>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d05d      	beq.n	80090c0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009004:	e02e      	b.n	8009064 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009006:	4b34      	ldr	r3, [pc, #208]	; (80090d8 <xTaskResumeAll+0x11c>)
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	68db      	ldr	r3, [r3, #12]
 800900c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	3318      	adds	r3, #24
 8009012:	4618      	mov	r0, r3
 8009014:	f7ff fd72 	bl	8008afc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	3304      	adds	r3, #4
 800901c:	4618      	mov	r0, r3
 800901e:	f7ff fd6d 	bl	8008afc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009026:	2201      	movs	r2, #1
 8009028:	409a      	lsls	r2, r3
 800902a:	4b2c      	ldr	r3, [pc, #176]	; (80090dc <xTaskResumeAll+0x120>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4313      	orrs	r3, r2
 8009030:	4a2a      	ldr	r2, [pc, #168]	; (80090dc <xTaskResumeAll+0x120>)
 8009032:	6013      	str	r3, [r2, #0]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	4a27      	ldr	r2, [pc, #156]	; (80090e0 <xTaskResumeAll+0x124>)
 8009042:	441a      	add	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3304      	adds	r3, #4
 8009048:	4619      	mov	r1, r3
 800904a:	4610      	mov	r0, r2
 800904c:	f7ff fcfb 	bl	8008a46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009054:	4b23      	ldr	r3, [pc, #140]	; (80090e4 <xTaskResumeAll+0x128>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800905a:	429a      	cmp	r2, r3
 800905c:	d302      	bcc.n	8009064 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800905e:	4b22      	ldr	r3, [pc, #136]	; (80090e8 <xTaskResumeAll+0x12c>)
 8009060:	2201      	movs	r2, #1
 8009062:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009064:	4b1c      	ldr	r3, [pc, #112]	; (80090d8 <xTaskResumeAll+0x11c>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1cc      	bne.n	8009006 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d001      	beq.n	8009076 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009072:	f000 fa23 	bl	80094bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009076:	4b1d      	ldr	r3, [pc, #116]	; (80090ec <xTaskResumeAll+0x130>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d010      	beq.n	80090a4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009082:	f000 f837 	bl	80090f4 <xTaskIncrementTick>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800908c:	4b16      	ldr	r3, [pc, #88]	; (80090e8 <xTaskResumeAll+0x12c>)
 800908e:	2201      	movs	r2, #1
 8009090:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	3b01      	subs	r3, #1
 8009096:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1f1      	bne.n	8009082 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800909e:	4b13      	ldr	r3, [pc, #76]	; (80090ec <xTaskResumeAll+0x130>)
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80090a4:	4b10      	ldr	r3, [pc, #64]	; (80090e8 <xTaskResumeAll+0x12c>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d009      	beq.n	80090c0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80090ac:	2301      	movs	r3, #1
 80090ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80090b0:	4b0f      	ldr	r3, [pc, #60]	; (80090f0 <xTaskResumeAll+0x134>)
 80090b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090b6:	601a      	str	r2, [r3, #0]
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090c0:	f000 fba0 	bl	8009804 <vPortExitCritical>

	return xAlreadyYielded;
 80090c4:	68bb      	ldr	r3, [r7, #8]
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3710      	adds	r7, #16
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	200005a0 	.word	0x200005a0
 80090d4:	20000578 	.word	0x20000578
 80090d8:	20000538 	.word	0x20000538
 80090dc:	20000580 	.word	0x20000580
 80090e0:	2000047c 	.word	0x2000047c
 80090e4:	20000478 	.word	0x20000478
 80090e8:	2000058c 	.word	0x2000058c
 80090ec:	20000588 	.word	0x20000588
 80090f0:	e000ed04 	.word	0xe000ed04

080090f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80090fa:	2300      	movs	r3, #0
 80090fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090fe:	4b50      	ldr	r3, [pc, #320]	; (8009240 <xTaskIncrementTick+0x14c>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	f040 808c 	bne.w	8009220 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009108:	4b4e      	ldr	r3, [pc, #312]	; (8009244 <xTaskIncrementTick+0x150>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	3301      	adds	r3, #1
 800910e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009110:	4a4c      	ldr	r2, [pc, #304]	; (8009244 <xTaskIncrementTick+0x150>)
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d11f      	bne.n	800915c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800911c:	4b4a      	ldr	r3, [pc, #296]	; (8009248 <xTaskIncrementTick+0x154>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d009      	beq.n	800913a <xTaskIncrementTick+0x46>
 8009126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912a:	f383 8811 	msr	BASEPRI, r3
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	f3bf 8f4f 	dsb	sy
 8009136:	603b      	str	r3, [r7, #0]
 8009138:	e7fe      	b.n	8009138 <xTaskIncrementTick+0x44>
 800913a:	4b43      	ldr	r3, [pc, #268]	; (8009248 <xTaskIncrementTick+0x154>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	60fb      	str	r3, [r7, #12]
 8009140:	4b42      	ldr	r3, [pc, #264]	; (800924c <xTaskIncrementTick+0x158>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a40      	ldr	r2, [pc, #256]	; (8009248 <xTaskIncrementTick+0x154>)
 8009146:	6013      	str	r3, [r2, #0]
 8009148:	4a40      	ldr	r2, [pc, #256]	; (800924c <xTaskIncrementTick+0x158>)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	4b40      	ldr	r3, [pc, #256]	; (8009250 <xTaskIncrementTick+0x15c>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	3301      	adds	r3, #1
 8009154:	4a3e      	ldr	r2, [pc, #248]	; (8009250 <xTaskIncrementTick+0x15c>)
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	f000 f9b0 	bl	80094bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800915c:	4b3d      	ldr	r3, [pc, #244]	; (8009254 <xTaskIncrementTick+0x160>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	429a      	cmp	r2, r3
 8009164:	d34d      	bcc.n	8009202 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009166:	4b38      	ldr	r3, [pc, #224]	; (8009248 <xTaskIncrementTick+0x154>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d101      	bne.n	8009174 <xTaskIncrementTick+0x80>
 8009170:	2301      	movs	r3, #1
 8009172:	e000      	b.n	8009176 <xTaskIncrementTick+0x82>
 8009174:	2300      	movs	r3, #0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d004      	beq.n	8009184 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800917a:	4b36      	ldr	r3, [pc, #216]	; (8009254 <xTaskIncrementTick+0x160>)
 800917c:	f04f 32ff 	mov.w	r2, #4294967295
 8009180:	601a      	str	r2, [r3, #0]
					break;
 8009182:	e03e      	b.n	8009202 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009184:	4b30      	ldr	r3, [pc, #192]	; (8009248 <xTaskIncrementTick+0x154>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009194:	693a      	ldr	r2, [r7, #16]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	429a      	cmp	r2, r3
 800919a:	d203      	bcs.n	80091a4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800919c:	4a2d      	ldr	r2, [pc, #180]	; (8009254 <xTaskIncrementTick+0x160>)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6013      	str	r3, [r2, #0]
						break;
 80091a2:	e02e      	b.n	8009202 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	3304      	adds	r3, #4
 80091a8:	4618      	mov	r0, r3
 80091aa:	f7ff fca7 	bl	8008afc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d004      	beq.n	80091c0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	3318      	adds	r3, #24
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7ff fc9e 	bl	8008afc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091c4:	2201      	movs	r2, #1
 80091c6:	409a      	lsls	r2, r3
 80091c8:	4b23      	ldr	r3, [pc, #140]	; (8009258 <xTaskIncrementTick+0x164>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	4a22      	ldr	r2, [pc, #136]	; (8009258 <xTaskIncrementTick+0x164>)
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4a1f      	ldr	r2, [pc, #124]	; (800925c <xTaskIncrementTick+0x168>)
 80091e0:	441a      	add	r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	3304      	adds	r3, #4
 80091e6:	4619      	mov	r1, r3
 80091e8:	4610      	mov	r0, r2
 80091ea:	f7ff fc2c 	bl	8008a46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091f2:	4b1b      	ldr	r3, [pc, #108]	; (8009260 <xTaskIncrementTick+0x16c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d3b4      	bcc.n	8009166 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80091fc:	2301      	movs	r3, #1
 80091fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009200:	e7b1      	b.n	8009166 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009202:	4b17      	ldr	r3, [pc, #92]	; (8009260 <xTaskIncrementTick+0x16c>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009208:	4914      	ldr	r1, [pc, #80]	; (800925c <xTaskIncrementTick+0x168>)
 800920a:	4613      	mov	r3, r2
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	4413      	add	r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	440b      	add	r3, r1
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d907      	bls.n	800922a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800921a:	2301      	movs	r3, #1
 800921c:	617b      	str	r3, [r7, #20]
 800921e:	e004      	b.n	800922a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009220:	4b10      	ldr	r3, [pc, #64]	; (8009264 <xTaskIncrementTick+0x170>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3301      	adds	r3, #1
 8009226:	4a0f      	ldr	r2, [pc, #60]	; (8009264 <xTaskIncrementTick+0x170>)
 8009228:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800922a:	4b0f      	ldr	r3, [pc, #60]	; (8009268 <xTaskIncrementTick+0x174>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009232:	2301      	movs	r3, #1
 8009234:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009236:	697b      	ldr	r3, [r7, #20]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	200005a0 	.word	0x200005a0
 8009244:	2000057c 	.word	0x2000057c
 8009248:	20000530 	.word	0x20000530
 800924c:	20000534 	.word	0x20000534
 8009250:	20000590 	.word	0x20000590
 8009254:	20000598 	.word	0x20000598
 8009258:	20000580 	.word	0x20000580
 800925c:	2000047c 	.word	0x2000047c
 8009260:	20000478 	.word	0x20000478
 8009264:	20000588 	.word	0x20000588
 8009268:	2000058c 	.word	0x2000058c

0800926c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b086      	sub	sp, #24
 8009270:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009272:	4b32      	ldr	r3, [pc, #200]	; (800933c <vTaskSwitchContext+0xd0>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800927a:	4b31      	ldr	r3, [pc, #196]	; (8009340 <vTaskSwitchContext+0xd4>)
 800927c:	2201      	movs	r2, #1
 800927e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009280:	e057      	b.n	8009332 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8009282:	4b2f      	ldr	r3, [pc, #188]	; (8009340 <vTaskSwitchContext+0xd4>)
 8009284:	2200      	movs	r2, #0
 8009286:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009288:	f7f6 ffd8 	bl	800023c <getRunTimeCounterValue>
 800928c:	4602      	mov	r2, r0
 800928e:	4b2d      	ldr	r3, [pc, #180]	; (8009344 <vTaskSwitchContext+0xd8>)
 8009290:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009292:	4b2c      	ldr	r3, [pc, #176]	; (8009344 <vTaskSwitchContext+0xd8>)
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	4b2c      	ldr	r3, [pc, #176]	; (8009348 <vTaskSwitchContext+0xdc>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	429a      	cmp	r2, r3
 800929c:	d909      	bls.n	80092b2 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800929e:	4b2b      	ldr	r3, [pc, #172]	; (800934c <vTaskSwitchContext+0xe0>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092a4:	4a27      	ldr	r2, [pc, #156]	; (8009344 <vTaskSwitchContext+0xd8>)
 80092a6:	6810      	ldr	r0, [r2, #0]
 80092a8:	4a27      	ldr	r2, [pc, #156]	; (8009348 <vTaskSwitchContext+0xdc>)
 80092aa:	6812      	ldr	r2, [r2, #0]
 80092ac:	1a82      	subs	r2, r0, r2
 80092ae:	440a      	add	r2, r1
 80092b0:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 80092b2:	4b24      	ldr	r3, [pc, #144]	; (8009344 <vTaskSwitchContext+0xd8>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4a24      	ldr	r2, [pc, #144]	; (8009348 <vTaskSwitchContext+0xdc>)
 80092b8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80092ba:	4b25      	ldr	r3, [pc, #148]	; (8009350 <vTaskSwitchContext+0xe4>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	fab3 f383 	clz	r3, r3
 80092c6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80092c8:	7afb      	ldrb	r3, [r7, #11]
 80092ca:	f1c3 031f 	rsb	r3, r3, #31
 80092ce:	617b      	str	r3, [r7, #20]
 80092d0:	4920      	ldr	r1, [pc, #128]	; (8009354 <vTaskSwitchContext+0xe8>)
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	4613      	mov	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4413      	add	r3, r2
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	440b      	add	r3, r1
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d109      	bne.n	80092f8 <vTaskSwitchContext+0x8c>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	607b      	str	r3, [r7, #4]
 80092f6:	e7fe      	b.n	80092f6 <vTaskSwitchContext+0x8a>
 80092f8:	697a      	ldr	r2, [r7, #20]
 80092fa:	4613      	mov	r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	4413      	add	r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	4a14      	ldr	r2, [pc, #80]	; (8009354 <vTaskSwitchContext+0xe8>)
 8009304:	4413      	add	r3, r2
 8009306:	613b      	str	r3, [r7, #16]
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	685a      	ldr	r2, [r3, #4]
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	605a      	str	r2, [r3, #4]
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	3308      	adds	r3, #8
 800931a:	429a      	cmp	r2, r3
 800931c:	d104      	bne.n	8009328 <vTaskSwitchContext+0xbc>
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	605a      	str	r2, [r3, #4]
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	4a07      	ldr	r2, [pc, #28]	; (800934c <vTaskSwitchContext+0xe0>)
 8009330:	6013      	str	r3, [r2, #0]
}
 8009332:	bf00      	nop
 8009334:	3718      	adds	r7, #24
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	200005a0 	.word	0x200005a0
 8009340:	2000058c 	.word	0x2000058c
 8009344:	200005a8 	.word	0x200005a8
 8009348:	200005a4 	.word	0x200005a4
 800934c:	20000478 	.word	0x20000478
 8009350:	20000580 	.word	0x20000580
 8009354:	2000047c 	.word	0x2000047c

08009358 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b082      	sub	sp, #8
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009360:	f000 f852 	bl	8009408 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009364:	4b06      	ldr	r3, [pc, #24]	; (8009380 <prvIdleTask+0x28>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d9f9      	bls.n	8009360 <prvIdleTask+0x8>
			{
				taskYIELD();
 800936c:	4b05      	ldr	r3, [pc, #20]	; (8009384 <prvIdleTask+0x2c>)
 800936e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009372:	601a      	str	r2, [r3, #0]
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800937c:	e7f0      	b.n	8009360 <prvIdleTask+0x8>
 800937e:	bf00      	nop
 8009380:	2000047c 	.word	0x2000047c
 8009384:	e000ed04 	.word	0xe000ed04

08009388 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800938e:	2300      	movs	r3, #0
 8009390:	607b      	str	r3, [r7, #4]
 8009392:	e00c      	b.n	80093ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	4613      	mov	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	4413      	add	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4a12      	ldr	r2, [pc, #72]	; (80093e8 <prvInitialiseTaskLists+0x60>)
 80093a0:	4413      	add	r3, r2
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7ff fb24 	bl	80089f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	3301      	adds	r3, #1
 80093ac:	607b      	str	r3, [r7, #4]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b06      	cmp	r3, #6
 80093b2:	d9ef      	bls.n	8009394 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093b4:	480d      	ldr	r0, [pc, #52]	; (80093ec <prvInitialiseTaskLists+0x64>)
 80093b6:	f7ff fb1b 	bl	80089f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093ba:	480d      	ldr	r0, [pc, #52]	; (80093f0 <prvInitialiseTaskLists+0x68>)
 80093bc:	f7ff fb18 	bl	80089f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093c0:	480c      	ldr	r0, [pc, #48]	; (80093f4 <prvInitialiseTaskLists+0x6c>)
 80093c2:	f7ff fb15 	bl	80089f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093c6:	480c      	ldr	r0, [pc, #48]	; (80093f8 <prvInitialiseTaskLists+0x70>)
 80093c8:	f7ff fb12 	bl	80089f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093cc:	480b      	ldr	r0, [pc, #44]	; (80093fc <prvInitialiseTaskLists+0x74>)
 80093ce:	f7ff fb0f 	bl	80089f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093d2:	4b0b      	ldr	r3, [pc, #44]	; (8009400 <prvInitialiseTaskLists+0x78>)
 80093d4:	4a05      	ldr	r2, [pc, #20]	; (80093ec <prvInitialiseTaskLists+0x64>)
 80093d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093d8:	4b0a      	ldr	r3, [pc, #40]	; (8009404 <prvInitialiseTaskLists+0x7c>)
 80093da:	4a05      	ldr	r2, [pc, #20]	; (80093f0 <prvInitialiseTaskLists+0x68>)
 80093dc:	601a      	str	r2, [r3, #0]
}
 80093de:	bf00      	nop
 80093e0:	3708      	adds	r7, #8
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	2000047c 	.word	0x2000047c
 80093ec:	20000508 	.word	0x20000508
 80093f0:	2000051c 	.word	0x2000051c
 80093f4:	20000538 	.word	0x20000538
 80093f8:	2000054c 	.word	0x2000054c
 80093fc:	20000564 	.word	0x20000564
 8009400:	20000530 	.word	0x20000530
 8009404:	20000534 	.word	0x20000534

08009408 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b082      	sub	sp, #8
 800940c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800940e:	e019      	b.n	8009444 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009410:	f000 f9ca 	bl	80097a8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009414:	4b0f      	ldr	r3, [pc, #60]	; (8009454 <prvCheckTasksWaitingTermination+0x4c>)
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	3304      	adds	r3, #4
 8009420:	4618      	mov	r0, r3
 8009422:	f7ff fb6b 	bl	8008afc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009426:	4b0c      	ldr	r3, [pc, #48]	; (8009458 <prvCheckTasksWaitingTermination+0x50>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	3b01      	subs	r3, #1
 800942c:	4a0a      	ldr	r2, [pc, #40]	; (8009458 <prvCheckTasksWaitingTermination+0x50>)
 800942e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009430:	4b0a      	ldr	r3, [pc, #40]	; (800945c <prvCheckTasksWaitingTermination+0x54>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	3b01      	subs	r3, #1
 8009436:	4a09      	ldr	r2, [pc, #36]	; (800945c <prvCheckTasksWaitingTermination+0x54>)
 8009438:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800943a:	f000 f9e3 	bl	8009804 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f80e 	bl	8009460 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009444:	4b05      	ldr	r3, [pc, #20]	; (800945c <prvCheckTasksWaitingTermination+0x54>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1e1      	bne.n	8009410 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800944c:	bf00      	nop
 800944e:	3708      	adds	r7, #8
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}
 8009454:	2000054c 	.word	0x2000054c
 8009458:	20000578 	.word	0x20000578
 800945c:	20000560 	.word	0x20000560

08009460 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800946e:	2b00      	cmp	r3, #0
 8009470:	d108      	bne.n	8009484 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009476:	4618      	mov	r0, r3
 8009478:	f000 fb12 	bl	8009aa0 <vPortFree>
				vPortFree( pxTCB );
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fb0f 	bl	8009aa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009482:	e017      	b.n	80094b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800948a:	2b01      	cmp	r3, #1
 800948c:	d103      	bne.n	8009496 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 fb06 	bl	8009aa0 <vPortFree>
	}
 8009494:	e00e      	b.n	80094b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800949c:	2b02      	cmp	r3, #2
 800949e:	d009      	beq.n	80094b4 <prvDeleteTCB+0x54>
 80094a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	60fb      	str	r3, [r7, #12]
 80094b2:	e7fe      	b.n	80094b2 <prvDeleteTCB+0x52>
	}
 80094b4:	bf00      	nop
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094c2:	4b0e      	ldr	r3, [pc, #56]	; (80094fc <prvResetNextTaskUnblockTime+0x40>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d101      	bne.n	80094d0 <prvResetNextTaskUnblockTime+0x14>
 80094cc:	2301      	movs	r3, #1
 80094ce:	e000      	b.n	80094d2 <prvResetNextTaskUnblockTime+0x16>
 80094d0:	2300      	movs	r3, #0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d004      	beq.n	80094e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094d6:	4b0a      	ldr	r3, [pc, #40]	; (8009500 <prvResetNextTaskUnblockTime+0x44>)
 80094d8:	f04f 32ff 	mov.w	r2, #4294967295
 80094dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80094de:	e008      	b.n	80094f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80094e0:	4b06      	ldr	r3, [pc, #24]	; (80094fc <prvResetNextTaskUnblockTime+0x40>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	4a04      	ldr	r2, [pc, #16]	; (8009500 <prvResetNextTaskUnblockTime+0x44>)
 80094f0:	6013      	str	r3, [r2, #0]
}
 80094f2:	bf00      	nop
 80094f4:	370c      	adds	r7, #12
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bc80      	pop	{r7}
 80094fa:	4770      	bx	lr
 80094fc:	20000530 	.word	0x20000530
 8009500:	20000598 	.word	0x20000598

08009504 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800950e:	4b29      	ldr	r3, [pc, #164]	; (80095b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009514:	4b28      	ldr	r3, [pc, #160]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3304      	adds	r3, #4
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff faee 	bl	8008afc <uxListRemove>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10b      	bne.n	800953e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8009526:	4b24      	ldr	r3, [pc, #144]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952c:	2201      	movs	r2, #1
 800952e:	fa02 f303 	lsl.w	r3, r2, r3
 8009532:	43da      	mvns	r2, r3
 8009534:	4b21      	ldr	r3, [pc, #132]	; (80095bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4013      	ands	r3, r2
 800953a:	4a20      	ldr	r2, [pc, #128]	; (80095bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800953c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009544:	d10a      	bne.n	800955c <prvAddCurrentTaskToDelayedList+0x58>
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d007      	beq.n	800955c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800954c:	4b1a      	ldr	r3, [pc, #104]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3304      	adds	r3, #4
 8009552:	4619      	mov	r1, r3
 8009554:	481a      	ldr	r0, [pc, #104]	; (80095c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009556:	f7ff fa76 	bl	8008a46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800955a:	e026      	b.n	80095aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	4413      	add	r3, r2
 8009562:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009564:	4b14      	ldr	r3, [pc, #80]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800956c:	68ba      	ldr	r2, [r7, #8]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	429a      	cmp	r2, r3
 8009572:	d209      	bcs.n	8009588 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009574:	4b13      	ldr	r3, [pc, #76]	; (80095c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	4b0f      	ldr	r3, [pc, #60]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	3304      	adds	r3, #4
 800957e:	4619      	mov	r1, r3
 8009580:	4610      	mov	r0, r2
 8009582:	f7ff fa83 	bl	8008a8c <vListInsert>
}
 8009586:	e010      	b.n	80095aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009588:	4b0f      	ldr	r3, [pc, #60]	; (80095c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	4b0a      	ldr	r3, [pc, #40]	; (80095b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3304      	adds	r3, #4
 8009592:	4619      	mov	r1, r3
 8009594:	4610      	mov	r0, r2
 8009596:	f7ff fa79 	bl	8008a8c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800959a:	4b0c      	ldr	r3, [pc, #48]	; (80095cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d202      	bcs.n	80095aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80095a4:	4a09      	ldr	r2, [pc, #36]	; (80095cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	6013      	str	r3, [r2, #0]
}
 80095aa:	bf00      	nop
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	2000057c 	.word	0x2000057c
 80095b8:	20000478 	.word	0x20000478
 80095bc:	20000580 	.word	0x20000580
 80095c0:	20000564 	.word	0x20000564
 80095c4:	20000534 	.word	0x20000534
 80095c8:	20000530 	.word	0x20000530
 80095cc:	20000598 	.word	0x20000598

080095d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	3b04      	subs	r3, #4
 80095e0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80095e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	3b04      	subs	r3, #4
 80095ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	f023 0201 	bic.w	r2, r3, #1
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	3b04      	subs	r3, #4
 80095fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009600:	4a08      	ldr	r2, [pc, #32]	; (8009624 <pxPortInitialiseStack+0x54>)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	3b14      	subs	r3, #20
 800960a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	3b20      	subs	r3, #32
 8009616:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009618:	68fb      	ldr	r3, [r7, #12]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3714      	adds	r7, #20
 800961e:	46bd      	mov	sp, r7
 8009620:	bc80      	pop	{r7}
 8009622:	4770      	bx	lr
 8009624:	08009629 	.word	0x08009629

08009628 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800962e:	2300      	movs	r3, #0
 8009630:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009632:	4b10      	ldr	r3, [pc, #64]	; (8009674 <prvTaskExitError+0x4c>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800963a:	d009      	beq.n	8009650 <prvTaskExitError+0x28>
 800963c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009640:	f383 8811 	msr	BASEPRI, r3
 8009644:	f3bf 8f6f 	isb	sy
 8009648:	f3bf 8f4f 	dsb	sy
 800964c:	60fb      	str	r3, [r7, #12]
 800964e:	e7fe      	b.n	800964e <prvTaskExitError+0x26>
 8009650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009662:	bf00      	nop
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0fc      	beq.n	8009664 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800966a:	bf00      	nop
 800966c:	3714      	adds	r7, #20
 800966e:	46bd      	mov	sp, r7
 8009670:	bc80      	pop	{r7}
 8009672:	4770      	bx	lr
 8009674:	200000ec 	.word	0x200000ec
	...

08009680 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009680:	4b07      	ldr	r3, [pc, #28]	; (80096a0 <pxCurrentTCBConst2>)
 8009682:	6819      	ldr	r1, [r3, #0]
 8009684:	6808      	ldr	r0, [r1, #0]
 8009686:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800968a:	f380 8809 	msr	PSP, r0
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f04f 0000 	mov.w	r0, #0
 8009696:	f380 8811 	msr	BASEPRI, r0
 800969a:	f04e 0e0d 	orr.w	lr, lr, #13
 800969e:	4770      	bx	lr

080096a0 <pxCurrentTCBConst2>:
 80096a0:	20000478 	.word	0x20000478
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80096a4:	bf00      	nop
 80096a6:	bf00      	nop

080096a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80096a8:	4806      	ldr	r0, [pc, #24]	; (80096c4 <prvPortStartFirstTask+0x1c>)
 80096aa:	6800      	ldr	r0, [r0, #0]
 80096ac:	6800      	ldr	r0, [r0, #0]
 80096ae:	f380 8808 	msr	MSP, r0
 80096b2:	b662      	cpsie	i
 80096b4:	b661      	cpsie	f
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	df00      	svc	0
 80096c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80096c2:	bf00      	nop
 80096c4:	e000ed08 	.word	0xe000ed08

080096c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80096ce:	4b31      	ldr	r3, [pc, #196]	; (8009794 <xPortStartScheduler+0xcc>)
 80096d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	22ff      	movs	r2, #255	; 0xff
 80096de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80096e8:	78fb      	ldrb	r3, [r7, #3]
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80096f0:	b2da      	uxtb	r2, r3
 80096f2:	4b29      	ldr	r3, [pc, #164]	; (8009798 <xPortStartScheduler+0xd0>)
 80096f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80096f6:	4b29      	ldr	r3, [pc, #164]	; (800979c <xPortStartScheduler+0xd4>)
 80096f8:	2207      	movs	r2, #7
 80096fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80096fc:	e009      	b.n	8009712 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80096fe:	4b27      	ldr	r3, [pc, #156]	; (800979c <xPortStartScheduler+0xd4>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3b01      	subs	r3, #1
 8009704:	4a25      	ldr	r2, [pc, #148]	; (800979c <xPortStartScheduler+0xd4>)
 8009706:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009708:	78fb      	ldrb	r3, [r7, #3]
 800970a:	b2db      	uxtb	r3, r3
 800970c:	005b      	lsls	r3, r3, #1
 800970e:	b2db      	uxtb	r3, r3
 8009710:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009712:	78fb      	ldrb	r3, [r7, #3]
 8009714:	b2db      	uxtb	r3, r3
 8009716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800971a:	2b80      	cmp	r3, #128	; 0x80
 800971c:	d0ef      	beq.n	80096fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800971e:	4b1f      	ldr	r3, [pc, #124]	; (800979c <xPortStartScheduler+0xd4>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f1c3 0307 	rsb	r3, r3, #7
 8009726:	2b04      	cmp	r3, #4
 8009728:	d009      	beq.n	800973e <xPortStartScheduler+0x76>
 800972a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800972e:	f383 8811 	msr	BASEPRI, r3
 8009732:	f3bf 8f6f 	isb	sy
 8009736:	f3bf 8f4f 	dsb	sy
 800973a:	60bb      	str	r3, [r7, #8]
 800973c:	e7fe      	b.n	800973c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800973e:	4b17      	ldr	r3, [pc, #92]	; (800979c <xPortStartScheduler+0xd4>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	021b      	lsls	r3, r3, #8
 8009744:	4a15      	ldr	r2, [pc, #84]	; (800979c <xPortStartScheduler+0xd4>)
 8009746:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009748:	4b14      	ldr	r3, [pc, #80]	; (800979c <xPortStartScheduler+0xd4>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009750:	4a12      	ldr	r2, [pc, #72]	; (800979c <xPortStartScheduler+0xd4>)
 8009752:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	b2da      	uxtb	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800975c:	4b10      	ldr	r3, [pc, #64]	; (80097a0 <xPortStartScheduler+0xd8>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a0f      	ldr	r2, [pc, #60]	; (80097a0 <xPortStartScheduler+0xd8>)
 8009762:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009766:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009768:	4b0d      	ldr	r3, [pc, #52]	; (80097a0 <xPortStartScheduler+0xd8>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a0c      	ldr	r2, [pc, #48]	; (80097a0 <xPortStartScheduler+0xd8>)
 800976e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009772:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009774:	f000 f8b0 	bl	80098d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009778:	4b0a      	ldr	r3, [pc, #40]	; (80097a4 <xPortStartScheduler+0xdc>)
 800977a:	2200      	movs	r2, #0
 800977c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800977e:	f7ff ff93 	bl	80096a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009782:	f7ff fd73 	bl	800926c <vTaskSwitchContext>
	prvTaskExitError();
 8009786:	f7ff ff4f 	bl	8009628 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3710      	adds	r7, #16
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	e000e400 	.word	0xe000e400
 8009798:	200005ac 	.word	0x200005ac
 800979c:	200005b0 	.word	0x200005b0
 80097a0:	e000ed20 	.word	0xe000ed20
 80097a4:	200000ec 	.word	0x200000ec

080097a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80097c0:	4b0e      	ldr	r3, [pc, #56]	; (80097fc <vPortEnterCritical+0x54>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	3301      	adds	r3, #1
 80097c6:	4a0d      	ldr	r2, [pc, #52]	; (80097fc <vPortEnterCritical+0x54>)
 80097c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80097ca:	4b0c      	ldr	r3, [pc, #48]	; (80097fc <vPortEnterCritical+0x54>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b01      	cmp	r3, #1
 80097d0:	d10e      	bne.n	80097f0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80097d2:	4b0b      	ldr	r3, [pc, #44]	; (8009800 <vPortEnterCritical+0x58>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d009      	beq.n	80097f0 <vPortEnterCritical+0x48>
 80097dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e0:	f383 8811 	msr	BASEPRI, r3
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	603b      	str	r3, [r7, #0]
 80097ee:	e7fe      	b.n	80097ee <vPortEnterCritical+0x46>
	}
}
 80097f0:	bf00      	nop
 80097f2:	370c      	adds	r7, #12
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bc80      	pop	{r7}
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	200000ec 	.word	0x200000ec
 8009800:	e000ed04 	.word	0xe000ed04

08009804 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800980a:	4b10      	ldr	r3, [pc, #64]	; (800984c <vPortExitCritical+0x48>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d109      	bne.n	8009826 <vPortExitCritical+0x22>
 8009812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009816:	f383 8811 	msr	BASEPRI, r3
 800981a:	f3bf 8f6f 	isb	sy
 800981e:	f3bf 8f4f 	dsb	sy
 8009822:	607b      	str	r3, [r7, #4]
 8009824:	e7fe      	b.n	8009824 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009826:	4b09      	ldr	r3, [pc, #36]	; (800984c <vPortExitCritical+0x48>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	3b01      	subs	r3, #1
 800982c:	4a07      	ldr	r2, [pc, #28]	; (800984c <vPortExitCritical+0x48>)
 800982e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009830:	4b06      	ldr	r3, [pc, #24]	; (800984c <vPortExitCritical+0x48>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d104      	bne.n	8009842 <vPortExitCritical+0x3e>
 8009838:	2300      	movs	r3, #0
 800983a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009842:	bf00      	nop
 8009844:	370c      	adds	r7, #12
 8009846:	46bd      	mov	sp, r7
 8009848:	bc80      	pop	{r7}
 800984a:	4770      	bx	lr
 800984c:	200000ec 	.word	0x200000ec

08009850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009850:	f3ef 8009 	mrs	r0, PSP
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	4b0d      	ldr	r3, [pc, #52]	; (8009890 <pxCurrentTCBConst>)
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009860:	6010      	str	r0, [r2, #0]
 8009862:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009866:	f04f 0050 	mov.w	r0, #80	; 0x50
 800986a:	f380 8811 	msr	BASEPRI, r0
 800986e:	f7ff fcfd 	bl	800926c <vTaskSwitchContext>
 8009872:	f04f 0000 	mov.w	r0, #0
 8009876:	f380 8811 	msr	BASEPRI, r0
 800987a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800987e:	6819      	ldr	r1, [r3, #0]
 8009880:	6808      	ldr	r0, [r1, #0]
 8009882:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009886:	f380 8809 	msr	PSP, r0
 800988a:	f3bf 8f6f 	isb	sy
 800988e:	4770      	bx	lr

08009890 <pxCurrentTCBConst>:
 8009890:	20000478 	.word	0x20000478
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009894:	bf00      	nop
 8009896:	bf00      	nop

08009898 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b082      	sub	sp, #8
 800989c:	af00      	add	r7, sp, #0
	__asm volatile
 800989e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a2:	f383 8811 	msr	BASEPRI, r3
 80098a6:	f3bf 8f6f 	isb	sy
 80098aa:	f3bf 8f4f 	dsb	sy
 80098ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80098b0:	f7ff fc20 	bl	80090f4 <xTaskIncrementTick>
 80098b4:	4603      	mov	r3, r0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d003      	beq.n	80098c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098ba:	4b06      	ldr	r3, [pc, #24]	; (80098d4 <SysTick_Handler+0x3c>)
 80098bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098c0:	601a      	str	r2, [r3, #0]
 80098c2:	2300      	movs	r3, #0
 80098c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80098cc:	bf00      	nop
 80098ce:	3708      	adds	r7, #8
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	e000ed04 	.word	0xe000ed04

080098d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098d8:	b480      	push	{r7}
 80098da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098dc:	4b0a      	ldr	r3, [pc, #40]	; (8009908 <vPortSetupTimerInterrupt+0x30>)
 80098de:	2200      	movs	r2, #0
 80098e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098e2:	4b0a      	ldr	r3, [pc, #40]	; (800990c <vPortSetupTimerInterrupt+0x34>)
 80098e4:	2200      	movs	r2, #0
 80098e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098e8:	4b09      	ldr	r3, [pc, #36]	; (8009910 <vPortSetupTimerInterrupt+0x38>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a09      	ldr	r2, [pc, #36]	; (8009914 <vPortSetupTimerInterrupt+0x3c>)
 80098ee:	fba2 2303 	umull	r2, r3, r2, r3
 80098f2:	099b      	lsrs	r3, r3, #6
 80098f4:	4a08      	ldr	r2, [pc, #32]	; (8009918 <vPortSetupTimerInterrupt+0x40>)
 80098f6:	3b01      	subs	r3, #1
 80098f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098fa:	4b03      	ldr	r3, [pc, #12]	; (8009908 <vPortSetupTimerInterrupt+0x30>)
 80098fc:	2207      	movs	r2, #7
 80098fe:	601a      	str	r2, [r3, #0]
}
 8009900:	bf00      	nop
 8009902:	46bd      	mov	sp, r7
 8009904:	bc80      	pop	{r7}
 8009906:	4770      	bx	lr
 8009908:	e000e010 	.word	0xe000e010
 800990c:	e000e018 	.word	0xe000e018
 8009910:	2000000c 	.word	0x2000000c
 8009914:	10624dd3 	.word	0x10624dd3
 8009918:	e000e014 	.word	0xe000e014

0800991c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b08a      	sub	sp, #40	; 0x28
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009924:	2300      	movs	r3, #0
 8009926:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009928:	f7ff fb3a 	bl	8008fa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800992c:	4b57      	ldr	r3, [pc, #348]	; (8009a8c <pvPortMalloc+0x170>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d101      	bne.n	8009938 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009934:	f000 f90c 	bl	8009b50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009938:	4b55      	ldr	r3, [pc, #340]	; (8009a90 <pvPortMalloc+0x174>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	4013      	ands	r3, r2
 8009940:	2b00      	cmp	r3, #0
 8009942:	f040 808c 	bne.w	8009a5e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d01c      	beq.n	8009986 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800994c:	2208      	movs	r2, #8
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4413      	add	r3, r2
 8009952:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f003 0307 	and.w	r3, r3, #7
 800995a:	2b00      	cmp	r3, #0
 800995c:	d013      	beq.n	8009986 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f023 0307 	bic.w	r3, r3, #7
 8009964:	3308      	adds	r3, #8
 8009966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f003 0307 	and.w	r3, r3, #7
 800996e:	2b00      	cmp	r3, #0
 8009970:	d009      	beq.n	8009986 <pvPortMalloc+0x6a>
	__asm volatile
 8009972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009976:	f383 8811 	msr	BASEPRI, r3
 800997a:	f3bf 8f6f 	isb	sy
 800997e:	f3bf 8f4f 	dsb	sy
 8009982:	617b      	str	r3, [r7, #20]
 8009984:	e7fe      	b.n	8009984 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d068      	beq.n	8009a5e <pvPortMalloc+0x142>
 800998c:	4b41      	ldr	r3, [pc, #260]	; (8009a94 <pvPortMalloc+0x178>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	429a      	cmp	r2, r3
 8009994:	d863      	bhi.n	8009a5e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009996:	4b40      	ldr	r3, [pc, #256]	; (8009a98 <pvPortMalloc+0x17c>)
 8009998:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800999a:	4b3f      	ldr	r3, [pc, #252]	; (8009a98 <pvPortMalloc+0x17c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099a0:	e004      	b.n	80099ac <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80099a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d903      	bls.n	80099be <pvPortMalloc+0xa2>
 80099b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d1f1      	bne.n	80099a2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099be:	4b33      	ldr	r3, [pc, #204]	; (8009a8c <pvPortMalloc+0x170>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d04a      	beq.n	8009a5e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2208      	movs	r2, #8
 80099ce:	4413      	add	r3, r2
 80099d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	6a3b      	ldr	r3, [r7, #32]
 80099d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	1ad2      	subs	r2, r2, r3
 80099e2:	2308      	movs	r3, #8
 80099e4:	005b      	lsls	r3, r3, #1
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d91e      	bls.n	8009a28 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	4413      	add	r3, r2
 80099f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099f2:	69bb      	ldr	r3, [r7, #24]
 80099f4:	f003 0307 	and.w	r3, r3, #7
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d009      	beq.n	8009a10 <pvPortMalloc+0xf4>
 80099fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	613b      	str	r3, [r7, #16]
 8009a0e:	e7fe      	b.n	8009a0e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a12:	685a      	ldr	r2, [r3, #4]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	1ad2      	subs	r2, r2, r3
 8009a18:	69bb      	ldr	r3, [r7, #24]
 8009a1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a22:	69b8      	ldr	r0, [r7, #24]
 8009a24:	f000 f8f6 	bl	8009c14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a28:	4b1a      	ldr	r3, [pc, #104]	; (8009a94 <pvPortMalloc+0x178>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	1ad3      	subs	r3, r2, r3
 8009a32:	4a18      	ldr	r2, [pc, #96]	; (8009a94 <pvPortMalloc+0x178>)
 8009a34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a36:	4b17      	ldr	r3, [pc, #92]	; (8009a94 <pvPortMalloc+0x178>)
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	4b18      	ldr	r3, [pc, #96]	; (8009a9c <pvPortMalloc+0x180>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d203      	bcs.n	8009a4a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a42:	4b14      	ldr	r3, [pc, #80]	; (8009a94 <pvPortMalloc+0x178>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a15      	ldr	r2, [pc, #84]	; (8009a9c <pvPortMalloc+0x180>)
 8009a48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	4b10      	ldr	r3, [pc, #64]	; (8009a90 <pvPortMalloc+0x174>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	431a      	orrs	r2, r3
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a5e:	f7ff faad 	bl	8008fbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	f003 0307 	and.w	r3, r3, #7
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d009      	beq.n	8009a80 <pvPortMalloc+0x164>
 8009a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	60fb      	str	r3, [r7, #12]
 8009a7e:	e7fe      	b.n	8009a7e <pvPortMalloc+0x162>
	return pvReturn;
 8009a80:	69fb      	ldr	r3, [r7, #28]
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3728      	adds	r7, #40	; 0x28
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	200011bc 	.word	0x200011bc
 8009a90:	200011c8 	.word	0x200011c8
 8009a94:	200011c0 	.word	0x200011c0
 8009a98:	200011b4 	.word	0x200011b4
 8009a9c:	200011c4 	.word	0x200011c4

08009aa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b086      	sub	sp, #24
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d046      	beq.n	8009b40 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ab2:	2308      	movs	r3, #8
 8009ab4:	425b      	negs	r3, r3
 8009ab6:	697a      	ldr	r2, [r7, #20]
 8009ab8:	4413      	add	r3, r2
 8009aba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	4b20      	ldr	r3, [pc, #128]	; (8009b48 <vPortFree+0xa8>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4013      	ands	r3, r2
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d109      	bne.n	8009ae2 <vPortFree+0x42>
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	e7fe      	b.n	8009ae0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d009      	beq.n	8009afe <vPortFree+0x5e>
 8009aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	60bb      	str	r3, [r7, #8]
 8009afc:	e7fe      	b.n	8009afc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	685a      	ldr	r2, [r3, #4]
 8009b02:	4b11      	ldr	r3, [pc, #68]	; (8009b48 <vPortFree+0xa8>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4013      	ands	r3, r2
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d019      	beq.n	8009b40 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d115      	bne.n	8009b40 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	685a      	ldr	r2, [r3, #4]
 8009b18:	4b0b      	ldr	r3, [pc, #44]	; (8009b48 <vPortFree+0xa8>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	43db      	mvns	r3, r3
 8009b1e:	401a      	ands	r2, r3
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b24:	f7ff fa3c 	bl	8008fa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	4b07      	ldr	r3, [pc, #28]	; (8009b4c <vPortFree+0xac>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4413      	add	r3, r2
 8009b32:	4a06      	ldr	r2, [pc, #24]	; (8009b4c <vPortFree+0xac>)
 8009b34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b36:	6938      	ldr	r0, [r7, #16]
 8009b38:	f000 f86c 	bl	8009c14 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009b3c:	f7ff fa3e 	bl	8008fbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b40:	bf00      	nop
 8009b42:	3718      	adds	r7, #24
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}
 8009b48:	200011c8 	.word	0x200011c8
 8009b4c:	200011c0 	.word	0x200011c0

08009b50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009b5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b5c:	4b27      	ldr	r3, [pc, #156]	; (8009bfc <prvHeapInit+0xac>)
 8009b5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f003 0307 	and.w	r3, r3, #7
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d00c      	beq.n	8009b84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3307      	adds	r3, #7
 8009b6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f023 0307 	bic.w	r3, r3, #7
 8009b76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	4a1f      	ldr	r2, [pc, #124]	; (8009bfc <prvHeapInit+0xac>)
 8009b80:	4413      	add	r3, r2
 8009b82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b88:	4a1d      	ldr	r2, [pc, #116]	; (8009c00 <prvHeapInit+0xb0>)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b8e:	4b1c      	ldr	r3, [pc, #112]	; (8009c00 <prvHeapInit+0xb0>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68ba      	ldr	r2, [r7, #8]
 8009b98:	4413      	add	r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b9c:	2208      	movs	r2, #8
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	1a9b      	subs	r3, r3, r2
 8009ba2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0307 	bic.w	r3, r3, #7
 8009baa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	4a15      	ldr	r2, [pc, #84]	; (8009c04 <prvHeapInit+0xb4>)
 8009bb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009bb2:	4b14      	ldr	r3, [pc, #80]	; (8009c04 <prvHeapInit+0xb4>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009bba:	4b12      	ldr	r3, [pc, #72]	; (8009c04 <prvHeapInit+0xb4>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	1ad2      	subs	r2, r2, r3
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009bd0:	4b0c      	ldr	r3, [pc, #48]	; (8009c04 <prvHeapInit+0xb4>)
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	4a0a      	ldr	r2, [pc, #40]	; (8009c08 <prvHeapInit+0xb8>)
 8009bde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	685b      	ldr	r3, [r3, #4]
 8009be4:	4a09      	ldr	r2, [pc, #36]	; (8009c0c <prvHeapInit+0xbc>)
 8009be6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009be8:	4b09      	ldr	r3, [pc, #36]	; (8009c10 <prvHeapInit+0xc0>)
 8009bea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009bee:	601a      	str	r2, [r3, #0]
}
 8009bf0:	bf00      	nop
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bc80      	pop	{r7}
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop
 8009bfc:	200005b4 	.word	0x200005b4
 8009c00:	200011b4 	.word	0x200011b4
 8009c04:	200011bc 	.word	0x200011bc
 8009c08:	200011c4 	.word	0x200011c4
 8009c0c:	200011c0 	.word	0x200011c0
 8009c10:	200011c8 	.word	0x200011c8

08009c14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c1c:	4b27      	ldr	r3, [pc, #156]	; (8009cbc <prvInsertBlockIntoFreeList+0xa8>)
 8009c1e:	60fb      	str	r3, [r7, #12]
 8009c20:	e002      	b.n	8009c28 <prvInsertBlockIntoFreeList+0x14>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d8f7      	bhi.n	8009c22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d108      	bne.n	8009c56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	685a      	ldr	r2, [r3, #4]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	441a      	add	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	441a      	add	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d118      	bne.n	8009c9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	4b14      	ldr	r3, [pc, #80]	; (8009cc0 <prvInsertBlockIntoFreeList+0xac>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d00d      	beq.n	8009c92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	441a      	add	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	601a      	str	r2, [r3, #0]
 8009c90:	e008      	b.n	8009ca4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c92:	4b0b      	ldr	r3, [pc, #44]	; (8009cc0 <prvInsertBlockIntoFreeList+0xac>)
 8009c94:	681a      	ldr	r2, [r3, #0]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	601a      	str	r2, [r3, #0]
 8009c9a:	e003      	b.n	8009ca4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d002      	beq.n	8009cb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cb2:	bf00      	nop
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bc80      	pop	{r7}
 8009cba:	4770      	bx	lr
 8009cbc:	200011b4 	.word	0x200011b4
 8009cc0:	200011bc 	.word	0x200011bc

08009cc4 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 8009cc8:	bf00      	nop
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bc80      	pop	{r7}
 8009cce:	4770      	bx	lr

08009cd0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	4912      	ldr	r1, [pc, #72]	; (8009d20 <MX_USB_DEVICE_Init+0x50>)
 8009cd8:	4812      	ldr	r0, [pc, #72]	; (8009d24 <MX_USB_DEVICE_Init+0x54>)
 8009cda:	f7fd fd7f 	bl	80077dc <USBD_Init>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d001      	beq.n	8009ce8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ce4:	f7f6 fe94 	bl	8000a10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009ce8:	490f      	ldr	r1, [pc, #60]	; (8009d28 <MX_USB_DEVICE_Init+0x58>)
 8009cea:	480e      	ldr	r0, [pc, #56]	; (8009d24 <MX_USB_DEVICE_Init+0x54>)
 8009cec:	f7fd fda1 	bl	8007832 <USBD_RegisterClass>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d001      	beq.n	8009cfa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009cf6:	f7f6 fe8b 	bl	8000a10 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009cfa:	490c      	ldr	r1, [pc, #48]	; (8009d2c <MX_USB_DEVICE_Init+0x5c>)
 8009cfc:	4809      	ldr	r0, [pc, #36]	; (8009d24 <MX_USB_DEVICE_Init+0x54>)
 8009cfe:	f7fd fd57 	bl	80077b0 <USBD_CUSTOM_HID_RegisterInterface>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d001      	beq.n	8009d0c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009d08:	f7f6 fe82 	bl	8000a10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009d0c:	4805      	ldr	r0, [pc, #20]	; (8009d24 <MX_USB_DEVICE_Init+0x54>)
 8009d0e:	f7fd fda9 	bl	8007864 <USBD_Start>
 8009d12:	4603      	mov	r3, r0
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d001      	beq.n	8009d1c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009d18:	f7f6 fe7a 	bl	8000a10 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009d1c:	bf00      	nop
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	20000140 	.word	0x20000140
 8009d24:	20001584 	.word	0x20001584
 8009d28:	20000018 	.word	0x20000018
 8009d2c:	20000130 	.word	0x20000130

08009d30 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009d30:	b480      	push	{r7}
 8009d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009d34:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bc80      	pop	{r7}
 8009d3c:	4770      	bx	lr

08009d3e <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009d3e:	b480      	push	{r7}
 8009d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8009d42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bc80      	pop	{r7}
 8009d4a:	4770      	bx	lr

08009d4c <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	4603      	mov	r3, r0
 8009d54:	460a      	mov	r2, r1
 8009d56:	71fb      	strb	r3, [r7, #7]
 8009d58:	4613      	mov	r3, r2
 8009d5a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8009d5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	370c      	adds	r7, #12
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bc80      	pop	{r7}
 8009d66:	4770      	bx	lr

08009d68 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	4603      	mov	r3, r0
 8009d70:	6039      	str	r1, [r7, #0]
 8009d72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	2212      	movs	r2, #18
 8009d78:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009d7a:	4b03      	ldr	r3, [pc, #12]	; (8009d88 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bc80      	pop	{r7}
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	2000015c 	.word	0x2000015c

08009d8c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	4603      	mov	r3, r0
 8009d94:	6039      	str	r1, [r7, #0]
 8009d96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	2204      	movs	r2, #4
 8009d9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009d9e:	4b03      	ldr	r3, [pc, #12]	; (8009dac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bc80      	pop	{r7}
 8009da8:	4770      	bx	lr
 8009daa:	bf00      	nop
 8009dac:	20000170 	.word	0x20000170

08009db0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	4603      	mov	r3, r0
 8009db8:	6039      	str	r1, [r7, #0]
 8009dba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009dbc:	79fb      	ldrb	r3, [r7, #7]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d105      	bne.n	8009dce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009dc2:	683a      	ldr	r2, [r7, #0]
 8009dc4:	4907      	ldr	r1, [pc, #28]	; (8009de4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009dc6:	4808      	ldr	r0, [pc, #32]	; (8009de8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009dc8:	f7fe fcb7 	bl	800873a <USBD_GetString>
 8009dcc:	e004      	b.n	8009dd8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009dce:	683a      	ldr	r2, [r7, #0]
 8009dd0:	4904      	ldr	r1, [pc, #16]	; (8009de4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009dd2:	4805      	ldr	r0, [pc, #20]	; (8009de8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009dd4:	f7fe fcb1 	bl	800873a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009dd8:	4b02      	ldr	r3, [pc, #8]	; (8009de4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3708      	adds	r7, #8
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	20001848 	.word	0x20001848
 8009de8:	0800b4a8 	.word	0x0800b4a8

08009dec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	4603      	mov	r3, r0
 8009df4:	6039      	str	r1, [r7, #0]
 8009df6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009df8:	683a      	ldr	r2, [r7, #0]
 8009dfa:	4904      	ldr	r1, [pc, #16]	; (8009e0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009dfc:	4804      	ldr	r0, [pc, #16]	; (8009e10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009dfe:	f7fe fc9c 	bl	800873a <USBD_GetString>
  return USBD_StrDesc;
 8009e02:	4b02      	ldr	r3, [pc, #8]	; (8009e0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3708      	adds	r7, #8
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}
 8009e0c:	20001848 	.word	0x20001848
 8009e10:	0800b4c8 	.word	0x0800b4c8

08009e14 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b082      	sub	sp, #8
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	6039      	str	r1, [r7, #0]
 8009e1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	221a      	movs	r2, #26
 8009e24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009e26:	f000 f843 	bl	8009eb0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009e2a:	4b02      	ldr	r3, [pc, #8]	; (8009e34 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3708      	adds	r7, #8
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	20000174 	.word	0x20000174

08009e38 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	4603      	mov	r3, r0
 8009e40:	6039      	str	r1, [r7, #0]
 8009e42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009e44:	79fb      	ldrb	r3, [r7, #7]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d105      	bne.n	8009e56 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	4907      	ldr	r1, [pc, #28]	; (8009e6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009e4e:	4808      	ldr	r0, [pc, #32]	; (8009e70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009e50:	f7fe fc73 	bl	800873a <USBD_GetString>
 8009e54:	e004      	b.n	8009e60 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e56:	683a      	ldr	r2, [r7, #0]
 8009e58:	4904      	ldr	r1, [pc, #16]	; (8009e6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009e5a:	4805      	ldr	r0, [pc, #20]	; (8009e70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009e5c:	f7fe fc6d 	bl	800873a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e60:	4b02      	ldr	r3, [pc, #8]	; (8009e6c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3708      	adds	r7, #8
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	bf00      	nop
 8009e6c:	20001848 	.word	0x20001848
 8009e70:	0800b4dc 	.word	0x0800b4dc

08009e74 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b082      	sub	sp, #8
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	6039      	str	r1, [r7, #0]
 8009e7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e80:	79fb      	ldrb	r3, [r7, #7]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d105      	bne.n	8009e92 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e86:	683a      	ldr	r2, [r7, #0]
 8009e88:	4907      	ldr	r1, [pc, #28]	; (8009ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009e8a:	4808      	ldr	r0, [pc, #32]	; (8009eac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009e8c:	f7fe fc55 	bl	800873a <USBD_GetString>
 8009e90:	e004      	b.n	8009e9c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e92:	683a      	ldr	r2, [r7, #0]
 8009e94:	4904      	ldr	r1, [pc, #16]	; (8009ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009e96:	4805      	ldr	r0, [pc, #20]	; (8009eac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009e98:	f7fe fc4f 	bl	800873a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e9c:	4b02      	ldr	r3, [pc, #8]	; (8009ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3708      	adds	r7, #8
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}
 8009ea6:	bf00      	nop
 8009ea8:	20001848 	.word	0x20001848
 8009eac:	0800b4f0 	.word	0x0800b4f0

08009eb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009eb6:	4b0f      	ldr	r3, [pc, #60]	; (8009ef4 <Get_SerialNum+0x44>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009ebc:	4b0e      	ldr	r3, [pc, #56]	; (8009ef8 <Get_SerialNum+0x48>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009ec2:	4b0e      	ldr	r3, [pc, #56]	; (8009efc <Get_SerialNum+0x4c>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009ec8:	68fa      	ldr	r2, [r7, #12]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4413      	add	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d009      	beq.n	8009eea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009ed6:	2208      	movs	r2, #8
 8009ed8:	4909      	ldr	r1, [pc, #36]	; (8009f00 <Get_SerialNum+0x50>)
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f000 f814 	bl	8009f08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009ee0:	2204      	movs	r2, #4
 8009ee2:	4908      	ldr	r1, [pc, #32]	; (8009f04 <Get_SerialNum+0x54>)
 8009ee4:	68b8      	ldr	r0, [r7, #8]
 8009ee6:	f000 f80f 	bl	8009f08 <IntToUnicode>
  }
}
 8009eea:	bf00      	nop
 8009eec:	3710      	adds	r7, #16
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	1ffff7e8 	.word	0x1ffff7e8
 8009ef8:	1ffff7ec 	.word	0x1ffff7ec
 8009efc:	1ffff7f0 	.word	0x1ffff7f0
 8009f00:	20000176 	.word	0x20000176
 8009f04:	20000186 	.word	0x20000186

08009f08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b087      	sub	sp, #28
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	4613      	mov	r3, r2
 8009f14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009f16:	2300      	movs	r3, #0
 8009f18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	75fb      	strb	r3, [r7, #23]
 8009f1e:	e027      	b.n	8009f70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	0f1b      	lsrs	r3, r3, #28
 8009f24:	2b09      	cmp	r3, #9
 8009f26:	d80b      	bhi.n	8009f40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	0f1b      	lsrs	r3, r3, #28
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
 8009f30:	005b      	lsls	r3, r3, #1
 8009f32:	4619      	mov	r1, r3
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	440b      	add	r3, r1
 8009f38:	3230      	adds	r2, #48	; 0x30
 8009f3a:	b2d2      	uxtb	r2, r2
 8009f3c:	701a      	strb	r2, [r3, #0]
 8009f3e:	e00a      	b.n	8009f56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	0f1b      	lsrs	r3, r3, #28
 8009f44:	b2da      	uxtb	r2, r3
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
 8009f48:	005b      	lsls	r3, r3, #1
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	440b      	add	r3, r1
 8009f50:	3237      	adds	r2, #55	; 0x37
 8009f52:	b2d2      	uxtb	r2, r2
 8009f54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	011b      	lsls	r3, r3, #4
 8009f5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009f5c:	7dfb      	ldrb	r3, [r7, #23]
 8009f5e:	005b      	lsls	r3, r3, #1
 8009f60:	3301      	adds	r3, #1
 8009f62:	68ba      	ldr	r2, [r7, #8]
 8009f64:	4413      	add	r3, r2
 8009f66:	2200      	movs	r2, #0
 8009f68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009f6a:	7dfb      	ldrb	r3, [r7, #23]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	75fb      	strb	r3, [r7, #23]
 8009f70:	7dfa      	ldrb	r2, [r7, #23]
 8009f72:	79fb      	ldrb	r3, [r7, #7]
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d3d3      	bcc.n	8009f20 <IntToUnicode+0x18>
  }
}
 8009f78:	bf00      	nop
 8009f7a:	371c      	adds	r7, #28
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bc80      	pop	{r7}
 8009f80:	4770      	bx	lr
	...

08009f84 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a0d      	ldr	r2, [pc, #52]	; (8009fc8 <HAL_PCD_MspInit+0x44>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d113      	bne.n	8009fbe <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009f96:	4b0d      	ldr	r3, [pc, #52]	; (8009fcc <HAL_PCD_MspInit+0x48>)
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	4a0c      	ldr	r2, [pc, #48]	; (8009fcc <HAL_PCD_MspInit+0x48>)
 8009f9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009fa0:	61d3      	str	r3, [r2, #28]
 8009fa2:	4b0a      	ldr	r3, [pc, #40]	; (8009fcc <HAL_PCD_MspInit+0x48>)
 8009fa4:	69db      	ldr	r3, [r3, #28]
 8009fa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009faa:	60fb      	str	r3, [r7, #12]
 8009fac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8009fae:	2200      	movs	r2, #0
 8009fb0:	2105      	movs	r1, #5
 8009fb2:	2014      	movs	r0, #20
 8009fb4:	f7f7 fa5b 	bl	800146e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009fb8:	2014      	movs	r0, #20
 8009fba:	f7f7 fa74 	bl	80014a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009fbe:	bf00      	nop
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	40005c00 	.word	0x40005c00
 8009fcc:	40021000 	.word	0x40021000

08009fd0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	4610      	mov	r0, r2
 8009fe8:	f7fd fc84 	bl	80078f4 <USBD_LL_SetupStage>
}
 8009fec:	bf00      	nop
 8009fee:	3708      	adds	r7, #8
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a006:	78fb      	ldrb	r3, [r7, #3]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	015b      	lsls	r3, r3, #5
 800a00c:	4413      	add	r3, r2
 800a00e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	78fb      	ldrb	r3, [r7, #3]
 800a016:	4619      	mov	r1, r3
 800a018:	f7fd fcb7 	bl	800798a <USBD_LL_DataOutStage>
}
 800a01c:	bf00      	nop
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	460b      	mov	r3, r1
 800a02e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a036:	78fb      	ldrb	r3, [r7, #3]
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	015b      	lsls	r3, r3, #5
 800a03c:	4413      	add	r3, r2
 800a03e:	333c      	adds	r3, #60	; 0x3c
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	78fb      	ldrb	r3, [r7, #3]
 800a044:	4619      	mov	r1, r3
 800a046:	f7fd fd11 	bl	8007a6c <USBD_LL_DataInStage>
}
 800a04a:	bf00      	nop
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b082      	sub	sp, #8
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a060:	4618      	mov	r0, r3
 800a062:	f7fd fe21 	bl	8007ca8 <USBD_LL_SOF>
}
 800a066:	bf00      	nop
 800a068:	3708      	adds	r7, #8
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800a06e:	b580      	push	{r7, lr}
 800a070:	b084      	sub	sp, #16
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a076:	2301      	movs	r3, #1
 800a078:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d001      	beq.n	800a086 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a082:	f7f6 fcc5 	bl	8000a10 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a08c:	7bfa      	ldrb	r2, [r7, #15]
 800a08e:	4611      	mov	r1, r2
 800a090:	4618      	mov	r0, r3
 800a092:	f7fd fdd1 	bl	8007c38 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7fd fd8a 	bl	8007bb6 <USBD_LL_Reset>
}
 800a0a2:	bf00      	nop
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
	...

0800a0ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7fd fdcb 	bl	8007c56 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	699b      	ldr	r3, [r3, #24]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d005      	beq.n	800a0d4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a0c8:	4b04      	ldr	r3, [pc, #16]	; (800a0dc <HAL_PCD_SuspendCallback+0x30>)
 800a0ca:	691b      	ldr	r3, [r3, #16]
 800a0cc:	4a03      	ldr	r2, [pc, #12]	; (800a0dc <HAL_PCD_SuspendCallback+0x30>)
 800a0ce:	f043 0306 	orr.w	r3, r3, #6
 800a0d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a0d4:	bf00      	nop
 800a0d6:	3708      	adds	r7, #8
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	e000ed00 	.word	0xe000ed00

0800a0e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fd fdc5 	bl	8007c7e <USBD_LL_Resume>
}
 800a0f4:	bf00      	nop
 800a0f6:	3708      	adds	r7, #8
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a104:	4a23      	ldr	r2, [pc, #140]	; (800a194 <USBD_LL_Init+0x98>)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a21      	ldr	r2, [pc, #132]	; (800a194 <USBD_LL_Init+0x98>)
 800a110:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a114:	4b1f      	ldr	r3, [pc, #124]	; (800a194 <USBD_LL_Init+0x98>)
 800a116:	4a20      	ldr	r2, [pc, #128]	; (800a198 <USBD_LL_Init+0x9c>)
 800a118:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a11a:	4b1e      	ldr	r3, [pc, #120]	; (800a194 <USBD_LL_Init+0x98>)
 800a11c:	2208      	movs	r2, #8
 800a11e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a120:	4b1c      	ldr	r3, [pc, #112]	; (800a194 <USBD_LL_Init+0x98>)
 800a122:	2202      	movs	r2, #2
 800a124:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a126:	4b1b      	ldr	r3, [pc, #108]	; (800a194 <USBD_LL_Init+0x98>)
 800a128:	2200      	movs	r2, #0
 800a12a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a12c:	4b19      	ldr	r3, [pc, #100]	; (800a194 <USBD_LL_Init+0x98>)
 800a12e:	2200      	movs	r2, #0
 800a130:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a132:	4b18      	ldr	r3, [pc, #96]	; (800a194 <USBD_LL_Init+0x98>)
 800a134:	2200      	movs	r2, #0
 800a136:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a138:	4816      	ldr	r0, [pc, #88]	; (800a194 <USBD_LL_Init+0x98>)
 800a13a:	f7f9 f954 	bl	80033e6 <HAL_PCD_Init>
 800a13e:	4603      	mov	r3, r0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d001      	beq.n	800a148 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a144:	f7f6 fc64 	bl	8000a10 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a14e:	2318      	movs	r3, #24
 800a150:	2200      	movs	r2, #0
 800a152:	2100      	movs	r1, #0
 800a154:	f7f9 ffd8 	bl	8004108 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a15e:	2358      	movs	r3, #88	; 0x58
 800a160:	2200      	movs	r2, #0
 800a162:	2180      	movs	r1, #128	; 0x80
 800a164:	f7f9 ffd0 	bl	8004108 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a16e:	2398      	movs	r3, #152	; 0x98
 800a170:	2200      	movs	r2, #0
 800a172:	2181      	movs	r1, #129	; 0x81
 800a174:	f7f9 ffc8 	bl	8004108 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a17e:	23d8      	movs	r3, #216	; 0xd8
 800a180:	2200      	movs	r2, #0
 800a182:	2101      	movs	r1, #1
 800a184:	f7f9 ffc0 	bl	8004108 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800a188:	2300      	movs	r3, #0
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3708      	adds	r7, #8
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	20001a48 	.word	0x20001a48
 800a198:	40005c00 	.word	0x40005c00

0800a19c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7f9 f9f8 	bl	80035a8 <HAL_PCD_Start>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f000 f934 	bl	800a42c <USBD_Get_USB_Status>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a1c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b084      	sub	sp, #16
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
 800a1da:	4608      	mov	r0, r1
 800a1dc:	4611      	mov	r1, r2
 800a1de:	461a      	mov	r2, r3
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	70fb      	strb	r3, [r7, #3]
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	70bb      	strb	r3, [r7, #2]
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a1fa:	78bb      	ldrb	r3, [r7, #2]
 800a1fc:	883a      	ldrh	r2, [r7, #0]
 800a1fe:	78f9      	ldrb	r1, [r7, #3]
 800a200:	f7f9 fb2b 	bl	800385a <HAL_PCD_EP_Open>
 800a204:	4603      	mov	r3, r0
 800a206:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a208:	7bfb      	ldrb	r3, [r7, #15]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f000 f90e 	bl	800a42c <USBD_Get_USB_Status>
 800a210:	4603      	mov	r3, r0
 800a212:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800a214:	7bbb      	ldrb	r3, [r7, #14]
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}

0800a21e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a21e:	b580      	push	{r7, lr}
 800a220:	b084      	sub	sp, #16
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	460b      	mov	r3, r1
 800a228:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a22a:	2300      	movs	r3, #0
 800a22c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a22e:	2300      	movs	r3, #0
 800a230:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a238:	78fa      	ldrb	r2, [r7, #3]
 800a23a:	4611      	mov	r1, r2
 800a23c:	4618      	mov	r0, r3
 800a23e:	f7f9 fb6c 	bl	800391a <HAL_PCD_EP_Close>
 800a242:	4603      	mov	r3, r0
 800a244:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a246:	7bfb      	ldrb	r3, [r7, #15]
 800a248:	4618      	mov	r0, r3
 800a24a:	f000 f8ef 	bl	800a42c <USBD_Get_USB_Status>
 800a24e:	4603      	mov	r3, r0
 800a250:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800a252:	7bbb      	ldrb	r3, [r7, #14]
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
 800a264:	460b      	mov	r3, r1
 800a266:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a268:	2300      	movs	r3, #0
 800a26a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a26c:	2300      	movs	r3, #0
 800a26e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a276:	78fa      	ldrb	r2, [r7, #3]
 800a278:	4611      	mov	r1, r2
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7f9 fc02 	bl	8003a84 <HAL_PCD_EP_SetStall>
 800a280:	4603      	mov	r3, r0
 800a282:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a284:	7bfb      	ldrb	r3, [r7, #15]
 800a286:	4618      	mov	r0, r3
 800a288:	f000 f8d0 	bl	800a42c <USBD_Get_USB_Status>
 800a28c:	4603      	mov	r3, r0
 800a28e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a290:	7bbb      	ldrb	r3, [r7, #14]
}
 800a292:	4618      	mov	r0, r3
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a29a:	b580      	push	{r7, lr}
 800a29c:	b084      	sub	sp, #16
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a2b4:	78fa      	ldrb	r2, [r7, #3]
 800a2b6:	4611      	mov	r1, r2
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f7f9 fc3d 	bl	8003b38 <HAL_PCD_EP_ClrStall>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2c2:	7bfb      	ldrb	r3, [r7, #15]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f000 f8b1 	bl	800a42c <USBD_Get_USB_Status>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800a2ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3710      	adds	r7, #16
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a2ea:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800a2ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	da08      	bge.n	800a306 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800a2f4:	78fb      	ldrb	r3, [r7, #3]
 800a2f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2fa:	68fa      	ldr	r2, [r7, #12]
 800a2fc:	015b      	lsls	r3, r3, #5
 800a2fe:	4413      	add	r3, r2
 800a300:	332a      	adds	r3, #42	; 0x2a
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	e008      	b.n	800a318 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800a306:	78fb      	ldrb	r3, [r7, #3]
 800a308:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	015b      	lsls	r3, r3, #5
 800a310:	4413      	add	r3, r2
 800a312:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800a316:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3714      	adds	r7, #20
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bc80      	pop	{r7}
 800a320:	4770      	bx	lr

0800a322 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b084      	sub	sp, #16
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	460b      	mov	r3, r1
 800a32c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a32e:	2300      	movs	r3, #0
 800a330:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a332:	2300      	movs	r3, #0
 800a334:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a33c:	78fa      	ldrb	r2, [r7, #3]
 800a33e:	4611      	mov	r1, r2
 800a340:	4618      	mov	r0, r3
 800a342:	f7f9 fa65 	bl	8003810 <HAL_PCD_SetAddress>
 800a346:	4603      	mov	r3, r0
 800a348:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f000 f86d 	bl	800a42c <USBD_Get_USB_Status>
 800a352:	4603      	mov	r3, r0
 800a354:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a356:	7bbb      	ldrb	r3, [r7, #14]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b086      	sub	sp, #24
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	607a      	str	r2, [r7, #4]
 800a36a:	461a      	mov	r2, r3
 800a36c:	460b      	mov	r3, r1
 800a36e:	72fb      	strb	r3, [r7, #11]
 800a370:	4613      	mov	r3, r2
 800a372:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a374:	2300      	movs	r3, #0
 800a376:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a382:	893b      	ldrh	r3, [r7, #8]
 800a384:	7af9      	ldrb	r1, [r7, #11]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	f7f9 fb43 	bl	8003a12 <HAL_PCD_EP_Transmit>
 800a38c:	4603      	mov	r3, r0
 800a38e:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a390:	7dfb      	ldrb	r3, [r7, #23]
 800a392:	4618      	mov	r0, r3
 800a394:	f000 f84a 	bl	800a42c <USBD_Get_USB_Status>
 800a398:	4603      	mov	r3, r0
 800a39a:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800a39c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3718      	adds	r7, #24
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}

0800a3a6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a3a6:	b580      	push	{r7, lr}
 800a3a8:	b086      	sub	sp, #24
 800a3aa:	af00      	add	r7, sp, #0
 800a3ac:	60f8      	str	r0, [r7, #12]
 800a3ae:	607a      	str	r2, [r7, #4]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	72fb      	strb	r3, [r7, #11]
 800a3b6:	4613      	mov	r3, r2
 800a3b8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a3c8:	893b      	ldrh	r3, [r7, #8]
 800a3ca:	7af9      	ldrb	r1, [r7, #11]
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	f7f9 fae6 	bl	800399e <HAL_PCD_EP_Receive>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d6:	7dfb      	ldrb	r3, [r7, #23]
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f000 f827 	bl	800a42c <USBD_Get_USB_Status>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800a3e2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3718      	adds	r7, #24
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800a3f4:	4b02      	ldr	r3, [pc, #8]	; (800a400 <USBD_static_malloc+0x14>)
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	370c      	adds	r7, #12
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bc80      	pop	{r7}
 800a3fe:	4770      	bx	lr
 800a400:	200011cc 	.word	0x200011cc

0800a404 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]

}
 800a40c:	bf00      	nop
 800a40e:	370c      	adds	r7, #12
 800a410:	46bd      	mov	sp, r7
 800a412:	bc80      	pop	{r7}
 800a414:	4770      	bx	lr

0800a416 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a416:	b480      	push	{r7}
 800a418:	b083      	sub	sp, #12
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	6078      	str	r0, [r7, #4]
 800a41e:	460b      	mov	r3, r1
 800a420:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a422:	bf00      	nop
 800a424:	370c      	adds	r7, #12
 800a426:	46bd      	mov	sp, r7
 800a428:	bc80      	pop	{r7}
 800a42a:	4770      	bx	lr

0800a42c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b085      	sub	sp, #20
 800a430:	af00      	add	r7, sp, #0
 800a432:	4603      	mov	r3, r0
 800a434:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a43a:	79fb      	ldrb	r3, [r7, #7]
 800a43c:	2b03      	cmp	r3, #3
 800a43e:	d817      	bhi.n	800a470 <USBD_Get_USB_Status+0x44>
 800a440:	a201      	add	r2, pc, #4	; (adr r2, 800a448 <USBD_Get_USB_Status+0x1c>)
 800a442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a446:	bf00      	nop
 800a448:	0800a459 	.word	0x0800a459
 800a44c:	0800a45f 	.word	0x0800a45f
 800a450:	0800a465 	.word	0x0800a465
 800a454:	0800a46b 	.word	0x0800a46b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	73fb      	strb	r3, [r7, #15]
    break;
 800a45c:	e00b      	b.n	800a476 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a45e:	2302      	movs	r3, #2
 800a460:	73fb      	strb	r3, [r7, #15]
    break;
 800a462:	e008      	b.n	800a476 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a464:	2301      	movs	r3, #1
 800a466:	73fb      	strb	r3, [r7, #15]
    break;
 800a468:	e005      	b.n	800a476 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a46a:	2302      	movs	r3, #2
 800a46c:	73fb      	strb	r3, [r7, #15]
    break;
 800a46e:	e002      	b.n	800a476 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a470:	2302      	movs	r3, #2
 800a472:	73fb      	strb	r3, [r7, #15]
    break;
 800a474:	bf00      	nop
  }
  return usb_status;
 800a476:	7bfb      	ldrb	r3, [r7, #15]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bc80      	pop	{r7}
 800a480:	4770      	bx	lr
 800a482:	bf00      	nop

0800a484 <__errno>:
 800a484:	4b01      	ldr	r3, [pc, #4]	; (800a48c <__errno+0x8>)
 800a486:	6818      	ldr	r0, [r3, #0]
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	20000190 	.word	0x20000190

0800a490 <__libc_init_array>:
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	2500      	movs	r5, #0
 800a494:	4e0c      	ldr	r6, [pc, #48]	; (800a4c8 <__libc_init_array+0x38>)
 800a496:	4c0d      	ldr	r4, [pc, #52]	; (800a4cc <__libc_init_array+0x3c>)
 800a498:	1ba4      	subs	r4, r4, r6
 800a49a:	10a4      	asrs	r4, r4, #2
 800a49c:	42a5      	cmp	r5, r4
 800a49e:	d109      	bne.n	800a4b4 <__libc_init_array+0x24>
 800a4a0:	f000 ff10 	bl	800b2c4 <_init>
 800a4a4:	2500      	movs	r5, #0
 800a4a6:	4e0a      	ldr	r6, [pc, #40]	; (800a4d0 <__libc_init_array+0x40>)
 800a4a8:	4c0a      	ldr	r4, [pc, #40]	; (800a4d4 <__libc_init_array+0x44>)
 800a4aa:	1ba4      	subs	r4, r4, r6
 800a4ac:	10a4      	asrs	r4, r4, #2
 800a4ae:	42a5      	cmp	r5, r4
 800a4b0:	d105      	bne.n	800a4be <__libc_init_array+0x2e>
 800a4b2:	bd70      	pop	{r4, r5, r6, pc}
 800a4b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4b8:	4798      	blx	r3
 800a4ba:	3501      	adds	r5, #1
 800a4bc:	e7ee      	b.n	800a49c <__libc_init_array+0xc>
 800a4be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4c2:	4798      	blx	r3
 800a4c4:	3501      	adds	r5, #1
 800a4c6:	e7f2      	b.n	800a4ae <__libc_init_array+0x1e>
 800a4c8:	0800b5b8 	.word	0x0800b5b8
 800a4cc:	0800b5b8 	.word	0x0800b5b8
 800a4d0:	0800b5b8 	.word	0x0800b5b8
 800a4d4:	0800b5bc 	.word	0x0800b5bc

0800a4d8 <memset>:
 800a4d8:	4603      	mov	r3, r0
 800a4da:	4402      	add	r2, r0
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d100      	bne.n	800a4e2 <memset+0xa>
 800a4e0:	4770      	bx	lr
 800a4e2:	f803 1b01 	strb.w	r1, [r3], #1
 800a4e6:	e7f9      	b.n	800a4dc <memset+0x4>

0800a4e8 <iprintf>:
 800a4e8:	b40f      	push	{r0, r1, r2, r3}
 800a4ea:	4b0a      	ldr	r3, [pc, #40]	; (800a514 <iprintf+0x2c>)
 800a4ec:	b513      	push	{r0, r1, r4, lr}
 800a4ee:	681c      	ldr	r4, [r3, #0]
 800a4f0:	b124      	cbz	r4, 800a4fc <iprintf+0x14>
 800a4f2:	69a3      	ldr	r3, [r4, #24]
 800a4f4:	b913      	cbnz	r3, 800a4fc <iprintf+0x14>
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f000 f84e 	bl	800a598 <__sinit>
 800a4fc:	ab05      	add	r3, sp, #20
 800a4fe:	9a04      	ldr	r2, [sp, #16]
 800a500:	68a1      	ldr	r1, [r4, #8]
 800a502:	4620      	mov	r0, r4
 800a504:	9301      	str	r3, [sp, #4]
 800a506:	f000 f953 	bl	800a7b0 <_vfiprintf_r>
 800a50a:	b002      	add	sp, #8
 800a50c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a510:	b004      	add	sp, #16
 800a512:	4770      	bx	lr
 800a514:	20000190 	.word	0x20000190

0800a518 <std>:
 800a518:	2300      	movs	r3, #0
 800a51a:	b510      	push	{r4, lr}
 800a51c:	4604      	mov	r4, r0
 800a51e:	e9c0 3300 	strd	r3, r3, [r0]
 800a522:	6083      	str	r3, [r0, #8]
 800a524:	8181      	strh	r1, [r0, #12]
 800a526:	6643      	str	r3, [r0, #100]	; 0x64
 800a528:	81c2      	strh	r2, [r0, #14]
 800a52a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a52e:	6183      	str	r3, [r0, #24]
 800a530:	4619      	mov	r1, r3
 800a532:	2208      	movs	r2, #8
 800a534:	305c      	adds	r0, #92	; 0x5c
 800a536:	f7ff ffcf 	bl	800a4d8 <memset>
 800a53a:	4b05      	ldr	r3, [pc, #20]	; (800a550 <std+0x38>)
 800a53c:	6224      	str	r4, [r4, #32]
 800a53e:	6263      	str	r3, [r4, #36]	; 0x24
 800a540:	4b04      	ldr	r3, [pc, #16]	; (800a554 <std+0x3c>)
 800a542:	62a3      	str	r3, [r4, #40]	; 0x28
 800a544:	4b04      	ldr	r3, [pc, #16]	; (800a558 <std+0x40>)
 800a546:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a548:	4b04      	ldr	r3, [pc, #16]	; (800a55c <std+0x44>)
 800a54a:	6323      	str	r3, [r4, #48]	; 0x30
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	bf00      	nop
 800a550:	0800ad0d 	.word	0x0800ad0d
 800a554:	0800ad2f 	.word	0x0800ad2f
 800a558:	0800ad67 	.word	0x0800ad67
 800a55c:	0800ad8b 	.word	0x0800ad8b

0800a560 <_cleanup_r>:
 800a560:	4901      	ldr	r1, [pc, #4]	; (800a568 <_cleanup_r+0x8>)
 800a562:	f000 b885 	b.w	800a670 <_fwalk_reent>
 800a566:	bf00      	nop
 800a568:	0800b065 	.word	0x0800b065

0800a56c <__sfmoreglue>:
 800a56c:	b570      	push	{r4, r5, r6, lr}
 800a56e:	2568      	movs	r5, #104	; 0x68
 800a570:	1e4a      	subs	r2, r1, #1
 800a572:	4355      	muls	r5, r2
 800a574:	460e      	mov	r6, r1
 800a576:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a57a:	f000 f897 	bl	800a6ac <_malloc_r>
 800a57e:	4604      	mov	r4, r0
 800a580:	b140      	cbz	r0, 800a594 <__sfmoreglue+0x28>
 800a582:	2100      	movs	r1, #0
 800a584:	e9c0 1600 	strd	r1, r6, [r0]
 800a588:	300c      	adds	r0, #12
 800a58a:	60a0      	str	r0, [r4, #8]
 800a58c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a590:	f7ff ffa2 	bl	800a4d8 <memset>
 800a594:	4620      	mov	r0, r4
 800a596:	bd70      	pop	{r4, r5, r6, pc}

0800a598 <__sinit>:
 800a598:	6983      	ldr	r3, [r0, #24]
 800a59a:	b510      	push	{r4, lr}
 800a59c:	4604      	mov	r4, r0
 800a59e:	bb33      	cbnz	r3, 800a5ee <__sinit+0x56>
 800a5a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a5a4:	6503      	str	r3, [r0, #80]	; 0x50
 800a5a6:	4b12      	ldr	r3, [pc, #72]	; (800a5f0 <__sinit+0x58>)
 800a5a8:	4a12      	ldr	r2, [pc, #72]	; (800a5f4 <__sinit+0x5c>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	6282      	str	r2, [r0, #40]	; 0x28
 800a5ae:	4298      	cmp	r0, r3
 800a5b0:	bf04      	itt	eq
 800a5b2:	2301      	moveq	r3, #1
 800a5b4:	6183      	streq	r3, [r0, #24]
 800a5b6:	f000 f81f 	bl	800a5f8 <__sfp>
 800a5ba:	6060      	str	r0, [r4, #4]
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f000 f81b 	bl	800a5f8 <__sfp>
 800a5c2:	60a0      	str	r0, [r4, #8]
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	f000 f817 	bl	800a5f8 <__sfp>
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	60e0      	str	r0, [r4, #12]
 800a5ce:	2104      	movs	r1, #4
 800a5d0:	6860      	ldr	r0, [r4, #4]
 800a5d2:	f7ff ffa1 	bl	800a518 <std>
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	2109      	movs	r1, #9
 800a5da:	68a0      	ldr	r0, [r4, #8]
 800a5dc:	f7ff ff9c 	bl	800a518 <std>
 800a5e0:	2202      	movs	r2, #2
 800a5e2:	2112      	movs	r1, #18
 800a5e4:	68e0      	ldr	r0, [r4, #12]
 800a5e6:	f7ff ff97 	bl	800a518 <std>
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	61a3      	str	r3, [r4, #24]
 800a5ee:	bd10      	pop	{r4, pc}
 800a5f0:	0800b520 	.word	0x0800b520
 800a5f4:	0800a561 	.word	0x0800a561

0800a5f8 <__sfp>:
 800a5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5fa:	4b1b      	ldr	r3, [pc, #108]	; (800a668 <__sfp+0x70>)
 800a5fc:	4607      	mov	r7, r0
 800a5fe:	681e      	ldr	r6, [r3, #0]
 800a600:	69b3      	ldr	r3, [r6, #24]
 800a602:	b913      	cbnz	r3, 800a60a <__sfp+0x12>
 800a604:	4630      	mov	r0, r6
 800a606:	f7ff ffc7 	bl	800a598 <__sinit>
 800a60a:	3648      	adds	r6, #72	; 0x48
 800a60c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a610:	3b01      	subs	r3, #1
 800a612:	d503      	bpl.n	800a61c <__sfp+0x24>
 800a614:	6833      	ldr	r3, [r6, #0]
 800a616:	b133      	cbz	r3, 800a626 <__sfp+0x2e>
 800a618:	6836      	ldr	r6, [r6, #0]
 800a61a:	e7f7      	b.n	800a60c <__sfp+0x14>
 800a61c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a620:	b16d      	cbz	r5, 800a63e <__sfp+0x46>
 800a622:	3468      	adds	r4, #104	; 0x68
 800a624:	e7f4      	b.n	800a610 <__sfp+0x18>
 800a626:	2104      	movs	r1, #4
 800a628:	4638      	mov	r0, r7
 800a62a:	f7ff ff9f 	bl	800a56c <__sfmoreglue>
 800a62e:	6030      	str	r0, [r6, #0]
 800a630:	2800      	cmp	r0, #0
 800a632:	d1f1      	bne.n	800a618 <__sfp+0x20>
 800a634:	230c      	movs	r3, #12
 800a636:	4604      	mov	r4, r0
 800a638:	603b      	str	r3, [r7, #0]
 800a63a:	4620      	mov	r0, r4
 800a63c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a63e:	4b0b      	ldr	r3, [pc, #44]	; (800a66c <__sfp+0x74>)
 800a640:	6665      	str	r5, [r4, #100]	; 0x64
 800a642:	e9c4 5500 	strd	r5, r5, [r4]
 800a646:	60a5      	str	r5, [r4, #8]
 800a648:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a64c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a650:	2208      	movs	r2, #8
 800a652:	4629      	mov	r1, r5
 800a654:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a658:	f7ff ff3e 	bl	800a4d8 <memset>
 800a65c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a660:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a664:	e7e9      	b.n	800a63a <__sfp+0x42>
 800a666:	bf00      	nop
 800a668:	0800b520 	.word	0x0800b520
 800a66c:	ffff0001 	.word	0xffff0001

0800a670 <_fwalk_reent>:
 800a670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a674:	4680      	mov	r8, r0
 800a676:	4689      	mov	r9, r1
 800a678:	2600      	movs	r6, #0
 800a67a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a67e:	b914      	cbnz	r4, 800a686 <_fwalk_reent+0x16>
 800a680:	4630      	mov	r0, r6
 800a682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a686:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a68a:	3f01      	subs	r7, #1
 800a68c:	d501      	bpl.n	800a692 <_fwalk_reent+0x22>
 800a68e:	6824      	ldr	r4, [r4, #0]
 800a690:	e7f5      	b.n	800a67e <_fwalk_reent+0xe>
 800a692:	89ab      	ldrh	r3, [r5, #12]
 800a694:	2b01      	cmp	r3, #1
 800a696:	d907      	bls.n	800a6a8 <_fwalk_reent+0x38>
 800a698:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a69c:	3301      	adds	r3, #1
 800a69e:	d003      	beq.n	800a6a8 <_fwalk_reent+0x38>
 800a6a0:	4629      	mov	r1, r5
 800a6a2:	4640      	mov	r0, r8
 800a6a4:	47c8      	blx	r9
 800a6a6:	4306      	orrs	r6, r0
 800a6a8:	3568      	adds	r5, #104	; 0x68
 800a6aa:	e7ee      	b.n	800a68a <_fwalk_reent+0x1a>

0800a6ac <_malloc_r>:
 800a6ac:	b570      	push	{r4, r5, r6, lr}
 800a6ae:	1ccd      	adds	r5, r1, #3
 800a6b0:	f025 0503 	bic.w	r5, r5, #3
 800a6b4:	3508      	adds	r5, #8
 800a6b6:	2d0c      	cmp	r5, #12
 800a6b8:	bf38      	it	cc
 800a6ba:	250c      	movcc	r5, #12
 800a6bc:	2d00      	cmp	r5, #0
 800a6be:	4606      	mov	r6, r0
 800a6c0:	db01      	blt.n	800a6c6 <_malloc_r+0x1a>
 800a6c2:	42a9      	cmp	r1, r5
 800a6c4:	d903      	bls.n	800a6ce <_malloc_r+0x22>
 800a6c6:	230c      	movs	r3, #12
 800a6c8:	6033      	str	r3, [r6, #0]
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	bd70      	pop	{r4, r5, r6, pc}
 800a6ce:	f000 fd77 	bl	800b1c0 <__malloc_lock>
 800a6d2:	4a21      	ldr	r2, [pc, #132]	; (800a758 <_malloc_r+0xac>)
 800a6d4:	6814      	ldr	r4, [r2, #0]
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	b991      	cbnz	r1, 800a700 <_malloc_r+0x54>
 800a6da:	4c20      	ldr	r4, [pc, #128]	; (800a75c <_malloc_r+0xb0>)
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	b91b      	cbnz	r3, 800a6e8 <_malloc_r+0x3c>
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	f000 fb03 	bl	800acec <_sbrk_r>
 800a6e6:	6020      	str	r0, [r4, #0]
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f000 fafe 	bl	800acec <_sbrk_r>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d124      	bne.n	800a73e <_malloc_r+0x92>
 800a6f4:	230c      	movs	r3, #12
 800a6f6:	4630      	mov	r0, r6
 800a6f8:	6033      	str	r3, [r6, #0]
 800a6fa:	f000 fd62 	bl	800b1c2 <__malloc_unlock>
 800a6fe:	e7e4      	b.n	800a6ca <_malloc_r+0x1e>
 800a700:	680b      	ldr	r3, [r1, #0]
 800a702:	1b5b      	subs	r3, r3, r5
 800a704:	d418      	bmi.n	800a738 <_malloc_r+0x8c>
 800a706:	2b0b      	cmp	r3, #11
 800a708:	d90f      	bls.n	800a72a <_malloc_r+0x7e>
 800a70a:	600b      	str	r3, [r1, #0]
 800a70c:	18cc      	adds	r4, r1, r3
 800a70e:	50cd      	str	r5, [r1, r3]
 800a710:	4630      	mov	r0, r6
 800a712:	f000 fd56 	bl	800b1c2 <__malloc_unlock>
 800a716:	f104 000b 	add.w	r0, r4, #11
 800a71a:	1d23      	adds	r3, r4, #4
 800a71c:	f020 0007 	bic.w	r0, r0, #7
 800a720:	1ac3      	subs	r3, r0, r3
 800a722:	d0d3      	beq.n	800a6cc <_malloc_r+0x20>
 800a724:	425a      	negs	r2, r3
 800a726:	50e2      	str	r2, [r4, r3]
 800a728:	e7d0      	b.n	800a6cc <_malloc_r+0x20>
 800a72a:	684b      	ldr	r3, [r1, #4]
 800a72c:	428c      	cmp	r4, r1
 800a72e:	bf16      	itet	ne
 800a730:	6063      	strne	r3, [r4, #4]
 800a732:	6013      	streq	r3, [r2, #0]
 800a734:	460c      	movne	r4, r1
 800a736:	e7eb      	b.n	800a710 <_malloc_r+0x64>
 800a738:	460c      	mov	r4, r1
 800a73a:	6849      	ldr	r1, [r1, #4]
 800a73c:	e7cc      	b.n	800a6d8 <_malloc_r+0x2c>
 800a73e:	1cc4      	adds	r4, r0, #3
 800a740:	f024 0403 	bic.w	r4, r4, #3
 800a744:	42a0      	cmp	r0, r4
 800a746:	d005      	beq.n	800a754 <_malloc_r+0xa8>
 800a748:	1a21      	subs	r1, r4, r0
 800a74a:	4630      	mov	r0, r6
 800a74c:	f000 face 	bl	800acec <_sbrk_r>
 800a750:	3001      	adds	r0, #1
 800a752:	d0cf      	beq.n	800a6f4 <_malloc_r+0x48>
 800a754:	6025      	str	r5, [r4, #0]
 800a756:	e7db      	b.n	800a710 <_malloc_r+0x64>
 800a758:	20001224 	.word	0x20001224
 800a75c:	20001228 	.word	0x20001228

0800a760 <__sfputc_r>:
 800a760:	6893      	ldr	r3, [r2, #8]
 800a762:	b410      	push	{r4}
 800a764:	3b01      	subs	r3, #1
 800a766:	2b00      	cmp	r3, #0
 800a768:	6093      	str	r3, [r2, #8]
 800a76a:	da07      	bge.n	800a77c <__sfputc_r+0x1c>
 800a76c:	6994      	ldr	r4, [r2, #24]
 800a76e:	42a3      	cmp	r3, r4
 800a770:	db01      	blt.n	800a776 <__sfputc_r+0x16>
 800a772:	290a      	cmp	r1, #10
 800a774:	d102      	bne.n	800a77c <__sfputc_r+0x1c>
 800a776:	bc10      	pop	{r4}
 800a778:	f000 bb0c 	b.w	800ad94 <__swbuf_r>
 800a77c:	6813      	ldr	r3, [r2, #0]
 800a77e:	1c58      	adds	r0, r3, #1
 800a780:	6010      	str	r0, [r2, #0]
 800a782:	7019      	strb	r1, [r3, #0]
 800a784:	4608      	mov	r0, r1
 800a786:	bc10      	pop	{r4}
 800a788:	4770      	bx	lr

0800a78a <__sfputs_r>:
 800a78a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78c:	4606      	mov	r6, r0
 800a78e:	460f      	mov	r7, r1
 800a790:	4614      	mov	r4, r2
 800a792:	18d5      	adds	r5, r2, r3
 800a794:	42ac      	cmp	r4, r5
 800a796:	d101      	bne.n	800a79c <__sfputs_r+0x12>
 800a798:	2000      	movs	r0, #0
 800a79a:	e007      	b.n	800a7ac <__sfputs_r+0x22>
 800a79c:	463a      	mov	r2, r7
 800a79e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f7ff ffdc 	bl	800a760 <__sfputc_r>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d1f3      	bne.n	800a794 <__sfputs_r+0xa>
 800a7ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a7b0 <_vfiprintf_r>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	460c      	mov	r4, r1
 800a7b6:	b09d      	sub	sp, #116	; 0x74
 800a7b8:	4617      	mov	r7, r2
 800a7ba:	461d      	mov	r5, r3
 800a7bc:	4606      	mov	r6, r0
 800a7be:	b118      	cbz	r0, 800a7c8 <_vfiprintf_r+0x18>
 800a7c0:	6983      	ldr	r3, [r0, #24]
 800a7c2:	b90b      	cbnz	r3, 800a7c8 <_vfiprintf_r+0x18>
 800a7c4:	f7ff fee8 	bl	800a598 <__sinit>
 800a7c8:	4b7c      	ldr	r3, [pc, #496]	; (800a9bc <_vfiprintf_r+0x20c>)
 800a7ca:	429c      	cmp	r4, r3
 800a7cc:	d158      	bne.n	800a880 <_vfiprintf_r+0xd0>
 800a7ce:	6874      	ldr	r4, [r6, #4]
 800a7d0:	89a3      	ldrh	r3, [r4, #12]
 800a7d2:	0718      	lsls	r0, r3, #28
 800a7d4:	d55e      	bpl.n	800a894 <_vfiprintf_r+0xe4>
 800a7d6:	6923      	ldr	r3, [r4, #16]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d05b      	beq.n	800a894 <_vfiprintf_r+0xe4>
 800a7dc:	2300      	movs	r3, #0
 800a7de:	9309      	str	r3, [sp, #36]	; 0x24
 800a7e0:	2320      	movs	r3, #32
 800a7e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7e6:	2330      	movs	r3, #48	; 0x30
 800a7e8:	f04f 0b01 	mov.w	fp, #1
 800a7ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7f0:	9503      	str	r5, [sp, #12]
 800a7f2:	46b8      	mov	r8, r7
 800a7f4:	4645      	mov	r5, r8
 800a7f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a7fa:	b10b      	cbz	r3, 800a800 <_vfiprintf_r+0x50>
 800a7fc:	2b25      	cmp	r3, #37	; 0x25
 800a7fe:	d154      	bne.n	800a8aa <_vfiprintf_r+0xfa>
 800a800:	ebb8 0a07 	subs.w	sl, r8, r7
 800a804:	d00b      	beq.n	800a81e <_vfiprintf_r+0x6e>
 800a806:	4653      	mov	r3, sl
 800a808:	463a      	mov	r2, r7
 800a80a:	4621      	mov	r1, r4
 800a80c:	4630      	mov	r0, r6
 800a80e:	f7ff ffbc 	bl	800a78a <__sfputs_r>
 800a812:	3001      	adds	r0, #1
 800a814:	f000 80c2 	beq.w	800a99c <_vfiprintf_r+0x1ec>
 800a818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a81a:	4453      	add	r3, sl
 800a81c:	9309      	str	r3, [sp, #36]	; 0x24
 800a81e:	f898 3000 	ldrb.w	r3, [r8]
 800a822:	2b00      	cmp	r3, #0
 800a824:	f000 80ba 	beq.w	800a99c <_vfiprintf_r+0x1ec>
 800a828:	2300      	movs	r3, #0
 800a82a:	f04f 32ff 	mov.w	r2, #4294967295
 800a82e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a832:	9304      	str	r3, [sp, #16]
 800a834:	9307      	str	r3, [sp, #28]
 800a836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a83a:	931a      	str	r3, [sp, #104]	; 0x68
 800a83c:	46a8      	mov	r8, r5
 800a83e:	2205      	movs	r2, #5
 800a840:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a844:	485e      	ldr	r0, [pc, #376]	; (800a9c0 <_vfiprintf_r+0x210>)
 800a846:	f000 fcad 	bl	800b1a4 <memchr>
 800a84a:	9b04      	ldr	r3, [sp, #16]
 800a84c:	bb78      	cbnz	r0, 800a8ae <_vfiprintf_r+0xfe>
 800a84e:	06d9      	lsls	r1, r3, #27
 800a850:	bf44      	itt	mi
 800a852:	2220      	movmi	r2, #32
 800a854:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a858:	071a      	lsls	r2, r3, #28
 800a85a:	bf44      	itt	mi
 800a85c:	222b      	movmi	r2, #43	; 0x2b
 800a85e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a862:	782a      	ldrb	r2, [r5, #0]
 800a864:	2a2a      	cmp	r2, #42	; 0x2a
 800a866:	d02a      	beq.n	800a8be <_vfiprintf_r+0x10e>
 800a868:	46a8      	mov	r8, r5
 800a86a:	2000      	movs	r0, #0
 800a86c:	250a      	movs	r5, #10
 800a86e:	9a07      	ldr	r2, [sp, #28]
 800a870:	4641      	mov	r1, r8
 800a872:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a876:	3b30      	subs	r3, #48	; 0x30
 800a878:	2b09      	cmp	r3, #9
 800a87a:	d969      	bls.n	800a950 <_vfiprintf_r+0x1a0>
 800a87c:	b360      	cbz	r0, 800a8d8 <_vfiprintf_r+0x128>
 800a87e:	e024      	b.n	800a8ca <_vfiprintf_r+0x11a>
 800a880:	4b50      	ldr	r3, [pc, #320]	; (800a9c4 <_vfiprintf_r+0x214>)
 800a882:	429c      	cmp	r4, r3
 800a884:	d101      	bne.n	800a88a <_vfiprintf_r+0xda>
 800a886:	68b4      	ldr	r4, [r6, #8]
 800a888:	e7a2      	b.n	800a7d0 <_vfiprintf_r+0x20>
 800a88a:	4b4f      	ldr	r3, [pc, #316]	; (800a9c8 <_vfiprintf_r+0x218>)
 800a88c:	429c      	cmp	r4, r3
 800a88e:	bf08      	it	eq
 800a890:	68f4      	ldreq	r4, [r6, #12]
 800a892:	e79d      	b.n	800a7d0 <_vfiprintf_r+0x20>
 800a894:	4621      	mov	r1, r4
 800a896:	4630      	mov	r0, r6
 800a898:	f000 fae0 	bl	800ae5c <__swsetup_r>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	d09d      	beq.n	800a7dc <_vfiprintf_r+0x2c>
 800a8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a4:	b01d      	add	sp, #116	; 0x74
 800a8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8aa:	46a8      	mov	r8, r5
 800a8ac:	e7a2      	b.n	800a7f4 <_vfiprintf_r+0x44>
 800a8ae:	4a44      	ldr	r2, [pc, #272]	; (800a9c0 <_vfiprintf_r+0x210>)
 800a8b0:	4645      	mov	r5, r8
 800a8b2:	1a80      	subs	r0, r0, r2
 800a8b4:	fa0b f000 	lsl.w	r0, fp, r0
 800a8b8:	4318      	orrs	r0, r3
 800a8ba:	9004      	str	r0, [sp, #16]
 800a8bc:	e7be      	b.n	800a83c <_vfiprintf_r+0x8c>
 800a8be:	9a03      	ldr	r2, [sp, #12]
 800a8c0:	1d11      	adds	r1, r2, #4
 800a8c2:	6812      	ldr	r2, [r2, #0]
 800a8c4:	9103      	str	r1, [sp, #12]
 800a8c6:	2a00      	cmp	r2, #0
 800a8c8:	db01      	blt.n	800a8ce <_vfiprintf_r+0x11e>
 800a8ca:	9207      	str	r2, [sp, #28]
 800a8cc:	e004      	b.n	800a8d8 <_vfiprintf_r+0x128>
 800a8ce:	4252      	negs	r2, r2
 800a8d0:	f043 0302 	orr.w	r3, r3, #2
 800a8d4:	9207      	str	r2, [sp, #28]
 800a8d6:	9304      	str	r3, [sp, #16]
 800a8d8:	f898 3000 	ldrb.w	r3, [r8]
 800a8dc:	2b2e      	cmp	r3, #46	; 0x2e
 800a8de:	d10e      	bne.n	800a8fe <_vfiprintf_r+0x14e>
 800a8e0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a8e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a8e6:	d138      	bne.n	800a95a <_vfiprintf_r+0x1aa>
 800a8e8:	9b03      	ldr	r3, [sp, #12]
 800a8ea:	f108 0802 	add.w	r8, r8, #2
 800a8ee:	1d1a      	adds	r2, r3, #4
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	9203      	str	r2, [sp, #12]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	bfb8      	it	lt
 800a8f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8fc:	9305      	str	r3, [sp, #20]
 800a8fe:	4d33      	ldr	r5, [pc, #204]	; (800a9cc <_vfiprintf_r+0x21c>)
 800a900:	2203      	movs	r2, #3
 800a902:	f898 1000 	ldrb.w	r1, [r8]
 800a906:	4628      	mov	r0, r5
 800a908:	f000 fc4c 	bl	800b1a4 <memchr>
 800a90c:	b140      	cbz	r0, 800a920 <_vfiprintf_r+0x170>
 800a90e:	2340      	movs	r3, #64	; 0x40
 800a910:	1b40      	subs	r0, r0, r5
 800a912:	fa03 f000 	lsl.w	r0, r3, r0
 800a916:	9b04      	ldr	r3, [sp, #16]
 800a918:	f108 0801 	add.w	r8, r8, #1
 800a91c:	4303      	orrs	r3, r0
 800a91e:	9304      	str	r3, [sp, #16]
 800a920:	f898 1000 	ldrb.w	r1, [r8]
 800a924:	2206      	movs	r2, #6
 800a926:	482a      	ldr	r0, [pc, #168]	; (800a9d0 <_vfiprintf_r+0x220>)
 800a928:	f108 0701 	add.w	r7, r8, #1
 800a92c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a930:	f000 fc38 	bl	800b1a4 <memchr>
 800a934:	2800      	cmp	r0, #0
 800a936:	d037      	beq.n	800a9a8 <_vfiprintf_r+0x1f8>
 800a938:	4b26      	ldr	r3, [pc, #152]	; (800a9d4 <_vfiprintf_r+0x224>)
 800a93a:	bb1b      	cbnz	r3, 800a984 <_vfiprintf_r+0x1d4>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	3307      	adds	r3, #7
 800a940:	f023 0307 	bic.w	r3, r3, #7
 800a944:	3308      	adds	r3, #8
 800a946:	9303      	str	r3, [sp, #12]
 800a948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a94a:	444b      	add	r3, r9
 800a94c:	9309      	str	r3, [sp, #36]	; 0x24
 800a94e:	e750      	b.n	800a7f2 <_vfiprintf_r+0x42>
 800a950:	fb05 3202 	mla	r2, r5, r2, r3
 800a954:	2001      	movs	r0, #1
 800a956:	4688      	mov	r8, r1
 800a958:	e78a      	b.n	800a870 <_vfiprintf_r+0xc0>
 800a95a:	2300      	movs	r3, #0
 800a95c:	250a      	movs	r5, #10
 800a95e:	4619      	mov	r1, r3
 800a960:	f108 0801 	add.w	r8, r8, #1
 800a964:	9305      	str	r3, [sp, #20]
 800a966:	4640      	mov	r0, r8
 800a968:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a96c:	3a30      	subs	r2, #48	; 0x30
 800a96e:	2a09      	cmp	r2, #9
 800a970:	d903      	bls.n	800a97a <_vfiprintf_r+0x1ca>
 800a972:	2b00      	cmp	r3, #0
 800a974:	d0c3      	beq.n	800a8fe <_vfiprintf_r+0x14e>
 800a976:	9105      	str	r1, [sp, #20]
 800a978:	e7c1      	b.n	800a8fe <_vfiprintf_r+0x14e>
 800a97a:	fb05 2101 	mla	r1, r5, r1, r2
 800a97e:	2301      	movs	r3, #1
 800a980:	4680      	mov	r8, r0
 800a982:	e7f0      	b.n	800a966 <_vfiprintf_r+0x1b6>
 800a984:	ab03      	add	r3, sp, #12
 800a986:	9300      	str	r3, [sp, #0]
 800a988:	4622      	mov	r2, r4
 800a98a:	4b13      	ldr	r3, [pc, #76]	; (800a9d8 <_vfiprintf_r+0x228>)
 800a98c:	a904      	add	r1, sp, #16
 800a98e:	4630      	mov	r0, r6
 800a990:	f3af 8000 	nop.w
 800a994:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a998:	4681      	mov	r9, r0
 800a99a:	d1d5      	bne.n	800a948 <_vfiprintf_r+0x198>
 800a99c:	89a3      	ldrh	r3, [r4, #12]
 800a99e:	065b      	lsls	r3, r3, #25
 800a9a0:	f53f af7e 	bmi.w	800a8a0 <_vfiprintf_r+0xf0>
 800a9a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9a6:	e77d      	b.n	800a8a4 <_vfiprintf_r+0xf4>
 800a9a8:	ab03      	add	r3, sp, #12
 800a9aa:	9300      	str	r3, [sp, #0]
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	4b0a      	ldr	r3, [pc, #40]	; (800a9d8 <_vfiprintf_r+0x228>)
 800a9b0:	a904      	add	r1, sp, #16
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f000 f888 	bl	800aac8 <_printf_i>
 800a9b8:	e7ec      	b.n	800a994 <_vfiprintf_r+0x1e4>
 800a9ba:	bf00      	nop
 800a9bc:	0800b544 	.word	0x0800b544
 800a9c0:	0800b584 	.word	0x0800b584
 800a9c4:	0800b564 	.word	0x0800b564
 800a9c8:	0800b524 	.word	0x0800b524
 800a9cc:	0800b58a 	.word	0x0800b58a
 800a9d0:	0800b58e 	.word	0x0800b58e
 800a9d4:	00000000 	.word	0x00000000
 800a9d8:	0800a78b 	.word	0x0800a78b

0800a9dc <_printf_common>:
 800a9dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9e0:	4691      	mov	r9, r2
 800a9e2:	461f      	mov	r7, r3
 800a9e4:	688a      	ldr	r2, [r1, #8]
 800a9e6:	690b      	ldr	r3, [r1, #16]
 800a9e8:	4606      	mov	r6, r0
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	bfb8      	it	lt
 800a9ee:	4613      	movlt	r3, r2
 800a9f0:	f8c9 3000 	str.w	r3, [r9]
 800a9f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9f8:	460c      	mov	r4, r1
 800a9fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a9fe:	b112      	cbz	r2, 800aa06 <_printf_common+0x2a>
 800aa00:	3301      	adds	r3, #1
 800aa02:	f8c9 3000 	str.w	r3, [r9]
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	0699      	lsls	r1, r3, #26
 800aa0a:	bf42      	ittt	mi
 800aa0c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800aa10:	3302      	addmi	r3, #2
 800aa12:	f8c9 3000 	strmi.w	r3, [r9]
 800aa16:	6825      	ldr	r5, [r4, #0]
 800aa18:	f015 0506 	ands.w	r5, r5, #6
 800aa1c:	d107      	bne.n	800aa2e <_printf_common+0x52>
 800aa1e:	f104 0a19 	add.w	sl, r4, #25
 800aa22:	68e3      	ldr	r3, [r4, #12]
 800aa24:	f8d9 2000 	ldr.w	r2, [r9]
 800aa28:	1a9b      	subs	r3, r3, r2
 800aa2a:	42ab      	cmp	r3, r5
 800aa2c:	dc29      	bgt.n	800aa82 <_printf_common+0xa6>
 800aa2e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aa32:	6822      	ldr	r2, [r4, #0]
 800aa34:	3300      	adds	r3, #0
 800aa36:	bf18      	it	ne
 800aa38:	2301      	movne	r3, #1
 800aa3a:	0692      	lsls	r2, r2, #26
 800aa3c:	d42e      	bmi.n	800aa9c <_printf_common+0xc0>
 800aa3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa42:	4639      	mov	r1, r7
 800aa44:	4630      	mov	r0, r6
 800aa46:	47c0      	blx	r8
 800aa48:	3001      	adds	r0, #1
 800aa4a:	d021      	beq.n	800aa90 <_printf_common+0xb4>
 800aa4c:	6823      	ldr	r3, [r4, #0]
 800aa4e:	68e5      	ldr	r5, [r4, #12]
 800aa50:	f003 0306 	and.w	r3, r3, #6
 800aa54:	2b04      	cmp	r3, #4
 800aa56:	bf18      	it	ne
 800aa58:	2500      	movne	r5, #0
 800aa5a:	f8d9 2000 	ldr.w	r2, [r9]
 800aa5e:	f04f 0900 	mov.w	r9, #0
 800aa62:	bf08      	it	eq
 800aa64:	1aad      	subeq	r5, r5, r2
 800aa66:	68a3      	ldr	r3, [r4, #8]
 800aa68:	6922      	ldr	r2, [r4, #16]
 800aa6a:	bf08      	it	eq
 800aa6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa70:	4293      	cmp	r3, r2
 800aa72:	bfc4      	itt	gt
 800aa74:	1a9b      	subgt	r3, r3, r2
 800aa76:	18ed      	addgt	r5, r5, r3
 800aa78:	341a      	adds	r4, #26
 800aa7a:	454d      	cmp	r5, r9
 800aa7c:	d11a      	bne.n	800aab4 <_printf_common+0xd8>
 800aa7e:	2000      	movs	r0, #0
 800aa80:	e008      	b.n	800aa94 <_printf_common+0xb8>
 800aa82:	2301      	movs	r3, #1
 800aa84:	4652      	mov	r2, sl
 800aa86:	4639      	mov	r1, r7
 800aa88:	4630      	mov	r0, r6
 800aa8a:	47c0      	blx	r8
 800aa8c:	3001      	adds	r0, #1
 800aa8e:	d103      	bne.n	800aa98 <_printf_common+0xbc>
 800aa90:	f04f 30ff 	mov.w	r0, #4294967295
 800aa94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa98:	3501      	adds	r5, #1
 800aa9a:	e7c2      	b.n	800aa22 <_printf_common+0x46>
 800aa9c:	2030      	movs	r0, #48	; 0x30
 800aa9e:	18e1      	adds	r1, r4, r3
 800aaa0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aaa4:	1c5a      	adds	r2, r3, #1
 800aaa6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aaaa:	4422      	add	r2, r4
 800aaac:	3302      	adds	r3, #2
 800aaae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aab2:	e7c4      	b.n	800aa3e <_printf_common+0x62>
 800aab4:	2301      	movs	r3, #1
 800aab6:	4622      	mov	r2, r4
 800aab8:	4639      	mov	r1, r7
 800aaba:	4630      	mov	r0, r6
 800aabc:	47c0      	blx	r8
 800aabe:	3001      	adds	r0, #1
 800aac0:	d0e6      	beq.n	800aa90 <_printf_common+0xb4>
 800aac2:	f109 0901 	add.w	r9, r9, #1
 800aac6:	e7d8      	b.n	800aa7a <_printf_common+0x9e>

0800aac8 <_printf_i>:
 800aac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aacc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800aad0:	460c      	mov	r4, r1
 800aad2:	7e09      	ldrb	r1, [r1, #24]
 800aad4:	b085      	sub	sp, #20
 800aad6:	296e      	cmp	r1, #110	; 0x6e
 800aad8:	4617      	mov	r7, r2
 800aada:	4606      	mov	r6, r0
 800aadc:	4698      	mov	r8, r3
 800aade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aae0:	f000 80b3 	beq.w	800ac4a <_printf_i+0x182>
 800aae4:	d822      	bhi.n	800ab2c <_printf_i+0x64>
 800aae6:	2963      	cmp	r1, #99	; 0x63
 800aae8:	d036      	beq.n	800ab58 <_printf_i+0x90>
 800aaea:	d80a      	bhi.n	800ab02 <_printf_i+0x3a>
 800aaec:	2900      	cmp	r1, #0
 800aaee:	f000 80b9 	beq.w	800ac64 <_printf_i+0x19c>
 800aaf2:	2958      	cmp	r1, #88	; 0x58
 800aaf4:	f000 8083 	beq.w	800abfe <_printf_i+0x136>
 800aaf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aafc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ab00:	e032      	b.n	800ab68 <_printf_i+0xa0>
 800ab02:	2964      	cmp	r1, #100	; 0x64
 800ab04:	d001      	beq.n	800ab0a <_printf_i+0x42>
 800ab06:	2969      	cmp	r1, #105	; 0x69
 800ab08:	d1f6      	bne.n	800aaf8 <_printf_i+0x30>
 800ab0a:	6820      	ldr	r0, [r4, #0]
 800ab0c:	6813      	ldr	r3, [r2, #0]
 800ab0e:	0605      	lsls	r5, r0, #24
 800ab10:	f103 0104 	add.w	r1, r3, #4
 800ab14:	d52a      	bpl.n	800ab6c <_printf_i+0xa4>
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	6011      	str	r1, [r2, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	da03      	bge.n	800ab26 <_printf_i+0x5e>
 800ab1e:	222d      	movs	r2, #45	; 0x2d
 800ab20:	425b      	negs	r3, r3
 800ab22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ab26:	486f      	ldr	r0, [pc, #444]	; (800ace4 <_printf_i+0x21c>)
 800ab28:	220a      	movs	r2, #10
 800ab2a:	e039      	b.n	800aba0 <_printf_i+0xd8>
 800ab2c:	2973      	cmp	r1, #115	; 0x73
 800ab2e:	f000 809d 	beq.w	800ac6c <_printf_i+0x1a4>
 800ab32:	d808      	bhi.n	800ab46 <_printf_i+0x7e>
 800ab34:	296f      	cmp	r1, #111	; 0x6f
 800ab36:	d020      	beq.n	800ab7a <_printf_i+0xb2>
 800ab38:	2970      	cmp	r1, #112	; 0x70
 800ab3a:	d1dd      	bne.n	800aaf8 <_printf_i+0x30>
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	f043 0320 	orr.w	r3, r3, #32
 800ab42:	6023      	str	r3, [r4, #0]
 800ab44:	e003      	b.n	800ab4e <_printf_i+0x86>
 800ab46:	2975      	cmp	r1, #117	; 0x75
 800ab48:	d017      	beq.n	800ab7a <_printf_i+0xb2>
 800ab4a:	2978      	cmp	r1, #120	; 0x78
 800ab4c:	d1d4      	bne.n	800aaf8 <_printf_i+0x30>
 800ab4e:	2378      	movs	r3, #120	; 0x78
 800ab50:	4865      	ldr	r0, [pc, #404]	; (800ace8 <_printf_i+0x220>)
 800ab52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab56:	e055      	b.n	800ac04 <_printf_i+0x13c>
 800ab58:	6813      	ldr	r3, [r2, #0]
 800ab5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab5e:	1d19      	adds	r1, r3, #4
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	6011      	str	r1, [r2, #0]
 800ab64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e08c      	b.n	800ac86 <_printf_i+0x1be>
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ab72:	6011      	str	r1, [r2, #0]
 800ab74:	bf18      	it	ne
 800ab76:	b21b      	sxthne	r3, r3
 800ab78:	e7cf      	b.n	800ab1a <_printf_i+0x52>
 800ab7a:	6813      	ldr	r3, [r2, #0]
 800ab7c:	6825      	ldr	r5, [r4, #0]
 800ab7e:	1d18      	adds	r0, r3, #4
 800ab80:	6010      	str	r0, [r2, #0]
 800ab82:	0628      	lsls	r0, r5, #24
 800ab84:	d501      	bpl.n	800ab8a <_printf_i+0xc2>
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	e002      	b.n	800ab90 <_printf_i+0xc8>
 800ab8a:	0668      	lsls	r0, r5, #25
 800ab8c:	d5fb      	bpl.n	800ab86 <_printf_i+0xbe>
 800ab8e:	881b      	ldrh	r3, [r3, #0]
 800ab90:	296f      	cmp	r1, #111	; 0x6f
 800ab92:	bf14      	ite	ne
 800ab94:	220a      	movne	r2, #10
 800ab96:	2208      	moveq	r2, #8
 800ab98:	4852      	ldr	r0, [pc, #328]	; (800ace4 <_printf_i+0x21c>)
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aba0:	6865      	ldr	r5, [r4, #4]
 800aba2:	2d00      	cmp	r5, #0
 800aba4:	60a5      	str	r5, [r4, #8]
 800aba6:	f2c0 8095 	blt.w	800acd4 <_printf_i+0x20c>
 800abaa:	6821      	ldr	r1, [r4, #0]
 800abac:	f021 0104 	bic.w	r1, r1, #4
 800abb0:	6021      	str	r1, [r4, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d13d      	bne.n	800ac32 <_printf_i+0x16a>
 800abb6:	2d00      	cmp	r5, #0
 800abb8:	f040 808e 	bne.w	800acd8 <_printf_i+0x210>
 800abbc:	4665      	mov	r5, ip
 800abbe:	2a08      	cmp	r2, #8
 800abc0:	d10b      	bne.n	800abda <_printf_i+0x112>
 800abc2:	6823      	ldr	r3, [r4, #0]
 800abc4:	07db      	lsls	r3, r3, #31
 800abc6:	d508      	bpl.n	800abda <_printf_i+0x112>
 800abc8:	6923      	ldr	r3, [r4, #16]
 800abca:	6862      	ldr	r2, [r4, #4]
 800abcc:	429a      	cmp	r2, r3
 800abce:	bfde      	ittt	le
 800abd0:	2330      	movle	r3, #48	; 0x30
 800abd2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abd6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800abda:	ebac 0305 	sub.w	r3, ip, r5
 800abde:	6123      	str	r3, [r4, #16]
 800abe0:	f8cd 8000 	str.w	r8, [sp]
 800abe4:	463b      	mov	r3, r7
 800abe6:	aa03      	add	r2, sp, #12
 800abe8:	4621      	mov	r1, r4
 800abea:	4630      	mov	r0, r6
 800abec:	f7ff fef6 	bl	800a9dc <_printf_common>
 800abf0:	3001      	adds	r0, #1
 800abf2:	d14d      	bne.n	800ac90 <_printf_i+0x1c8>
 800abf4:	f04f 30ff 	mov.w	r0, #4294967295
 800abf8:	b005      	add	sp, #20
 800abfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abfe:	4839      	ldr	r0, [pc, #228]	; (800ace4 <_printf_i+0x21c>)
 800ac00:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ac04:	6813      	ldr	r3, [r2, #0]
 800ac06:	6821      	ldr	r1, [r4, #0]
 800ac08:	1d1d      	adds	r5, r3, #4
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	6015      	str	r5, [r2, #0]
 800ac0e:	060a      	lsls	r2, r1, #24
 800ac10:	d50b      	bpl.n	800ac2a <_printf_i+0x162>
 800ac12:	07ca      	lsls	r2, r1, #31
 800ac14:	bf44      	itt	mi
 800ac16:	f041 0120 	orrmi.w	r1, r1, #32
 800ac1a:	6021      	strmi	r1, [r4, #0]
 800ac1c:	b91b      	cbnz	r3, 800ac26 <_printf_i+0x15e>
 800ac1e:	6822      	ldr	r2, [r4, #0]
 800ac20:	f022 0220 	bic.w	r2, r2, #32
 800ac24:	6022      	str	r2, [r4, #0]
 800ac26:	2210      	movs	r2, #16
 800ac28:	e7b7      	b.n	800ab9a <_printf_i+0xd2>
 800ac2a:	064d      	lsls	r5, r1, #25
 800ac2c:	bf48      	it	mi
 800ac2e:	b29b      	uxthmi	r3, r3
 800ac30:	e7ef      	b.n	800ac12 <_printf_i+0x14a>
 800ac32:	4665      	mov	r5, ip
 800ac34:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac38:	fb02 3311 	mls	r3, r2, r1, r3
 800ac3c:	5cc3      	ldrb	r3, [r0, r3]
 800ac3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ac42:	460b      	mov	r3, r1
 800ac44:	2900      	cmp	r1, #0
 800ac46:	d1f5      	bne.n	800ac34 <_printf_i+0x16c>
 800ac48:	e7b9      	b.n	800abbe <_printf_i+0xf6>
 800ac4a:	6813      	ldr	r3, [r2, #0]
 800ac4c:	6825      	ldr	r5, [r4, #0]
 800ac4e:	1d18      	adds	r0, r3, #4
 800ac50:	6961      	ldr	r1, [r4, #20]
 800ac52:	6010      	str	r0, [r2, #0]
 800ac54:	0628      	lsls	r0, r5, #24
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	d501      	bpl.n	800ac5e <_printf_i+0x196>
 800ac5a:	6019      	str	r1, [r3, #0]
 800ac5c:	e002      	b.n	800ac64 <_printf_i+0x19c>
 800ac5e:	066a      	lsls	r2, r5, #25
 800ac60:	d5fb      	bpl.n	800ac5a <_printf_i+0x192>
 800ac62:	8019      	strh	r1, [r3, #0]
 800ac64:	2300      	movs	r3, #0
 800ac66:	4665      	mov	r5, ip
 800ac68:	6123      	str	r3, [r4, #16]
 800ac6a:	e7b9      	b.n	800abe0 <_printf_i+0x118>
 800ac6c:	6813      	ldr	r3, [r2, #0]
 800ac6e:	1d19      	adds	r1, r3, #4
 800ac70:	6011      	str	r1, [r2, #0]
 800ac72:	681d      	ldr	r5, [r3, #0]
 800ac74:	6862      	ldr	r2, [r4, #4]
 800ac76:	2100      	movs	r1, #0
 800ac78:	4628      	mov	r0, r5
 800ac7a:	f000 fa93 	bl	800b1a4 <memchr>
 800ac7e:	b108      	cbz	r0, 800ac84 <_printf_i+0x1bc>
 800ac80:	1b40      	subs	r0, r0, r5
 800ac82:	6060      	str	r0, [r4, #4]
 800ac84:	6863      	ldr	r3, [r4, #4]
 800ac86:	6123      	str	r3, [r4, #16]
 800ac88:	2300      	movs	r3, #0
 800ac8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac8e:	e7a7      	b.n	800abe0 <_printf_i+0x118>
 800ac90:	6923      	ldr	r3, [r4, #16]
 800ac92:	462a      	mov	r2, r5
 800ac94:	4639      	mov	r1, r7
 800ac96:	4630      	mov	r0, r6
 800ac98:	47c0      	blx	r8
 800ac9a:	3001      	adds	r0, #1
 800ac9c:	d0aa      	beq.n	800abf4 <_printf_i+0x12c>
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	079b      	lsls	r3, r3, #30
 800aca2:	d413      	bmi.n	800accc <_printf_i+0x204>
 800aca4:	68e0      	ldr	r0, [r4, #12]
 800aca6:	9b03      	ldr	r3, [sp, #12]
 800aca8:	4298      	cmp	r0, r3
 800acaa:	bfb8      	it	lt
 800acac:	4618      	movlt	r0, r3
 800acae:	e7a3      	b.n	800abf8 <_printf_i+0x130>
 800acb0:	2301      	movs	r3, #1
 800acb2:	464a      	mov	r2, r9
 800acb4:	4639      	mov	r1, r7
 800acb6:	4630      	mov	r0, r6
 800acb8:	47c0      	blx	r8
 800acba:	3001      	adds	r0, #1
 800acbc:	d09a      	beq.n	800abf4 <_printf_i+0x12c>
 800acbe:	3501      	adds	r5, #1
 800acc0:	68e3      	ldr	r3, [r4, #12]
 800acc2:	9a03      	ldr	r2, [sp, #12]
 800acc4:	1a9b      	subs	r3, r3, r2
 800acc6:	42ab      	cmp	r3, r5
 800acc8:	dcf2      	bgt.n	800acb0 <_printf_i+0x1e8>
 800acca:	e7eb      	b.n	800aca4 <_printf_i+0x1dc>
 800accc:	2500      	movs	r5, #0
 800acce:	f104 0919 	add.w	r9, r4, #25
 800acd2:	e7f5      	b.n	800acc0 <_printf_i+0x1f8>
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1ac      	bne.n	800ac32 <_printf_i+0x16a>
 800acd8:	7803      	ldrb	r3, [r0, #0]
 800acda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ace2:	e76c      	b.n	800abbe <_printf_i+0xf6>
 800ace4:	0800b595 	.word	0x0800b595
 800ace8:	0800b5a6 	.word	0x0800b5a6

0800acec <_sbrk_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	2300      	movs	r3, #0
 800acf0:	4c05      	ldr	r4, [pc, #20]	; (800ad08 <_sbrk_r+0x1c>)
 800acf2:	4605      	mov	r5, r0
 800acf4:	4608      	mov	r0, r1
 800acf6:	6023      	str	r3, [r4, #0]
 800acf8:	f7f6 f94c 	bl	8000f94 <_sbrk>
 800acfc:	1c43      	adds	r3, r0, #1
 800acfe:	d102      	bne.n	800ad06 <_sbrk_r+0x1a>
 800ad00:	6823      	ldr	r3, [r4, #0]
 800ad02:	b103      	cbz	r3, 800ad06 <_sbrk_r+0x1a>
 800ad04:	602b      	str	r3, [r5, #0]
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	20001cb4 	.word	0x20001cb4

0800ad0c <__sread>:
 800ad0c:	b510      	push	{r4, lr}
 800ad0e:	460c      	mov	r4, r1
 800ad10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad14:	f000 faa2 	bl	800b25c <_read_r>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	bfab      	itete	ge
 800ad1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad1e:	89a3      	ldrhlt	r3, [r4, #12]
 800ad20:	181b      	addge	r3, r3, r0
 800ad22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad26:	bfac      	ite	ge
 800ad28:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad2a:	81a3      	strhlt	r3, [r4, #12]
 800ad2c:	bd10      	pop	{r4, pc}

0800ad2e <__swrite>:
 800ad2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad32:	461f      	mov	r7, r3
 800ad34:	898b      	ldrh	r3, [r1, #12]
 800ad36:	4605      	mov	r5, r0
 800ad38:	05db      	lsls	r3, r3, #23
 800ad3a:	460c      	mov	r4, r1
 800ad3c:	4616      	mov	r6, r2
 800ad3e:	d505      	bpl.n	800ad4c <__swrite+0x1e>
 800ad40:	2302      	movs	r3, #2
 800ad42:	2200      	movs	r2, #0
 800ad44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad48:	f000 f9b6 	bl	800b0b8 <_lseek_r>
 800ad4c:	89a3      	ldrh	r3, [r4, #12]
 800ad4e:	4632      	mov	r2, r6
 800ad50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad54:	81a3      	strh	r3, [r4, #12]
 800ad56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad5a:	463b      	mov	r3, r7
 800ad5c:	4628      	mov	r0, r5
 800ad5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad62:	f000 b869 	b.w	800ae38 <_write_r>

0800ad66 <__sseek>:
 800ad66:	b510      	push	{r4, lr}
 800ad68:	460c      	mov	r4, r1
 800ad6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6e:	f000 f9a3 	bl	800b0b8 <_lseek_r>
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	89a3      	ldrh	r3, [r4, #12]
 800ad76:	bf15      	itete	ne
 800ad78:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad82:	81a3      	strheq	r3, [r4, #12]
 800ad84:	bf18      	it	ne
 800ad86:	81a3      	strhne	r3, [r4, #12]
 800ad88:	bd10      	pop	{r4, pc}

0800ad8a <__sclose>:
 800ad8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad8e:	f000 b8d3 	b.w	800af38 <_close_r>
	...

0800ad94 <__swbuf_r>:
 800ad94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad96:	460e      	mov	r6, r1
 800ad98:	4614      	mov	r4, r2
 800ad9a:	4605      	mov	r5, r0
 800ad9c:	b118      	cbz	r0, 800ada6 <__swbuf_r+0x12>
 800ad9e:	6983      	ldr	r3, [r0, #24]
 800ada0:	b90b      	cbnz	r3, 800ada6 <__swbuf_r+0x12>
 800ada2:	f7ff fbf9 	bl	800a598 <__sinit>
 800ada6:	4b21      	ldr	r3, [pc, #132]	; (800ae2c <__swbuf_r+0x98>)
 800ada8:	429c      	cmp	r4, r3
 800adaa:	d12a      	bne.n	800ae02 <__swbuf_r+0x6e>
 800adac:	686c      	ldr	r4, [r5, #4]
 800adae:	69a3      	ldr	r3, [r4, #24]
 800adb0:	60a3      	str	r3, [r4, #8]
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	071a      	lsls	r2, r3, #28
 800adb6:	d52e      	bpl.n	800ae16 <__swbuf_r+0x82>
 800adb8:	6923      	ldr	r3, [r4, #16]
 800adba:	b363      	cbz	r3, 800ae16 <__swbuf_r+0x82>
 800adbc:	6923      	ldr	r3, [r4, #16]
 800adbe:	6820      	ldr	r0, [r4, #0]
 800adc0:	b2f6      	uxtb	r6, r6
 800adc2:	1ac0      	subs	r0, r0, r3
 800adc4:	6963      	ldr	r3, [r4, #20]
 800adc6:	4637      	mov	r7, r6
 800adc8:	4283      	cmp	r3, r0
 800adca:	dc04      	bgt.n	800add6 <__swbuf_r+0x42>
 800adcc:	4621      	mov	r1, r4
 800adce:	4628      	mov	r0, r5
 800add0:	f000 f948 	bl	800b064 <_fflush_r>
 800add4:	bb28      	cbnz	r0, 800ae22 <__swbuf_r+0x8e>
 800add6:	68a3      	ldr	r3, [r4, #8]
 800add8:	3001      	adds	r0, #1
 800adda:	3b01      	subs	r3, #1
 800addc:	60a3      	str	r3, [r4, #8]
 800adde:	6823      	ldr	r3, [r4, #0]
 800ade0:	1c5a      	adds	r2, r3, #1
 800ade2:	6022      	str	r2, [r4, #0]
 800ade4:	701e      	strb	r6, [r3, #0]
 800ade6:	6963      	ldr	r3, [r4, #20]
 800ade8:	4283      	cmp	r3, r0
 800adea:	d004      	beq.n	800adf6 <__swbuf_r+0x62>
 800adec:	89a3      	ldrh	r3, [r4, #12]
 800adee:	07db      	lsls	r3, r3, #31
 800adf0:	d519      	bpl.n	800ae26 <__swbuf_r+0x92>
 800adf2:	2e0a      	cmp	r6, #10
 800adf4:	d117      	bne.n	800ae26 <__swbuf_r+0x92>
 800adf6:	4621      	mov	r1, r4
 800adf8:	4628      	mov	r0, r5
 800adfa:	f000 f933 	bl	800b064 <_fflush_r>
 800adfe:	b190      	cbz	r0, 800ae26 <__swbuf_r+0x92>
 800ae00:	e00f      	b.n	800ae22 <__swbuf_r+0x8e>
 800ae02:	4b0b      	ldr	r3, [pc, #44]	; (800ae30 <__swbuf_r+0x9c>)
 800ae04:	429c      	cmp	r4, r3
 800ae06:	d101      	bne.n	800ae0c <__swbuf_r+0x78>
 800ae08:	68ac      	ldr	r4, [r5, #8]
 800ae0a:	e7d0      	b.n	800adae <__swbuf_r+0x1a>
 800ae0c:	4b09      	ldr	r3, [pc, #36]	; (800ae34 <__swbuf_r+0xa0>)
 800ae0e:	429c      	cmp	r4, r3
 800ae10:	bf08      	it	eq
 800ae12:	68ec      	ldreq	r4, [r5, #12]
 800ae14:	e7cb      	b.n	800adae <__swbuf_r+0x1a>
 800ae16:	4621      	mov	r1, r4
 800ae18:	4628      	mov	r0, r5
 800ae1a:	f000 f81f 	bl	800ae5c <__swsetup_r>
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	d0cc      	beq.n	800adbc <__swbuf_r+0x28>
 800ae22:	f04f 37ff 	mov.w	r7, #4294967295
 800ae26:	4638      	mov	r0, r7
 800ae28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	0800b544 	.word	0x0800b544
 800ae30:	0800b564 	.word	0x0800b564
 800ae34:	0800b524 	.word	0x0800b524

0800ae38 <_write_r>:
 800ae38:	b538      	push	{r3, r4, r5, lr}
 800ae3a:	4605      	mov	r5, r0
 800ae3c:	4608      	mov	r0, r1
 800ae3e:	4611      	mov	r1, r2
 800ae40:	2200      	movs	r2, #0
 800ae42:	4c05      	ldr	r4, [pc, #20]	; (800ae58 <_write_r+0x20>)
 800ae44:	6022      	str	r2, [r4, #0]
 800ae46:	461a      	mov	r2, r3
 800ae48:	f7f6 f857 	bl	8000efa <_write>
 800ae4c:	1c43      	adds	r3, r0, #1
 800ae4e:	d102      	bne.n	800ae56 <_write_r+0x1e>
 800ae50:	6823      	ldr	r3, [r4, #0]
 800ae52:	b103      	cbz	r3, 800ae56 <_write_r+0x1e>
 800ae54:	602b      	str	r3, [r5, #0]
 800ae56:	bd38      	pop	{r3, r4, r5, pc}
 800ae58:	20001cb4 	.word	0x20001cb4

0800ae5c <__swsetup_r>:
 800ae5c:	4b32      	ldr	r3, [pc, #200]	; (800af28 <__swsetup_r+0xcc>)
 800ae5e:	b570      	push	{r4, r5, r6, lr}
 800ae60:	681d      	ldr	r5, [r3, #0]
 800ae62:	4606      	mov	r6, r0
 800ae64:	460c      	mov	r4, r1
 800ae66:	b125      	cbz	r5, 800ae72 <__swsetup_r+0x16>
 800ae68:	69ab      	ldr	r3, [r5, #24]
 800ae6a:	b913      	cbnz	r3, 800ae72 <__swsetup_r+0x16>
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	f7ff fb93 	bl	800a598 <__sinit>
 800ae72:	4b2e      	ldr	r3, [pc, #184]	; (800af2c <__swsetup_r+0xd0>)
 800ae74:	429c      	cmp	r4, r3
 800ae76:	d10f      	bne.n	800ae98 <__swsetup_r+0x3c>
 800ae78:	686c      	ldr	r4, [r5, #4]
 800ae7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	0715      	lsls	r5, r2, #28
 800ae82:	d42c      	bmi.n	800aede <__swsetup_r+0x82>
 800ae84:	06d0      	lsls	r0, r2, #27
 800ae86:	d411      	bmi.n	800aeac <__swsetup_r+0x50>
 800ae88:	2209      	movs	r2, #9
 800ae8a:	6032      	str	r2, [r6, #0]
 800ae8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae90:	81a3      	strh	r3, [r4, #12]
 800ae92:	f04f 30ff 	mov.w	r0, #4294967295
 800ae96:	e03e      	b.n	800af16 <__swsetup_r+0xba>
 800ae98:	4b25      	ldr	r3, [pc, #148]	; (800af30 <__swsetup_r+0xd4>)
 800ae9a:	429c      	cmp	r4, r3
 800ae9c:	d101      	bne.n	800aea2 <__swsetup_r+0x46>
 800ae9e:	68ac      	ldr	r4, [r5, #8]
 800aea0:	e7eb      	b.n	800ae7a <__swsetup_r+0x1e>
 800aea2:	4b24      	ldr	r3, [pc, #144]	; (800af34 <__swsetup_r+0xd8>)
 800aea4:	429c      	cmp	r4, r3
 800aea6:	bf08      	it	eq
 800aea8:	68ec      	ldreq	r4, [r5, #12]
 800aeaa:	e7e6      	b.n	800ae7a <__swsetup_r+0x1e>
 800aeac:	0751      	lsls	r1, r2, #29
 800aeae:	d512      	bpl.n	800aed6 <__swsetup_r+0x7a>
 800aeb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeb2:	b141      	cbz	r1, 800aec6 <__swsetup_r+0x6a>
 800aeb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeb8:	4299      	cmp	r1, r3
 800aeba:	d002      	beq.n	800aec2 <__swsetup_r+0x66>
 800aebc:	4630      	mov	r0, r6
 800aebe:	f000 f981 	bl	800b1c4 <_free_r>
 800aec2:	2300      	movs	r3, #0
 800aec4:	6363      	str	r3, [r4, #52]	; 0x34
 800aec6:	89a3      	ldrh	r3, [r4, #12]
 800aec8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aecc:	81a3      	strh	r3, [r4, #12]
 800aece:	2300      	movs	r3, #0
 800aed0:	6063      	str	r3, [r4, #4]
 800aed2:	6923      	ldr	r3, [r4, #16]
 800aed4:	6023      	str	r3, [r4, #0]
 800aed6:	89a3      	ldrh	r3, [r4, #12]
 800aed8:	f043 0308 	orr.w	r3, r3, #8
 800aedc:	81a3      	strh	r3, [r4, #12]
 800aede:	6923      	ldr	r3, [r4, #16]
 800aee0:	b94b      	cbnz	r3, 800aef6 <__swsetup_r+0x9a>
 800aee2:	89a3      	ldrh	r3, [r4, #12]
 800aee4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aeec:	d003      	beq.n	800aef6 <__swsetup_r+0x9a>
 800aeee:	4621      	mov	r1, r4
 800aef0:	4630      	mov	r0, r6
 800aef2:	f000 f917 	bl	800b124 <__smakebuf_r>
 800aef6:	89a2      	ldrh	r2, [r4, #12]
 800aef8:	f012 0301 	ands.w	r3, r2, #1
 800aefc:	d00c      	beq.n	800af18 <__swsetup_r+0xbc>
 800aefe:	2300      	movs	r3, #0
 800af00:	60a3      	str	r3, [r4, #8]
 800af02:	6963      	ldr	r3, [r4, #20]
 800af04:	425b      	negs	r3, r3
 800af06:	61a3      	str	r3, [r4, #24]
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	b953      	cbnz	r3, 800af22 <__swsetup_r+0xc6>
 800af0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af10:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800af14:	d1ba      	bne.n	800ae8c <__swsetup_r+0x30>
 800af16:	bd70      	pop	{r4, r5, r6, pc}
 800af18:	0792      	lsls	r2, r2, #30
 800af1a:	bf58      	it	pl
 800af1c:	6963      	ldrpl	r3, [r4, #20]
 800af1e:	60a3      	str	r3, [r4, #8]
 800af20:	e7f2      	b.n	800af08 <__swsetup_r+0xac>
 800af22:	2000      	movs	r0, #0
 800af24:	e7f7      	b.n	800af16 <__swsetup_r+0xba>
 800af26:	bf00      	nop
 800af28:	20000190 	.word	0x20000190
 800af2c:	0800b544 	.word	0x0800b544
 800af30:	0800b564 	.word	0x0800b564
 800af34:	0800b524 	.word	0x0800b524

0800af38 <_close_r>:
 800af38:	b538      	push	{r3, r4, r5, lr}
 800af3a:	2300      	movs	r3, #0
 800af3c:	4c05      	ldr	r4, [pc, #20]	; (800af54 <_close_r+0x1c>)
 800af3e:	4605      	mov	r5, r0
 800af40:	4608      	mov	r0, r1
 800af42:	6023      	str	r3, [r4, #0]
 800af44:	f7f5 fff5 	bl	8000f32 <_close>
 800af48:	1c43      	adds	r3, r0, #1
 800af4a:	d102      	bne.n	800af52 <_close_r+0x1a>
 800af4c:	6823      	ldr	r3, [r4, #0]
 800af4e:	b103      	cbz	r3, 800af52 <_close_r+0x1a>
 800af50:	602b      	str	r3, [r5, #0]
 800af52:	bd38      	pop	{r3, r4, r5, pc}
 800af54:	20001cb4 	.word	0x20001cb4

0800af58 <__sflush_r>:
 800af58:	898a      	ldrh	r2, [r1, #12]
 800af5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af5e:	4605      	mov	r5, r0
 800af60:	0710      	lsls	r0, r2, #28
 800af62:	460c      	mov	r4, r1
 800af64:	d458      	bmi.n	800b018 <__sflush_r+0xc0>
 800af66:	684b      	ldr	r3, [r1, #4]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	dc05      	bgt.n	800af78 <__sflush_r+0x20>
 800af6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af6e:	2b00      	cmp	r3, #0
 800af70:	dc02      	bgt.n	800af78 <__sflush_r+0x20>
 800af72:	2000      	movs	r0, #0
 800af74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af7a:	2e00      	cmp	r6, #0
 800af7c:	d0f9      	beq.n	800af72 <__sflush_r+0x1a>
 800af7e:	2300      	movs	r3, #0
 800af80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af84:	682f      	ldr	r7, [r5, #0]
 800af86:	6a21      	ldr	r1, [r4, #32]
 800af88:	602b      	str	r3, [r5, #0]
 800af8a:	d032      	beq.n	800aff2 <__sflush_r+0x9a>
 800af8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af8e:	89a3      	ldrh	r3, [r4, #12]
 800af90:	075a      	lsls	r2, r3, #29
 800af92:	d505      	bpl.n	800afa0 <__sflush_r+0x48>
 800af94:	6863      	ldr	r3, [r4, #4]
 800af96:	1ac0      	subs	r0, r0, r3
 800af98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af9a:	b10b      	cbz	r3, 800afa0 <__sflush_r+0x48>
 800af9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af9e:	1ac0      	subs	r0, r0, r3
 800afa0:	2300      	movs	r3, #0
 800afa2:	4602      	mov	r2, r0
 800afa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afa6:	6a21      	ldr	r1, [r4, #32]
 800afa8:	4628      	mov	r0, r5
 800afaa:	47b0      	blx	r6
 800afac:	1c43      	adds	r3, r0, #1
 800afae:	89a3      	ldrh	r3, [r4, #12]
 800afb0:	d106      	bne.n	800afc0 <__sflush_r+0x68>
 800afb2:	6829      	ldr	r1, [r5, #0]
 800afb4:	291d      	cmp	r1, #29
 800afb6:	d848      	bhi.n	800b04a <__sflush_r+0xf2>
 800afb8:	4a29      	ldr	r2, [pc, #164]	; (800b060 <__sflush_r+0x108>)
 800afba:	40ca      	lsrs	r2, r1
 800afbc:	07d6      	lsls	r6, r2, #31
 800afbe:	d544      	bpl.n	800b04a <__sflush_r+0xf2>
 800afc0:	2200      	movs	r2, #0
 800afc2:	6062      	str	r2, [r4, #4]
 800afc4:	6922      	ldr	r2, [r4, #16]
 800afc6:	04d9      	lsls	r1, r3, #19
 800afc8:	6022      	str	r2, [r4, #0]
 800afca:	d504      	bpl.n	800afd6 <__sflush_r+0x7e>
 800afcc:	1c42      	adds	r2, r0, #1
 800afce:	d101      	bne.n	800afd4 <__sflush_r+0x7c>
 800afd0:	682b      	ldr	r3, [r5, #0]
 800afd2:	b903      	cbnz	r3, 800afd6 <__sflush_r+0x7e>
 800afd4:	6560      	str	r0, [r4, #84]	; 0x54
 800afd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afd8:	602f      	str	r7, [r5, #0]
 800afda:	2900      	cmp	r1, #0
 800afdc:	d0c9      	beq.n	800af72 <__sflush_r+0x1a>
 800afde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afe2:	4299      	cmp	r1, r3
 800afe4:	d002      	beq.n	800afec <__sflush_r+0x94>
 800afe6:	4628      	mov	r0, r5
 800afe8:	f000 f8ec 	bl	800b1c4 <_free_r>
 800afec:	2000      	movs	r0, #0
 800afee:	6360      	str	r0, [r4, #52]	; 0x34
 800aff0:	e7c0      	b.n	800af74 <__sflush_r+0x1c>
 800aff2:	2301      	movs	r3, #1
 800aff4:	4628      	mov	r0, r5
 800aff6:	47b0      	blx	r6
 800aff8:	1c41      	adds	r1, r0, #1
 800affa:	d1c8      	bne.n	800af8e <__sflush_r+0x36>
 800affc:	682b      	ldr	r3, [r5, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d0c5      	beq.n	800af8e <__sflush_r+0x36>
 800b002:	2b1d      	cmp	r3, #29
 800b004:	d001      	beq.n	800b00a <__sflush_r+0xb2>
 800b006:	2b16      	cmp	r3, #22
 800b008:	d101      	bne.n	800b00e <__sflush_r+0xb6>
 800b00a:	602f      	str	r7, [r5, #0]
 800b00c:	e7b1      	b.n	800af72 <__sflush_r+0x1a>
 800b00e:	89a3      	ldrh	r3, [r4, #12]
 800b010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b014:	81a3      	strh	r3, [r4, #12]
 800b016:	e7ad      	b.n	800af74 <__sflush_r+0x1c>
 800b018:	690f      	ldr	r7, [r1, #16]
 800b01a:	2f00      	cmp	r7, #0
 800b01c:	d0a9      	beq.n	800af72 <__sflush_r+0x1a>
 800b01e:	0793      	lsls	r3, r2, #30
 800b020:	bf18      	it	ne
 800b022:	2300      	movne	r3, #0
 800b024:	680e      	ldr	r6, [r1, #0]
 800b026:	bf08      	it	eq
 800b028:	694b      	ldreq	r3, [r1, #20]
 800b02a:	eba6 0807 	sub.w	r8, r6, r7
 800b02e:	600f      	str	r7, [r1, #0]
 800b030:	608b      	str	r3, [r1, #8]
 800b032:	f1b8 0f00 	cmp.w	r8, #0
 800b036:	dd9c      	ble.n	800af72 <__sflush_r+0x1a>
 800b038:	4643      	mov	r3, r8
 800b03a:	463a      	mov	r2, r7
 800b03c:	6a21      	ldr	r1, [r4, #32]
 800b03e:	4628      	mov	r0, r5
 800b040:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b042:	47b0      	blx	r6
 800b044:	2800      	cmp	r0, #0
 800b046:	dc06      	bgt.n	800b056 <__sflush_r+0xfe>
 800b048:	89a3      	ldrh	r3, [r4, #12]
 800b04a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b04e:	81a3      	strh	r3, [r4, #12]
 800b050:	f04f 30ff 	mov.w	r0, #4294967295
 800b054:	e78e      	b.n	800af74 <__sflush_r+0x1c>
 800b056:	4407      	add	r7, r0
 800b058:	eba8 0800 	sub.w	r8, r8, r0
 800b05c:	e7e9      	b.n	800b032 <__sflush_r+0xda>
 800b05e:	bf00      	nop
 800b060:	20400001 	.word	0x20400001

0800b064 <_fflush_r>:
 800b064:	b538      	push	{r3, r4, r5, lr}
 800b066:	690b      	ldr	r3, [r1, #16]
 800b068:	4605      	mov	r5, r0
 800b06a:	460c      	mov	r4, r1
 800b06c:	b1db      	cbz	r3, 800b0a6 <_fflush_r+0x42>
 800b06e:	b118      	cbz	r0, 800b078 <_fflush_r+0x14>
 800b070:	6983      	ldr	r3, [r0, #24]
 800b072:	b90b      	cbnz	r3, 800b078 <_fflush_r+0x14>
 800b074:	f7ff fa90 	bl	800a598 <__sinit>
 800b078:	4b0c      	ldr	r3, [pc, #48]	; (800b0ac <_fflush_r+0x48>)
 800b07a:	429c      	cmp	r4, r3
 800b07c:	d109      	bne.n	800b092 <_fflush_r+0x2e>
 800b07e:	686c      	ldr	r4, [r5, #4]
 800b080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b084:	b17b      	cbz	r3, 800b0a6 <_fflush_r+0x42>
 800b086:	4621      	mov	r1, r4
 800b088:	4628      	mov	r0, r5
 800b08a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b08e:	f7ff bf63 	b.w	800af58 <__sflush_r>
 800b092:	4b07      	ldr	r3, [pc, #28]	; (800b0b0 <_fflush_r+0x4c>)
 800b094:	429c      	cmp	r4, r3
 800b096:	d101      	bne.n	800b09c <_fflush_r+0x38>
 800b098:	68ac      	ldr	r4, [r5, #8]
 800b09a:	e7f1      	b.n	800b080 <_fflush_r+0x1c>
 800b09c:	4b05      	ldr	r3, [pc, #20]	; (800b0b4 <_fflush_r+0x50>)
 800b09e:	429c      	cmp	r4, r3
 800b0a0:	bf08      	it	eq
 800b0a2:	68ec      	ldreq	r4, [r5, #12]
 800b0a4:	e7ec      	b.n	800b080 <_fflush_r+0x1c>
 800b0a6:	2000      	movs	r0, #0
 800b0a8:	bd38      	pop	{r3, r4, r5, pc}
 800b0aa:	bf00      	nop
 800b0ac:	0800b544 	.word	0x0800b544
 800b0b0:	0800b564 	.word	0x0800b564
 800b0b4:	0800b524 	.word	0x0800b524

0800b0b8 <_lseek_r>:
 800b0b8:	b538      	push	{r3, r4, r5, lr}
 800b0ba:	4605      	mov	r5, r0
 800b0bc:	4608      	mov	r0, r1
 800b0be:	4611      	mov	r1, r2
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4c05      	ldr	r4, [pc, #20]	; (800b0d8 <_lseek_r+0x20>)
 800b0c4:	6022      	str	r2, [r4, #0]
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	f7f5 ff57 	bl	8000f7a <_lseek>
 800b0cc:	1c43      	adds	r3, r0, #1
 800b0ce:	d102      	bne.n	800b0d6 <_lseek_r+0x1e>
 800b0d0:	6823      	ldr	r3, [r4, #0]
 800b0d2:	b103      	cbz	r3, 800b0d6 <_lseek_r+0x1e>
 800b0d4:	602b      	str	r3, [r5, #0]
 800b0d6:	bd38      	pop	{r3, r4, r5, pc}
 800b0d8:	20001cb4 	.word	0x20001cb4

0800b0dc <__swhatbuf_r>:
 800b0dc:	b570      	push	{r4, r5, r6, lr}
 800b0de:	460e      	mov	r6, r1
 800b0e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e4:	b096      	sub	sp, #88	; 0x58
 800b0e6:	2900      	cmp	r1, #0
 800b0e8:	4614      	mov	r4, r2
 800b0ea:	461d      	mov	r5, r3
 800b0ec:	da07      	bge.n	800b0fe <__swhatbuf_r+0x22>
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	602b      	str	r3, [r5, #0]
 800b0f2:	89b3      	ldrh	r3, [r6, #12]
 800b0f4:	061a      	lsls	r2, r3, #24
 800b0f6:	d410      	bmi.n	800b11a <__swhatbuf_r+0x3e>
 800b0f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0fc:	e00e      	b.n	800b11c <__swhatbuf_r+0x40>
 800b0fe:	466a      	mov	r2, sp
 800b100:	f000 f8be 	bl	800b280 <_fstat_r>
 800b104:	2800      	cmp	r0, #0
 800b106:	dbf2      	blt.n	800b0ee <__swhatbuf_r+0x12>
 800b108:	9a01      	ldr	r2, [sp, #4]
 800b10a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b10e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b112:	425a      	negs	r2, r3
 800b114:	415a      	adcs	r2, r3
 800b116:	602a      	str	r2, [r5, #0]
 800b118:	e7ee      	b.n	800b0f8 <__swhatbuf_r+0x1c>
 800b11a:	2340      	movs	r3, #64	; 0x40
 800b11c:	2000      	movs	r0, #0
 800b11e:	6023      	str	r3, [r4, #0]
 800b120:	b016      	add	sp, #88	; 0x58
 800b122:	bd70      	pop	{r4, r5, r6, pc}

0800b124 <__smakebuf_r>:
 800b124:	898b      	ldrh	r3, [r1, #12]
 800b126:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b128:	079d      	lsls	r5, r3, #30
 800b12a:	4606      	mov	r6, r0
 800b12c:	460c      	mov	r4, r1
 800b12e:	d507      	bpl.n	800b140 <__smakebuf_r+0x1c>
 800b130:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b134:	6023      	str	r3, [r4, #0]
 800b136:	6123      	str	r3, [r4, #16]
 800b138:	2301      	movs	r3, #1
 800b13a:	6163      	str	r3, [r4, #20]
 800b13c:	b002      	add	sp, #8
 800b13e:	bd70      	pop	{r4, r5, r6, pc}
 800b140:	ab01      	add	r3, sp, #4
 800b142:	466a      	mov	r2, sp
 800b144:	f7ff ffca 	bl	800b0dc <__swhatbuf_r>
 800b148:	9900      	ldr	r1, [sp, #0]
 800b14a:	4605      	mov	r5, r0
 800b14c:	4630      	mov	r0, r6
 800b14e:	f7ff faad 	bl	800a6ac <_malloc_r>
 800b152:	b948      	cbnz	r0, 800b168 <__smakebuf_r+0x44>
 800b154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b158:	059a      	lsls	r2, r3, #22
 800b15a:	d4ef      	bmi.n	800b13c <__smakebuf_r+0x18>
 800b15c:	f023 0303 	bic.w	r3, r3, #3
 800b160:	f043 0302 	orr.w	r3, r3, #2
 800b164:	81a3      	strh	r3, [r4, #12]
 800b166:	e7e3      	b.n	800b130 <__smakebuf_r+0xc>
 800b168:	4b0d      	ldr	r3, [pc, #52]	; (800b1a0 <__smakebuf_r+0x7c>)
 800b16a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b16c:	89a3      	ldrh	r3, [r4, #12]
 800b16e:	6020      	str	r0, [r4, #0]
 800b170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b174:	81a3      	strh	r3, [r4, #12]
 800b176:	9b00      	ldr	r3, [sp, #0]
 800b178:	6120      	str	r0, [r4, #16]
 800b17a:	6163      	str	r3, [r4, #20]
 800b17c:	9b01      	ldr	r3, [sp, #4]
 800b17e:	b15b      	cbz	r3, 800b198 <__smakebuf_r+0x74>
 800b180:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b184:	4630      	mov	r0, r6
 800b186:	f000 f88d 	bl	800b2a4 <_isatty_r>
 800b18a:	b128      	cbz	r0, 800b198 <__smakebuf_r+0x74>
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	f023 0303 	bic.w	r3, r3, #3
 800b192:	f043 0301 	orr.w	r3, r3, #1
 800b196:	81a3      	strh	r3, [r4, #12]
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	431d      	orrs	r5, r3
 800b19c:	81a5      	strh	r5, [r4, #12]
 800b19e:	e7cd      	b.n	800b13c <__smakebuf_r+0x18>
 800b1a0:	0800a561 	.word	0x0800a561

0800b1a4 <memchr>:
 800b1a4:	b510      	push	{r4, lr}
 800b1a6:	b2c9      	uxtb	r1, r1
 800b1a8:	4402      	add	r2, r0
 800b1aa:	4290      	cmp	r0, r2
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	d101      	bne.n	800b1b4 <memchr+0x10>
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	e003      	b.n	800b1bc <memchr+0x18>
 800b1b4:	781c      	ldrb	r4, [r3, #0]
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	428c      	cmp	r4, r1
 800b1ba:	d1f6      	bne.n	800b1aa <memchr+0x6>
 800b1bc:	4618      	mov	r0, r3
 800b1be:	bd10      	pop	{r4, pc}

0800b1c0 <__malloc_lock>:
 800b1c0:	4770      	bx	lr

0800b1c2 <__malloc_unlock>:
 800b1c2:	4770      	bx	lr

0800b1c4 <_free_r>:
 800b1c4:	b538      	push	{r3, r4, r5, lr}
 800b1c6:	4605      	mov	r5, r0
 800b1c8:	2900      	cmp	r1, #0
 800b1ca:	d043      	beq.n	800b254 <_free_r+0x90>
 800b1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1d0:	1f0c      	subs	r4, r1, #4
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	bfb8      	it	lt
 800b1d6:	18e4      	addlt	r4, r4, r3
 800b1d8:	f7ff fff2 	bl	800b1c0 <__malloc_lock>
 800b1dc:	4a1e      	ldr	r2, [pc, #120]	; (800b258 <_free_r+0x94>)
 800b1de:	6813      	ldr	r3, [r2, #0]
 800b1e0:	4610      	mov	r0, r2
 800b1e2:	b933      	cbnz	r3, 800b1f2 <_free_r+0x2e>
 800b1e4:	6063      	str	r3, [r4, #4]
 800b1e6:	6014      	str	r4, [r2, #0]
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1ee:	f7ff bfe8 	b.w	800b1c2 <__malloc_unlock>
 800b1f2:	42a3      	cmp	r3, r4
 800b1f4:	d90b      	bls.n	800b20e <_free_r+0x4a>
 800b1f6:	6821      	ldr	r1, [r4, #0]
 800b1f8:	1862      	adds	r2, r4, r1
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	bf01      	itttt	eq
 800b1fe:	681a      	ldreq	r2, [r3, #0]
 800b200:	685b      	ldreq	r3, [r3, #4]
 800b202:	1852      	addeq	r2, r2, r1
 800b204:	6022      	streq	r2, [r4, #0]
 800b206:	6063      	str	r3, [r4, #4]
 800b208:	6004      	str	r4, [r0, #0]
 800b20a:	e7ed      	b.n	800b1e8 <_free_r+0x24>
 800b20c:	4613      	mov	r3, r2
 800b20e:	685a      	ldr	r2, [r3, #4]
 800b210:	b10a      	cbz	r2, 800b216 <_free_r+0x52>
 800b212:	42a2      	cmp	r2, r4
 800b214:	d9fa      	bls.n	800b20c <_free_r+0x48>
 800b216:	6819      	ldr	r1, [r3, #0]
 800b218:	1858      	adds	r0, r3, r1
 800b21a:	42a0      	cmp	r0, r4
 800b21c:	d10b      	bne.n	800b236 <_free_r+0x72>
 800b21e:	6820      	ldr	r0, [r4, #0]
 800b220:	4401      	add	r1, r0
 800b222:	1858      	adds	r0, r3, r1
 800b224:	4282      	cmp	r2, r0
 800b226:	6019      	str	r1, [r3, #0]
 800b228:	d1de      	bne.n	800b1e8 <_free_r+0x24>
 800b22a:	6810      	ldr	r0, [r2, #0]
 800b22c:	6852      	ldr	r2, [r2, #4]
 800b22e:	4401      	add	r1, r0
 800b230:	6019      	str	r1, [r3, #0]
 800b232:	605a      	str	r2, [r3, #4]
 800b234:	e7d8      	b.n	800b1e8 <_free_r+0x24>
 800b236:	d902      	bls.n	800b23e <_free_r+0x7a>
 800b238:	230c      	movs	r3, #12
 800b23a:	602b      	str	r3, [r5, #0]
 800b23c:	e7d4      	b.n	800b1e8 <_free_r+0x24>
 800b23e:	6820      	ldr	r0, [r4, #0]
 800b240:	1821      	adds	r1, r4, r0
 800b242:	428a      	cmp	r2, r1
 800b244:	bf01      	itttt	eq
 800b246:	6811      	ldreq	r1, [r2, #0]
 800b248:	6852      	ldreq	r2, [r2, #4]
 800b24a:	1809      	addeq	r1, r1, r0
 800b24c:	6021      	streq	r1, [r4, #0]
 800b24e:	6062      	str	r2, [r4, #4]
 800b250:	605c      	str	r4, [r3, #4]
 800b252:	e7c9      	b.n	800b1e8 <_free_r+0x24>
 800b254:	bd38      	pop	{r3, r4, r5, pc}
 800b256:	bf00      	nop
 800b258:	20001224 	.word	0x20001224

0800b25c <_read_r>:
 800b25c:	b538      	push	{r3, r4, r5, lr}
 800b25e:	4605      	mov	r5, r0
 800b260:	4608      	mov	r0, r1
 800b262:	4611      	mov	r1, r2
 800b264:	2200      	movs	r2, #0
 800b266:	4c05      	ldr	r4, [pc, #20]	; (800b27c <_read_r+0x20>)
 800b268:	6022      	str	r2, [r4, #0]
 800b26a:	461a      	mov	r2, r3
 800b26c:	f7f5 fe28 	bl	8000ec0 <_read>
 800b270:	1c43      	adds	r3, r0, #1
 800b272:	d102      	bne.n	800b27a <_read_r+0x1e>
 800b274:	6823      	ldr	r3, [r4, #0]
 800b276:	b103      	cbz	r3, 800b27a <_read_r+0x1e>
 800b278:	602b      	str	r3, [r5, #0]
 800b27a:	bd38      	pop	{r3, r4, r5, pc}
 800b27c:	20001cb4 	.word	0x20001cb4

0800b280 <_fstat_r>:
 800b280:	b538      	push	{r3, r4, r5, lr}
 800b282:	2300      	movs	r3, #0
 800b284:	4c06      	ldr	r4, [pc, #24]	; (800b2a0 <_fstat_r+0x20>)
 800b286:	4605      	mov	r5, r0
 800b288:	4608      	mov	r0, r1
 800b28a:	4611      	mov	r1, r2
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	f7f5 fe5b 	bl	8000f48 <_fstat>
 800b292:	1c43      	adds	r3, r0, #1
 800b294:	d102      	bne.n	800b29c <_fstat_r+0x1c>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	b103      	cbz	r3, 800b29c <_fstat_r+0x1c>
 800b29a:	602b      	str	r3, [r5, #0]
 800b29c:	bd38      	pop	{r3, r4, r5, pc}
 800b29e:	bf00      	nop
 800b2a0:	20001cb4 	.word	0x20001cb4

0800b2a4 <_isatty_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	4c05      	ldr	r4, [pc, #20]	; (800b2c0 <_isatty_r+0x1c>)
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	4608      	mov	r0, r1
 800b2ae:	6023      	str	r3, [r4, #0]
 800b2b0:	f7f5 fe59 	bl	8000f66 <_isatty>
 800b2b4:	1c43      	adds	r3, r0, #1
 800b2b6:	d102      	bne.n	800b2be <_isatty_r+0x1a>
 800b2b8:	6823      	ldr	r3, [r4, #0]
 800b2ba:	b103      	cbz	r3, 800b2be <_isatty_r+0x1a>
 800b2bc:	602b      	str	r3, [r5, #0]
 800b2be:	bd38      	pop	{r3, r4, r5, pc}
 800b2c0:	20001cb4 	.word	0x20001cb4

0800b2c4 <_init>:
 800b2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2c6:	bf00      	nop
 800b2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ca:	bc08      	pop	{r3}
 800b2cc:	469e      	mov	lr, r3
 800b2ce:	4770      	bx	lr

0800b2d0 <_fini>:
 800b2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d2:	bf00      	nop
 800b2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2d6:	bc08      	pop	{r3}
 800b2d8:	469e      	mov	lr, r3
 800b2da:	4770      	bx	lr
