
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6428155 heartbeat IPC: 2.70219 cumulative IPC: 3.11131 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10307706 heartbeat IPC: 2.57762 cumulative IPC: 2.91044 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14190006 heartbeat IPC: 2.57579 cumulative IPC: 2.81889 (Simulation time: 0 hr 3 min 39 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 14190006 (Simulation time: 0 hr 3 min 39 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 78428558 heartbeat IPC: 0.15567 cumulative IPC: 0.15567 (Simulation time: 0 hr 10 min 22 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 142347610 heartbeat IPC: 0.156448 cumulative IPC: 0.156058 (Simulation time: 0 hr 17 min 40 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 206527697 heartbeat IPC: 0.155812 cumulative IPC: 0.155976 (Simulation time: 0 hr 23 min 36 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 270747285 heartbeat IPC: 0.155716 cumulative IPC: 0.155911 (Simulation time: 0 hr 31 min 5 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 334795383 heartbeat IPC: 0.156133 cumulative IPC: 0.155955 (Simulation time: 0 hr 38 min 13 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 399123433 heartbeat IPC: 0.155453 cumulative IPC: 0.155871 (Simulation time: 0 hr 45 min 23 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 463306146 heartbeat IPC: 0.155805 cumulative IPC: 0.155862 (Simulation time: 0 hr 52 min 30 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 527703485 heartbeat IPC: 0.155286 cumulative IPC: 0.155789 (Simulation time: 0 hr 59 min 40 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 591714305 heartbeat IPC: 0.156224 cumulative IPC: 0.155838 (Simulation time: 1 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 655943740 heartbeat IPC: 0.155692 cumulative IPC: 0.155823 (Simulation time: 1 hr 13 min 54 sec) 
Finished CPU 0 instructions: 100000002 cycles: 641753734 cumulative IPC: 0.155823 (Simulation time: 1 hr 13 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155823 instructions: 100000002 cycles: 641753734
cpu0_DTLB TOTAL     ACCESS:   39632886  HIT:   27574970  MISS:   12057916
cpu0_DTLB LOAD      ACCESS:   38449119  HIT:   26401383  MISS:   12047736
cpu0_DTLB RFO       ACCESS:    1183767  HIT:    1173587  MISS:      10180
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.3181 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 112804
cpu0_ITLB TOTAL     ACCESS:    2672030  HIT:    2672030  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2672030  HIT:    2672030  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12057916  HIT:   12038687  MISS:      19229
cpu0_STLB LOAD      ACCESS:   12047736  HIT:   12028507  MISS:      19229
cpu0_STLB RFO       ACCESS:      10180  HIT:      10180  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.465 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36194841  HIT:   17987763  MISS:   18207078
cpu0_L1D LOAD      ACCESS:   34990569  HIT:   16800797  MISS:   18189772
cpu0_L1D RFO       ACCESS:    1185043  HIT:    1185043  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19229  HIT:       1923  MISS:      17306
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.0826 cycles
cpu0_L1D MSHR FULL EVENTS: 39 MSHR MERGE EVENTS: 3206921
cpu0_L2C TOTAL     ACCESS:   18251344  HIT:    8594914  MISS:    9656417
cpu0_L2C LOAD      ACCESS:   18189772  HIT:    8533904  MISS:    9655868
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44266  HIT:      44253  MISS:         13
cpu0_L2C TRANSLATION ACCESS:      17306  HIT:      16757  MISS:        549
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.3237 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19312835  HIT:    8473046  MISS:    1183370
LLC LOAD      ACCESS:    9655857  HIT:    8472493  MISS:    1183364
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9656429  HIT:         10  MISS:    9656419
LLC TRANSLATION ACCESS:        549  HIT:        543  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.2399 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     913211  ROW_BUFFER_MISS:     270159
 DBUS AVG_CONGESTED_CYCLE:    3.09071
 WQ ROW_BUFFER_HIT:       2830  ROW_BUFFER_MISS:      15269  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5965% MPKI: 8.40958 Average ROB Occupancy at Mispredict: 347.221
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.40958
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

