dd	,	V_44
parent_name	,	V_58
bg2_fail	,	V_15
VIDEO2_PLL	,	V_39
of_clk_add_provider	,	F_18
"syspll_byp"	,	L_4
AVPLL_A5	,	V_41
VIDEO_EXT0	,	V_11
berlin2_div_register	,	F_14
REG_MEMPLLCTL0	,	V_16
"avpll_vcoB"	,	L_3
berlin2_avpll_vco_register	,	F_10
AVPLL_A3	,	V_29
clk_num	,	V_65
AVPLL_A1	,	V_22
AVPLL_A2	,	V_37
parent_np	,	V_3
"cpu"	,	L_8
clk_data	,	V_64
REG_CLKSELECT3	,	V_34
clk_put	,	F_7
of_device_is_compatible	,	F_9
MAX_CLKS	,	V_62
lock	,	V_27
REG_CLKENABLE	,	V_59
avpll_flags	,	V_6
ARRAY_SIZE	,	F_13
clk	,	V_5
REG_CLKSWITCH0	,	V_26
berlin2_gate_data	,	V_55
VIDEO2_IN	,	V_40
"avpll_vcoA"	,	L_2
AVPLL_B1	,	V_25
CPUPLL	,	V_19
SYSPLL	,	V_14
REG_CLKSELECT2	,	V_31
"%s: Unable to register leaf clock %d\n"	,	L_9
MEMPLL	,	V_17
AVPLL_B2	,	V_38
AVPLL_B3	,	V_28
__clk_get_name	,	F_6
full_name	,	V_63
"cpupll_byp"	,	L_6
clk_register_mux	,	F_12
"twd"	,	L_7
name	,	V_51
CLKID_SYS	,	V_49
pr_err	,	F_17
of_get_parent	,	F_2
clks	,	V_48
iounmap	,	F_19
np	,	V_2
of_clk_get_by_name	,	F_4
BERLIN2_AVPLL_SCRAMBLE_QUIRK	,	V_20
VIDEO1_IN	,	V_36
"mempll_byp"	,	L_5
REG_CPUPLLCTL0	,	V_18
REG_SYSPLLCTL0	,	V_13
flags	,	V_53
REG_AVPLLCTL31	,	V_23
CLKID_GETH0	,	V_57
parent_ids	,	V_47
device_node	,	V_1
CLKID_TWD	,	V_61
AUDIO1_PLL	,	V_30
berlin2_clock_setup	,	F_1
"marvell,berlin2-global-register"	,	L_1
clk_register_gate	,	F_15
bit_idx	,	V_60
clk_register_fixed_factor	,	F_16
berlin2_div_data	,	V_43
map	,	V_50
gd	,	V_56
gbase	,	V_8
u8	,	T_2
clk_names	,	V_9
bg2_divs	,	V_42
VIDEO0_IN	,	V_33
berlin2_pll_register	,	F_8
VIDEO0_PLL	,	V_32
k	,	V_45
n	,	V_7
num_parents	,	V_46
bg2_gates	,	V_54
bg2_pll_map	,	V_12
berlin2_avpll_channel_register	,	F_11
parent_names	,	V_4
REFCLK	,	V_10
__init	,	T_1
of_iomap	,	F_3
REG_AVPLLCTL0	,	V_21
BERLIN2_AVPLL_BIT_QUIRK	,	V_24
div_flags	,	V_52
of_clk_src_onecell_get	,	V_66
VIDEO1_PLL	,	V_35
IS_ERR	,	F_5
