# Single-Port-128x32-RAM
VHDL code for a single port 128x32 adress RAM
Single ported RAM that only allows one acess at a time
writing enabled on rising edge of clock i.e process is synchronous
