vendor_name = ModelSim
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
design_name = ins_memory
instance = comp, \readdata[0]~output\, readdata[0]~output, ins_memory, 1
instance = comp, \readdata[1]~output\, readdata[1]~output, ins_memory, 1
instance = comp, \readdata[2]~output\, readdata[2]~output, ins_memory, 1
instance = comp, \readdata[3]~output\, readdata[3]~output, ins_memory, 1
instance = comp, \readdata[4]~output\, readdata[4]~output, ins_memory, 1
instance = comp, \readdata[5]~output\, readdata[5]~output, ins_memory, 1
instance = comp, \readdata[6]~output\, readdata[6]~output, ins_memory, 1
instance = comp, \readdata[7]~output\, readdata[7]~output, ins_memory, 1
instance = comp, \readdata[8]~output\, readdata[8]~output, ins_memory, 1
instance = comp, \readdata[9]~output\, readdata[9]~output, ins_memory, 1
instance = comp, \readdata[10]~output\, readdata[10]~output, ins_memory, 1
instance = comp, \readdata[11]~output\, readdata[11]~output, ins_memory, 1
instance = comp, \readdata[12]~output\, readdata[12]~output, ins_memory, 1
instance = comp, \readdata[13]~output\, readdata[13]~output, ins_memory, 1
instance = comp, \readdata[14]~output\, readdata[14]~output, ins_memory, 1
instance = comp, \readdata[15]~output\, readdata[15]~output, ins_memory, 1
instance = comp, \readdata[16]~output\, readdata[16]~output, ins_memory, 1
instance = comp, \readdata[17]~output\, readdata[17]~output, ins_memory, 1
instance = comp, \readdata[18]~output\, readdata[18]~output, ins_memory, 1
instance = comp, \readdata[19]~output\, readdata[19]~output, ins_memory, 1
instance = comp, \readdata[20]~output\, readdata[20]~output, ins_memory, 1
instance = comp, \readdata[21]~output\, readdata[21]~output, ins_memory, 1
instance = comp, \readdata[22]~output\, readdata[22]~output, ins_memory, 1
instance = comp, \readdata[23]~output\, readdata[23]~output, ins_memory, 1
instance = comp, \readdata[24]~output\, readdata[24]~output, ins_memory, 1
instance = comp, \readdata[25]~output\, readdata[25]~output, ins_memory, 1
instance = comp, \readdata[26]~output\, readdata[26]~output, ins_memory, 1
instance = comp, \readdata[27]~output\, readdata[27]~output, ins_memory, 1
instance = comp, \readdata[28]~output\, readdata[28]~output, ins_memory, 1
instance = comp, \readdata[29]~output\, readdata[29]~output, ins_memory, 1
instance = comp, \readdata[30]~output\, readdata[30]~output, ins_memory, 1
instance = comp, \readdata[31]~output\, readdata[31]~output, ins_memory, 1
instance = comp, \busywait~output\, busywait~output, ins_memory, 1
instance = comp, \read~input\, read~input, ins_memory, 1
instance = comp, \clock~input\, clock~input, ins_memory, 1
instance = comp, \address[0]~input\, address[0]~input, ins_memory, 1
instance = comp, \address[1]~input\, address[1]~input, ins_memory, 1
instance = comp, \address[2]~input\, address[2]~input, ins_memory, 1
instance = comp, \address[3]~input\, address[3]~input, ins_memory, 1
instance = comp, \address[4]~input\, address[4]~input, ins_memory, 1
instance = comp, \address[5]~input\, address[5]~input, ins_memory, 1
instance = comp, \address[6]~input\, address[6]~input, ins_memory, 1
instance = comp, \address[7]~input\, address[7]~input, ins_memory, 1
instance = comp, \address[8]~input\, address[8]~input, ins_memory, 1
instance = comp, \address[9]~input\, address[9]~input, ins_memory, 1
instance = comp, \address[10]~input\, address[10]~input, ins_memory, 1
instance = comp, \address[11]~input\, address[11]~input, ins_memory, 1
instance = comp, \address[12]~input\, address[12]~input, ins_memory, 1
instance = comp, \address[13]~input\, address[13]~input, ins_memory, 1
instance = comp, \address[14]~input\, address[14]~input, ins_memory, 1
instance = comp, \address[15]~input\, address[15]~input, ins_memory, 1
instance = comp, \address[16]~input\, address[16]~input, ins_memory, 1
instance = comp, \address[17]~input\, address[17]~input, ins_memory, 1
instance = comp, \address[18]~input\, address[18]~input, ins_memory, 1
instance = comp, \address[19]~input\, address[19]~input, ins_memory, 1
instance = comp, \address[20]~input\, address[20]~input, ins_memory, 1
instance = comp, \address[21]~input\, address[21]~input, ins_memory, 1
instance = comp, \address[22]~input\, address[22]~input, ins_memory, 1
instance = comp, \address[23]~input\, address[23]~input, ins_memory, 1
instance = comp, \address[24]~input\, address[24]~input, ins_memory, 1
instance = comp, \address[25]~input\, address[25]~input, ins_memory, 1
instance = comp, \address[26]~input\, address[26]~input, ins_memory, 1
instance = comp, \address[27]~input\, address[27]~input, ins_memory, 1
instance = comp, \address[28]~input\, address[28]~input, ins_memory, 1
instance = comp, \address[29]~input\, address[29]~input, ins_memory, 1
instance = comp, \address[30]~input\, address[30]~input, ins_memory, 1
instance = comp, \address[31]~input\, address[31]~input, ins_memory, 1
