// Seed: 1257107759
module module_0;
  logic id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output tri0 id_6
);
  logic id_8, id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input tri id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    output tri1 id_12
    , id_14
);
  module_0 modCall_1 ();
  wire id_15;
  wire [-1 : -1] id_16;
endmodule
