<html><body><samp><pre>
<!@TC:1581280956>
#Build: Synplify Pro (R) N-2018.03LR-SP1, Build 237R, Nov 12 2018
#install: C:\lscc\radiant\1.1\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-NBKQPIB

# Sun Feb  9 12:42:36 2020

#Implementation: impl_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1581280960> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1581280960> | Running in 64-bit mode 
Pre Loading Built-In Library pmi ...
@N: : <!@TM:1581280960> | Can't find top module! 
Top entity isn't set yet!
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Feb  9 12:42:36 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 254R, Built Nov 13 2018 09:33:57</a>

@N: : <!@TM:1581280960> | Running in 64-bit mode 
@I::"C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:343:13:343:26:@N:CG334:@XP_MSG">lscc_add_sub.v(343)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:363:13:363:25:@N:CG333:@XP_MSG">lscc_add_sub.v(363)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:89:11:89:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(89)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:98:11:98:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(98)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\1.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:136:13:136:26:@N:CG334:@XP_MSG">lscc_cntr.v(136)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:150:13:150:25:@N:CG333:@XP_MSG">lscc_cntr.v(150)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:331:21:331:34:@N:CG334:@XP_MSG">lscc_fifo.v(331)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:338:21:338:33:@N:CG333:@XP_MSG">lscc_fifo.v(338)</a><!@TM:1581280960> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:385:21:385:34:@N:CG334:@XP_MSG">lscc_fifo.v(385)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:392:21:392:33:@N:CG333:@XP_MSG">lscc_fifo.v(392)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_mac.v(91)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:106:11:106:23:@N:CG333:@XP_MSG">pmi_mac.v(106)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:218:13:218:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(218)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:235:13:235:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(235)</a><!@TM:1581280960> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:81:11:81:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(81)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:90:11:90:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(90)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:88:11:88:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(88)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:97:11:97:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(97)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_mult.v(84)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_mult.v(93)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\1.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\humandet_post.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_128.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_128_seq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_lcd_tx.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\ice40_resetn.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_16.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_himax.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_spram.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_wrap.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:236:7:236:14:@W:CG1337:@XP_MSG">spi_fifo.v(236)</a><!@TM:1581280960> | Net fifo_we is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:250:7:250:16:@W:CG1337:@XP_MSG">spi_fifo.v(250)</a><!@TM:1581280960> | Net fifo_full is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:321:7:321:14:@W:CG1337:@XP_MSG">spi_fifo.v(321)</a><!@TM:1581280960> | Net fifo_re is not declared.</font>
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\rom_himax_cfg_324.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\rom_himax_cfg_324.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\rom_himax_cfg_324_dim_maxfps.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\rom_himax_cfg_324_dim_maxfps.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\rom_himax_cfg_324_faceid.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\rom_himax_cfg_324_faceid.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\rom_himax_cfg_lcd.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\rom_himax_cfg_lcd.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\rom_himax_cfg_seq.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\rom_himax_cfg_seq.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\dpram_oled_fifo.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\dpram_oled_fifo.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_1fps\rtl\rom_himax_cfg_1fps.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v:4840:43:4840:47:@W:CG1337:@XP_MSG">compact_cnn.v(4840)</a><!@TM:1581280960> | Net cs_3 is not declared.</font>
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)


Process completed successfully.
# Sun Feb  9 12:42:37 2020

###########################################################]
@I::"C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:343:13:343:26:@N:CG334:@XP_MSG">lscc_add_sub.v(343)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:363:13:363:25:@N:CG333:@XP_MSG">lscc_add_sub.v(363)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:89:11:89:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(89)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:98:11:98:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(98)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\1.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:136:13:136:26:@N:CG334:@XP_MSG">lscc_cntr.v(136)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:150:13:150:25:@N:CG333:@XP_MSG">lscc_cntr.v(150)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:331:21:331:34:@N:CG334:@XP_MSG">lscc_fifo.v(331)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:338:21:338:33:@N:CG333:@XP_MSG">lscc_fifo.v(338)</a><!@TM:1581280960> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:385:21:385:34:@N:CG334:@XP_MSG">lscc_fifo.v(385)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:392:21:392:33:@N:CG333:@XP_MSG">lscc_fifo.v(392)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_mac.v(91)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:106:11:106:23:@N:CG333:@XP_MSG">pmi_mac.v(106)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:218:13:218:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(218)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:235:13:235:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(235)</a><!@TM:1581280960> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:81:11:81:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(81)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:90:11:90:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(90)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:88:11:88:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(88)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:97:11:97:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(97)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_mult.v(84)</a><!@TM:1581280960> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_mult.v(93)</a><!@TM:1581280960> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\1.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\humandet_post.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_128.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_128_seq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_lcd_tx.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\ice40_resetn.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_16.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_himax.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_spram.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_wrap.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:236:7:236:14:@W:CG1337:@XP_MSG">spi_fifo.v(236)</a><!@TM:1581280960> | Net fifo_we is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:250:7:250:16:@W:CG1337:@XP_MSG">spi_fifo.v(250)</a><!@TM:1581280960> | Net fifo_full is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_fifo.v:321:7:321:14:@W:CG1337:@XP_MSG">spi_fifo.v(321)</a><!@TM:1581280960> | Net fifo_re is not declared.</font>
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\rom_himax_cfg_324.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\rom_himax_cfg_324.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\rom_himax_cfg_324_dim_maxfps.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\rom_himax_cfg_324_dim_maxfps.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_lcd_fifo\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\rom_himax_cfg_324_faceid.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\rom_himax_cfg_324_faceid.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\rom_himax_cfg_lcd.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\rom_himax_cfg_lcd.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_lcd\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\rom_himax_cfg_seq.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\rom_himax_cfg_seq.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_seq\rtl\core\lscc_ram_dq.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\dpram_oled_fifo.v" (library work)
@I:"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\dpram_oled_fifo.v":"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram_oled_fifo\rtl\core\lscc_ram_dp.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_1fps\rtl\rom_himax_cfg_1fps.v" (library work)
@I::"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v:4840:43:4840:47:@W:CG1337:@XP_MSG">compact_cnn.v(4840)</a><!@TM:1581280960> | Net cs_3 is not declared.</font>
Verilog syntax check successful!
File C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:348:7:348:12:@N:CG364:@XP_MSG">ice40up.v(348)</a><!@TM:1581280960> | Synthesizing module IOL_B in library work.
Running optimization stage 1 on IOL_B .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:2:7:2:34:@N:CG364:@XP_MSG">ice40_himax_humandet_clkgen.v(2)</a><!@TM:1581280960> | Synthesizing module ice40_himax_humandet_clkgen in library work.

	EN_CLKMASK=1'b0
	EN_SINGLE_CLK=1'b0
	S_WAIT_INIT=3'b000
	S_WAIT_FRAME=3'b001
	S_WAIT_VID=3'b010
	S_WAIT_ML_RUN=3'b011
	S_WAIT_ML_DONE=3'b111
	S_WAIT_BUDGET=3'b110
   Generated name = ice40_himax_humandet_clkgen_0_0_0_1_2_3_7_6
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:36:6:36:11:@W:CG360:@XP_MSG">ice40_himax_humandet_clkgen.v(36)</a><!@TM:1581280960> | Removing wire g_clk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:38:6:38:16:@W:CG360:@XP_MSG">ice40_himax_humandet_clkgen.v(38)</a><!@TM:1581280960> | Removing wire g_clk_init, as there is no assignment to it.</font>
Running optimization stage 1 on ice40_himax_humandet_clkgen_0_0_0_1_2_3_7_6 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:83:0:83:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(83)</a><!@TM:1581280960> | Pruning unused register frame_done. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:75:0:75:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(75)</a><!@TM:1581280960> | Pruning unused register frame_cnt[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:67:0:67:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(67)</a><!@TM:1581280960> | Pruning unused register pre_video. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:61:0:61:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(61)</a><!@TM:1581280960> | Pruning unused register vsync_period[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:53:0:53:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(53)</a><!@TM:1581280960> | Pruning unused register pclk_cnt[23:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:48:0:48:6:@W:CL169:@XP_MSG">ice40_himax_humandet_clkgen.v(48)</a><!@TM:1581280960> | Pruning unused register vsync_d[1:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:533:7:533:14:@N:CG364:@XP_MSG">ice40up.v(533)</a><!@TM:1581280960> | Synthesizing module FD1P3XZ in library work.
Running optimization stage 1 on FD1P3XZ .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\ice40_resetn.v:3:7:3:19:@N:CG364:@XP_MSG">ice40_resetn.v(3)</a><!@TM:1581280960> | Synthesizing module ice40_resetn in library work.
Running optimization stage 1 on ice40_resetn .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_16.v:3:7:3:18:@N:CG364:@XP_MSG">lsc_i2cm_16.v(3)</a><!@TM:1581280960> | Synthesizing module lsc_i2cm_16 in library work.
Running optimization stage 1 on lsc_i2cm_16 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_himax.v:2:7:2:21:@N:CG364:@XP_MSG">lsc_i2cm_himax.v(2)</a><!@TM:1581280960> | Synthesizing module lsc_i2cm_himax in library work.

	NUM_CMD=7'b1010000
	EN_ALT=1'b0
	CONF_SEL=144'b000000000000000000000000000000000000000000000000000000000011001100110010001101000111100000110011001100100011010001011111011001000110100101101101
	S_IDLE=3'b000
	S_RDOFF=3'b001
	S_RDDAT=3'b010
	S_RUN=3'b011
	S_WAIT=3'b111
   Generated name = lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:56:7:56:18:@N:CG364:@XP_MSG">lscc_ram_dq.v(56)</a><!@TM:1581280960> | Synthesizing module lscc_ram_dq in library work.

	_FCODE_ICE_=32'b00000000000000000000000000000010
	_FCODE_COMMON_=32'b00000000000000000000000000000000
	FAMILY=48'b011000110110111101101101011011010110111101101110
	FAMILY_CODE=32'b00000000000000000000000000000000
	ADDR_DEPTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000010000
	REGMODE=40'b0110111001101111011100100110010101100111
	GSR=1'b0
	RESETMODE=32'b01110011011110010110111001100011
	INIT_FILE=504'b011011010110100101110011011000110010111101110010011000010110110100110010001101010011011001111000001100010011011001011111011010000110100101101101011000010111100001011111001100110011001000110100011110000011001100110010001101000101111101100100011010010110110101011111011100100110111101101101010111110110100001101001011011010110000101111000010111110110001101100110011001110101111100110011001100100011010001011111011001000110100101101101010111110110001101101111011100000111100100101110011011010110010101101101
	INIT_FILE_FORMAT=24'b011010000110010101111000
	WRITE_MODE=48'b011011100110111101110010011011010110000101101100
	MODULE_TYPE=48'b011100100110000101101101010111110110010001110001
	INIT_MODE=64'b0110110101100101011011010101111101100110011010010110110001100101
	BYTE_ENABLE=32'b00000000000000000000000000000000
	BYTE_SIZE=10'b0000001000
	BYTE_WIDTH=32'b00000000000000000000000000000010
	PIPELINES=32'b00000000000000000000000000000000
	ASYNC_RST_RELEASE=32'b01110011011110010110111001100011
	ECC_ENABLE=1'b0
	OPTIMIZATION=40'b0111001101110000011001010110010101100100
	INIT_VALUE_00=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_01=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_02=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_03=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_04=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_05=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_06=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_07=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_08=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_09=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_10=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_11=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_12=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_13=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_14=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_15=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_16=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_17=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_18=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_19=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_20=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_21=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_22=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_23=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_24=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_25=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_26=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_27=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_28=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_29=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_30=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_31=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_32=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_33=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_34=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_35=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_36=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_37=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_38=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_39=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	IS_BYTE_ENABLE=1'b0
	STRING_LENGTH=32'b00000000000000000000000001000010
   Generated name = lscc_ram_dq_Z1_layer0
Opening data file misc/ram256x16_himax_324x324_dim_rom_himax_cfg_324_dim_copy.mem from directory C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\misc
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:337:8:337:15:@W:CG532:@XP_MSG">lscc_ram_dq.v(337)</a><!@TM:1581280960> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:333:29:333:40:@W:CG133:@XP_MSG">lscc_ram_dq.v(333)</a><!@TM:1581280960> | Object dataout_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:171:7:171:9:@W:CG133:@XP_MSG">lscc_ram_dq.v(171)</a><!@TM:1581280960> | Object i0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:171:11:171:13:@W:CG133:@XP_MSG">lscc_ram_dq.v(171)</a><!@TM:1581280960> | Object i1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on lscc_ram_dq_Z1_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:CL134:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280960> | Found RAM mem, depth=256, width=16
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v:13:7:13:28:@N:CG364:@XP_MSG">rom_himax_cfg_324_dim.v(13)</a><!@TM:1581280960> | Synthesizing module rom_himax_cfg_324_dim in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v:29:4:29:20:@W:CG781:@XP_MSG">rom_himax_cfg_324_dim.v(29)</a><!@TM:1581280960> | Input ben_i on instance lscc_ram_dq_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on rom_himax_cfg_324_dim .......
Running optimization stage 1 on lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\humandet_post.v:18:7:18:20:@N:CG364:@XP_MSG">humandet_post.v(18)</a><!@TM:1581280960> | Synthesizing module humandet_post in library work.
Running optimization stage 1 on humandet_post .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:611:7:611:10:@N:CG364:@XP_MSG">ice40up.v(611)</a><!@TM:1581280960> | Synthesizing module RGB in library work.
Running optimization stage 1 on RGB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:22:7:22:38:@N:CG364:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(22)</a><!@TM:1581280960> | Synthesizing module lsc_ml_ice40_himax_humandet_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:795:7:795:12:@N:CG364:@XP_MSG">ice40up.v(795)</a><!@TM:1581280960> | Synthesizing module HSOSC in library work.
Running optimization stage 1 on HSOSC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:3:7:3:15:@N:CG364:@XP_MSG">lsc_uart.v(3)</a><!@TM:1581280960> | Synthesizing module lsc_uart in library work.

	PERIOD=16'b0000000001100111
	BUFFER_SIZE=24'b001101010011000100110010
	ECP5_DEBUG=1'b0
   Generated name = lsc_uart_103_512_0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:57:7:57:18:@N:CG364:@XP_MSG">lscc_ram_dp.v(57)</a><!@TM:1581280960> | Synthesizing module lscc_ram_dp in library work.

	_FCODE_ICE_=32'b00000000000000000000000000000010
	_FCODE_COMMON_=32'b00000000000000000000000000000000
	FAMILY=48'b011000110110111101101101011011010110111101101110
	FAMILY_CODE=32'b00000000000000000000000000000000
	WADDR_DEPTH=32'b00000000000000000000001000000000
	WADDR_WIDTH=32'b00000000000000000000000000001001
	WDATA_WIDTH=32'b00000000000000000000000000001000
	RADDR_DEPTH=32'b00000000000000000000001000000000
	RADDR_WIDTH=32'b00000000000000000000000000001001
	RDATA_WIDTH=32'b00000000000000000000000000001000
	REGMODE=40'b0110111001101111011100100110010101100111
	GSR=48'b011001010110111001100001011000100110110001100101
	RESETMODE=32'b01110011011110010110111001100011
	RESET_RELEASE=32'b01110011011110010110111001100011
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=24'b011010000110010101111000
	MODULE_TYPE=48'b011100100110000101101101010111110110010001110000
	INIT_MODE=32'b01101110011011110110111001100101
	BYTE_ENABLE=32'b00000000000000000000000000000001
	BYTE_SIZE=32'b00000000000000000000000000001000
	BYTE_WIDTH=32'b00000000000000000000000000000001
	PIPELINES=32'b00000000000000000000000000000000
	ECC_ENABLE=1'b0
	INIT_VALUE_00=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_01=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_02=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_03=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_04=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_05=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_06=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_07=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_08=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_09=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_10=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_11=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_12=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_13=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_14=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_15=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_16=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_17=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_18=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_19=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_20=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_21=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_22=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_23=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_24=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_25=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_26=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_27=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_28=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_29=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_30=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_31=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_32=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_33=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_34=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_35=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_36=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_37=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_38=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_39=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	IS_BYTE_ENABLE=1'b0
	IS_GSR_EN=64'b0000000001000101010011100100000101000010010011000100010101000100
	IS_ECC=56'b01000100010010010101001101000001010000100100110001000101
	STRING_LENGTH=32'b00000000000000000000000001000010
   Generated name = lscc_ram_dp_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:189:8:189:15:@W:CG532:@XP_MSG">lscc_ram_dp.v(189)</a><!@TM:1581280960> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:183:30:183:41:@W:CG133:@XP_MSG">lscc_ram_dp.v(183)</a><!@TM:1581280960> | Object dataout_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:7:180:9:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:11:180:13:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:15:180:18:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:20:180:23:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on lscc_ram_dp_Z2_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@N:CL134:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280960> | Found RAM mem, depth=512, width=8
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v:13:7:13:17:@N:CG364:@XP_MSG">dpram512x8.v(13)</a><!@TM:1581280960> | Synthesizing module dpram512x8 in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram512x8\rtl\dpram512x8.v:36:4:36:20:@W:CG781:@XP_MSG">dpram512x8.v(36)</a><!@TM:1581280960> | Input ben_i on instance lscc_ram_dp_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on dpram512x8 .......
Running optimization stage 1 on lsc_uart_103_512_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_wrap.v:4:7:4:22:@N:CG364:@XP_MSG">spi_loader_wrap.v(4)</a><!@TM:1581280960> | Synthesizing module spi_loader_wrap in library work.

	MEM_TYPE=72'b010101000101001001001001010111110101001101010000010100100100000101001101
   Generated name = spi_loader_wrap_TRI_SPRAM
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:753:7:753:13:@N:CG364:@XP_MSG">ice40up.v(753)</a><!@TM:1581280960> | Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:4:7:4:27:@N:CG364:@XP_MSG">spi_loader_tri_spram.v(4)</a><!@TM:1581280960> | Synthesizing module spi_loader_tri_spram in library work.
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:156:35:156:41:@W:CG1340:@XP_MSG">spi_loader_tri_spram.v(156)</a><!@TM:1581280960> | Index into variable FAST_RD could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:156:52:156:58:@W:CG1340:@XP_MSG">spi_loader_tri_spram.v(156)</a><!@TM:1581280960> | Index into variable RLS_DPD could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:163:27:163:33:@W:CG1340:@XP_MSG">spi_loader_tri_spram.v(163)</a><!@TM:1581280960> | Index into variable ST_ADDR could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:52:18:52:25:@W:CG133:@XP_MSG">spi_loader_tri_spram.v(52)</a><!@TM:1581280960> | Object sck_msk is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:52:27:52:37:@W:CG133:@XP_MSG">spi_loader_tri_spram.v(52)</a><!@TM:1581280960> | Object sck_msk_pe is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:58:14:58:19:@W:CG133:@XP_MSG">spi_loader_tri_spram.v(58)</a><!@TM:1581280960> | Object cst_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:59:14:59:19:@W:CG133:@XP_MSG">spi_loader_tri_spram.v(59)</a><!@TM:1581280960> | Object nst_d is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on spi_loader_tri_spram .......
Running optimization stage 1 on spi_loader_wrap_TRI_SPRAM .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:57:7:57:18:@N:CG364:@XP_MSG">lscc_ram_dp.v(57)</a><!@TM:1581280960> | Synthesizing module lscc_ram_dp in library work.

	_FCODE_ICE_=32'b00000000000000000000000000000010
	_FCODE_COMMON_=32'b00000000000000000000000000000000
	FAMILY=48'b011000110110111101101101011011010110111101101110
	FAMILY_CODE=32'b00000000000000000000000000000000
	WADDR_DEPTH=32'b00000000000000000000000100000000
	WADDR_WIDTH=32'b00000000000000000000000000001000
	WDATA_WIDTH=32'b00000000000000000000000000100000
	RADDR_DEPTH=32'b00000000000000000000000100000000
	RADDR_WIDTH=32'b00000000000000000000000000001000
	RDATA_WIDTH=32'b00000000000000000000000000100000
	REGMODE=40'b0110111001101111011100100110010101100111
	GSR=48'b011001010110111001100001011000100110110001100101
	RESETMODE=32'b01110011011110010110111001100011
	RESET_RELEASE=32'b01110011011110010110111001100011
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=24'b011010000110010101111000
	MODULE_TYPE=48'b011100100110000101101101010111110110010001110000
	INIT_MODE=32'b01101110011011110110111001100101
	BYTE_ENABLE=32'b00000000000000000000000000000001
	BYTE_SIZE=32'b00000000000000000000000000001000
	BYTE_WIDTH=32'b00000000000000000000000000000100
	PIPELINES=32'b00000000000000000000000000000000
	ECC_ENABLE=1'b0
	INIT_VALUE_00=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_01=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_02=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_03=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_04=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_05=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_06=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_07=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_08=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_09=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_10=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_11=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_12=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_13=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_14=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_15=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_16=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_17=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_18=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_19=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_20=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_21=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_22=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_23=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_24=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_25=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_26=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_27=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_28=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_29=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_30=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_31=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_32=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_33=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_34=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_35=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_36=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_37=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_38=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_39=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	IS_BYTE_ENABLE=1'b1
	IS_GSR_EN=64'b0000000001000101010011100100000101000010010011000100010101000100
	IS_ECC=56'b01000100010010010101001101000001010000100100110001000101
	STRING_LENGTH=32'b00000000000000000000000001000010
   Generated name = lscc_ram_dp_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:189:8:189:15:@W:CG532:@XP_MSG">lscc_ram_dp.v(189)</a><!@TM:1581280960> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:183:30:183:41:@W:CG133:@XP_MSG">lscc_ram_dp.v(183)</a><!@TM:1581280960> | Object dataout_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:7:180:9:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:11:180:13:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:15:180:18:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:180:20:180:23:@W:CG133:@XP_MSG">lscc_ram_dp.v(180)</a><!@TM:1581280960> | Object i_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on lscc_ram_dp_Z3_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@N:CL134:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280960> | Found RAM mem, depth=256, width=32
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v:13:7:13:18:@N:CG364:@XP_MSG">dpram256x32.v(13)</a><!@TM:1581280960> | Synthesizing module dpram256x32 in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\radiant_mem\dpram256x32\rtl\dpram256x32.v:36:4:36:20:@W:CG781:@XP_MSG">dpram256x32.v(36)</a><!@TM:1581280960> | Input ben_i on instance lscc_ram_dp_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on dpram256x32 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:19:7:19:35:@N:CG364:@XP_MSG">ice40_himax_video_process_64.v(19)</a><!@TM:1581280960> | Synthesizing module ice40_himax_video_process_64 in library work.

	SUBPIX=32'b01001110010011110100111001000101
	BYTE_MODE=64'b0101010101001110010100110100100101000111010011100100010101000100
   Generated name = ice40_himax_video_process_64_NONE_UNSIGNED
Running optimization stage 1 on ice40_himax_video_process_64_NONE_UNSIGNED .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[6] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_l[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit sb_r[6] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_b[5] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[5] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Register bit vb_u[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:379:0:379:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(379)</a><!@TM:1581280960> | Register bit o_waddr[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:379:0:379:6:@N:CL189:@XP_MSG">ice40_himax_video_process_64.v(379)</a><!@TM:1581280960> | Register bit o_waddr[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:379:0:379:6:@W:CL279:@XP_MSG">ice40_himax_video_process_64.v(379)</a><!@TM:1581280960> | Pruning register bits 15 to 14 of o_waddr[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL260:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bit 9 of sb_l[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL279:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bits 6 to 0 of sb_l[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL279:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bits 6 to 0 of sb_r[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL279:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bits 5 to 0 of vb_b[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL260:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bit 8 of vb_u[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL279:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bits 5 to 0 of vb_u[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_addrgen_stg_0_SINGLE_SPRAM_UNSIGNED_5 .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_add .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_ram_dp_Z4_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_mle_ice40up_dpram4096x16 .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_addrgen_conv_0_4K_UNSIGNED .......
Running optimization stage 1 on compact_cnn_ipgen_bnn_ice40_gmux .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_multiplier_dsp_Z6_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_multiplier_Z5_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_mle_ice40up_mul16 .......
Running optimization stage 1 on compact_cnn_ipgen_ice40_mul16_reg_0 .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_mul_0_10 .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_scale_eu_0_10 .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_ram_dp_Z7_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_mle_ice40up_dpram256x16 .......
Running optimization stage 1 on compact_cnn_ipgen_bnn_ice40_max_pool_eu_0 .......
Running optimization stage 1 on MAC16 .......
Running optimization stage 1 on pmi_dsp_Z8_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_mle_ice40up_mul8_dual_UNSIGNED .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_fc_eu_0_UNSIGNED .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_cu_Z9_layer0 .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_mul_8b_dual_0_UNSIGNED .......
Running optimization stage 1 on compact_cnn_ipgen_cnn_ice40_conv_eu_8b_0_UNSIGNED .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_ml_ice40_cnn_0_SINGLE_SPRAM_4K_UNSIGNED_5 .......
Running optimization stage 1 on compact_cnn_ipgen_lscc_compact_cnn_accelerator_0_CNN_SINGLE_SPRAM_1s_4K_UNSIGNED_5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v:11:7:11:18:@N:CG364:@XP_MSG">compact_cnn.v(11)</a><!@TM:1581280960> | Synthesizing module compact_cnn in library work.
Running optimization stage 1 on compact_cnn .......
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:840:38:840:45:@W:CS263:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(840)</a><!@TM:1581280960> | Port-width mismatch for port i_waddr. The port definition is 17 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:135:14:135:19:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(135)</a><!@TM:1581280960> | Removing wire clk2x, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:162:21:162:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(162)</a><!@TM:1581280960> | Removing wire w_running, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:206:14:206:29:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(206)</a><!@TM:1581280960> | Removing wire w_lcd_init_done, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:207:14:207:27:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(207)</a><!@TM:1581280960> | Removing wire w_lcd_running, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:208:14:208:24:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(208)</a><!@TM:1581280960> | Removing wire w_lcd_mode, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:209:14:209:22:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(209)</a><!@TM:1581280960> | Removing wire w_pix_we, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:210:20:210:25:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(210)</a><!@TM:1581280960> | Removing wire w_pix, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:212:19:212:29:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(212)</a><!@TM:1581280960> | Removing wire w_osd_addr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:213:19:213:27:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(213)</a><!@TM:1581280960> | Removing wire w_osd_wr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:214:19:214:29:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(214)</a><!@TM:1581280960> | Removing wire w_osd_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:289:19:289:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(289)</a><!@TM:1581280960> | Removing wire w_config_00, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:290:19:290:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(290)</a><!@TM:1581280960> | Removing wire w_config_01, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:291:19:291:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(291)</a><!@TM:1581280960> | Removing wire w_config_02, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:292:19:292:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(292)</a><!@TM:1581280960> | Removing wire w_config_03, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:293:19:293:30:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(293)</a><!@TM:1581280960> | Removing wire w_config_04, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:306:14:306:25:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(306)</a><!@TM:1581280960> | Removing wire debug_o_sda, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:308:14:308:19:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(308)</a><!@TM:1581280960> | Removing wire w_we2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:309:19:309:27:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(309)</a><!@TM:1581280960> | Removing wire w_waddr2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:310:20:310:28:@W:CG360:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(310)</a><!@TM:1581280960> | Removing wire w_wdata2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:398:12:398:21:@W:CG133:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(398)</a><!@TM:1581280960> | Object debug_tgl is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:613:13:613:26:@W:CG133:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(613)</a><!@TM:1581280960> | Object r_lcd_running is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:1045:13:1045:20:@W:CG133:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(1045)</a><!@TM:1581280960> | Object obj_det is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on lsc_ml_ice40_himax_humandet_top .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:790:8:790:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(790)</a><!@TM:1581280960> | Pruning unused register r_det_filter. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:784:8:784:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(784)</a><!@TM:1581280960> | Pruning unused register r_det_histo[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class5[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class0[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class1[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class2[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class3[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:755:8:755:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(755)</a><!@TM:1581280960> | Pruning unused register r_class4[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:712:8:712:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(712)</a><!@TM:1581280960> | Pruning unused register r_rd_done_d[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:717:8:717:14:@W:CL208:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(717)</a><!@TM:1581280960> | All reachable assignments to bit 1 of r_frame_sel[2:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:517:16:517:22:@N:CL189:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(517)</a><!@TM:1581280960> | Register bit g_on_en_uart.frame_req_sel[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:517:16:517:22:@N:CL189:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(517)</a><!@TM:1581280960> | Register bit g_on_en_uart.frame_req_sel[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:517:16:517:22:@N:CL189:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(517)</a><!@TM:1581280960> | Register bit g_on_en_uart.frame_req_sel[2] is always 1.
Running optimization stage 2 on compact_cnn .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_mul_8b_dual_0_UNSIGNED .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_conv_eu_8b_0_UNSIGNED .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_ml_ice40_cnn_0_SINGLE_SPRAM_4K_UNSIGNED_5 .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_cu_Z9_layer0 .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   0101
   0110
   1000
   1001
   1011
   1101
   1110
   1111
Running optimization stage 2 on compact_cnn_ipgen_mle_ice40up_mul8_dual_UNSIGNED .......
Running optimization stage 2 on pmi_dsp_Z8_layer0 .......
Running optimization stage 2 on MAC16 .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_fc_eu_0_UNSIGNED .......
Running optimization stage 2 on compact_cnn_ipgen_mle_ice40up_dpram256x16 .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_ram_dp_Z7_layer0 .......
Running optimization stage 2 on compact_cnn_ipgen_bnn_ice40_max_pool_eu_0 .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_scale_eu_0_10 .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_mul_0_10 .......
Running optimization stage 2 on compact_cnn_ipgen_mle_ice40up_mul16 .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_multiplier_dsp_Z6_layer0 .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_multiplier_Z5_layer0 .......
Running optimization stage 2 on compact_cnn_ipgen_ice40_mul16_reg_0 .......
Running optimization stage 2 on compact_cnn_ipgen_bnn_ice40_gmux .......
Running optimization stage 2 on compact_cnn_ipgen_mle_ice40up_dpram4096x16 .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_ram_dp_Z4_layer0 .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_addrgen_conv_0_4K_UNSIGNED .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_add .......
Running optimization stage 2 on compact_cnn_ipgen_cnn_ice40_addrgen_stg_0_SINGLE_SPRAM_UNSIGNED_5 .......
Running optimization stage 2 on compact_cnn_ipgen_lscc_compact_cnn_accelerator_0_CNN_SINGLE_SPRAM_1s_4K_UNSIGNED_5 .......
Running optimization stage 2 on ice40_himax_video_process_64_NONE_UNSIGNED .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:CL260:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280960> | Pruning register bit 7 of vb_b[8:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_video_process_64.v:34:16:34:27:@N:CL159:@XP_MSG">ice40_himax_video_process_64.v(34)</a><!@TM:1581280960> | Input i_frame_req is unused.
Running optimization stage 2 on dpram256x32 .......
Running optimization stage 2 on lscc_ram_dp_Z3_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:152:34:152:39:@N:CL159:@XP_MSG">lscc_ram_dp.v(152)</a><!@TM:1581280960> | Input rst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:155:34:155:49:@N:CL159:@XP_MSG">lscc_ram_dp.v(155)</a><!@TM:1581280960> | Input rd_out_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:162:34:162:39:@N:CL159:@XP_MSG">lscc_ram_dp.v(162)</a><!@TM:1581280960> | Input ben_i is unused.
Running optimization stage 2 on spi_loader_tri_spram .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\spi_loader_tri_spram.v:101:4:101:10:@N:CL201:@XP_MSG">spi_loader_tri_spram.v(101)</a><!@TM:1581280960> | Trying to extract state machine for register cst.
Extracted state machine for register cst
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Running optimization stage 2 on SP256K .......
Running optimization stage 2 on spi_loader_wrap_TRI_SPRAM .......
Running optimization stage 2 on dpram512x8 .......
Running optimization stage 2 on lscc_ram_dp_Z2_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:152:34:152:39:@N:CL159:@XP_MSG">lscc_ram_dp.v(152)</a><!@TM:1581280960> | Input rst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:155:34:155:49:@N:CL159:@XP_MSG">lscc_ram_dp.v(155)</a><!@TM:1581280960> | Input rd_out_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:162:34:162:39:@N:CL159:@XP_MSG">lscc_ram_dp.v(162)</a><!@TM:1581280960> | Input ben_i is unused.
Running optimization stage 2 on lsc_uart_103_512_0 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@N:CL189:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Register bit tx_period_cnt[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@N:CL189:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Register bit rx_period_cnt[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@W:CL260:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Pruning register bit 15 of rx_period_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@W:CL260:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Pruning register bit 15 of tx_period_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@N:CL189:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Register bit tx_period_cnt[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@N:CL189:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Register bit rx_period_cnt[14] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@W:CL260:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Pruning register bit 14 of rx_period_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@W:CL260:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Pruning register bit 14 of tx_period_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@N:CL189:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Register bit tx_period_cnt[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@N:CL189:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Register bit rx_period_cnt[13] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@W:CL260:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Pruning register bit 13 of rx_period_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@W:CL260:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Pruning register bit 13 of tx_period_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@W:CL190:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Optimizing register bit tx_period_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@W:CL190:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Optimizing register bit rx_period_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:62:0:62:6:@W:CL260:@XP_MSG">lsc_uart.v(62)</a><!@TM:1581280960> | Pruning register bit 12 of tx_period_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_uart.v:304:0:304:6:@W:CL260:@XP_MSG">lsc_uart.v(304)</a><!@TM:1581280960> | Pruning register bit 12 of rx_period_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on HSOSC .......
Running optimization stage 2 on lsc_ml_ice40_himax_humandet_top .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:717:8:717:14:@W:CL260:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(717)</a><!@TM:1581280960> | Pruning register bit 2 of r_frame_sel[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:768:8:768:14:@W:CL260:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(768)</a><!@TM:1581280960> | Pruning register bit 5 of r_det_vec[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:768:8:768:14:@W:CL279:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(768)</a><!@TM:1581280960> | Pruning register bits 3 to 1 of r_det_vec[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:768:8:768:14:@W:CL257:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(768)</a><!@TM:1581280960> | Register bit 0 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:768:8:768:14:@W:CL169:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(768)</a><!@TM:1581280960> | Pruning unused register r_det_vec[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:290:19:290:30:@W:CL156:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(290)</a><!@TM:1581280960> | *Input w_config_01[0] to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:289:19:289:30:@W:CL156:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(289)</a><!@TM:1581280960> | *Input w_config_00[0] to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:37:24:37:33:@W:CL158:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(37)</a><!@TM:1581280960> | Inout debug_scl is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:38:24:38:33:@W:CL158:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(38)</a><!@TM:1581280960> | Inout debug_sda is unused</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:68:14:68:22:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(68)</a><!@TM:1581280960> | Input host_sck is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:69:14:69:22:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(69)</a><!@TM:1581280960> | Input host_ssn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:70:14:70:23:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(70)</a><!@TM:1581280960> | Input host_mosi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:74:14:74:21:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(74)</a><!@TM:1581280960> | Input i2s_dat is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:77:14:77:22:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(77)</a><!@TM:1581280960> | Input imu_intr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:78:14:78:25:@N:CL159:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(78)</a><!@TM:1581280960> | Input sensor_miso is unused.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:79:14:79:22:@W:CL158:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(79)</a><!@TM:1581280960> | Inout mem_sio2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:80:14:80:22:@W:CL158:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(80)</a><!@TM:1581280960> | Inout mem_sio3 is unused</font>
Running optimization stage 2 on RGB .......
Running optimization stage 2 on humandet_post .......
Running optimization stage 2 on rom_himax_cfg_324_dim .......
Running optimization stage 2 on lscc_ram_dq_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:150:29:150:34:@N:CL159:@XP_MSG">lscc_ram_dq.v(150)</a><!@TM:1581280960> | Input rst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:152:29:152:44:@N:CL159:@XP_MSG">lscc_ram_dq.v(152)</a><!@TM:1581280960> | Input rd_out_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:157:29:157:34:@N:CL159:@XP_MSG">lscc_ram_dq.v(157)</a><!@TM:1581280960> | Input ben_i is unused.
Running optimization stage 2 on lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_himax.v:60:0:60:6:@N:CL201:@XP_MSG">lsc_i2cm_himax.v(60)</a><!@TM:1581280960> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   111
Running optimization stage 2 on lsc_i2cm_16 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\common\lsc_i2cm_16.v:12:7:12:13:@N:CL159:@XP_MSG">lsc_i2cm_16.v(12)</a><!@TM:1581280960> | Input scl_in is unused.
Running optimization stage 2 on ice40_resetn .......
Running optimization stage 2 on FD1P3XZ .......
Running optimization stage 2 on ice40_himax_humandet_clkgen_0_0_0_1_2_3_7_6 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:6:16:6:27:@N:CL159:@XP_MSG">ice40_himax_humandet_clkgen.v(6)</a><!@TM:1581280960> | Input i_init_done is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:7:16:7:27:@N:CL159:@XP_MSG">ice40_himax_humandet_clkgen.v(7)</a><!@TM:1581280960> | Input i_cam_vsync is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:8:16:8:27:@N:CL159:@XP_MSG">ice40_himax_humandet_clkgen.v(8)</a><!@TM:1581280960> | Input i_load_done is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:9:16:9:24:@N:CL159:@XP_MSG">ice40_himax_humandet_clkgen.v(9)</a><!@TM:1581280960> | Input i_ml_rdy is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:10:16:10:25:@N:CL159:@XP_MSG">ice40_himax_humandet_clkgen.v(10)</a><!@TM:1581280960> | Input i_vid_rdy is unused.
Running optimization stage 2 on IOL_B .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 102MB peak: 115MB)


Process completed successfully.
# Sun Feb  9 12:42:40 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1581280960> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  9 12:42:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Sun Feb  9 12:42:40 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581280956>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Database state : C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\|impl_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1581280962> | Running in 64-bit mode 
File C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\ice40_himax_upduino2_humandet_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  9 12:42:42 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581280956>
# Sun Feb  9 12:42:42 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1581280963> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1581280963> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1_scck.rpt:@XP_FILE">ice40_himax_upduino2_humandet_impl_1_scck.rpt</a>
Printing clock  summary report in "C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1581280963> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1581280963> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1581280963> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1581280963> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1581280963> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1581280963> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v:279:0:279:6:@N:BN362:@XP_MSG">lsc_i2cm_16.v(279)</a><!@TM:1581280963> | Removing sequential instance rd_data[7:0] (in view: work.lsc_i2cm_16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:874:16:874:22:@N:BN362:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(874)</a><!@TM:1581280963> | Removing sequential instance g_use_ml_on\.r_rd_rdy_con (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:206:0:206:6:@N:BN362:@XP_MSG">ice40_himax_video_process_64.v(206)</a><!@TM:1581280963> | Removing sequential instance o_width[7:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:220:0:220:6:@N:BN362:@XP_MSG">ice40_himax_video_process_64.v(220)</a><!@TM:1581280963> | Removing sequential instance o_height[7:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   111 -> 100
Encoding state machine cst[7:0] (in view: work.spi_loader_tri_spram(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[11:0] (in view: work.compact_cnn_ipgen_cnn_ice40_cu_Z9_layer0(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0100 -> 000000001000
   0101 -> 000000010000
   0110 -> 000000100000
   1000 -> 000001000000
   1001 -> 000010000000
   1011 -> 000100000000
   1101 -> 001000000000
   1110 -> 010000000000
   1111 -> 100000000000
syn_allowed_resources : blockrams=30  set on top level netlist lsc_ml_ice40_himax_humandet_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                      Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                     362.3 MHz     2.760         system       system_clkgroup           0    
                                                                                                                                             
0 -       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     97.9 MHz      10.210        inferred     Autoconstr_clkgroup_0     2375 
                                                                                                                                             
0 -       lsc_ml_ice40_himax_humandet_top|cam_pclk                   104.7 MHz     9.549         inferred     Autoconstr_clkgroup_1     180  
=============================================================================================================================================



Clock Load Summary
***********************

                                                           Clock     Source                            Clock Pin                                                     Non-clock Pin     Non-clock Pin     
Clock                                                      Load      Pin                               Seq Example                                                   Seq Example       Comb Example      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     0         -                                 -                                                             -                 -                 
                                                                                                                                                                                                         
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     2375      genblk1\.u_hfosc.CLKHF(HSOSC)     r_result_en_d.C                                               -                 cam_mclk.I[0](and)
                                                                                                                                                                                                         
lsc_ml_ice40_himax_humandet_top|cam_pclk                   180       cam_pclk(port)                    genblk5\.u_ice40_himax_video_process_64.cam_data_d[3:0].C     -                 -                 
=========================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:240:0:240:6:@W:MT530:@XP_MSG">ice40_himax_humandet_clkgen.v(240)</a><!@TM:1581280963> | Found inferred clock lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock which controls 2375 sequential elements including u_ice40_humandet_clkgen.o_init. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@W:MT530:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280963> | Found inferred clock lsc_ml_ice40_himax_humandet_top|cam_pclk which controls 180 sequential elements including genblk5\.u_ice40_himax_video_process_64.u_ram256x32_accu0.lscc_ram_dp_inst.mem[30:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport8></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 127 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2410 clock pin(s) of sequential element(s)
0 instances converted, 2410 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ===============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                      
-----------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\ice40_himax_upduino2_humandet_impl_1_prem.srm@|S:cam_pclk@|E:genblk5\.u_ice40_himax_video_process_64.ro_waddr[7:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       cam_pclk            Unconstrained_port     127        genblk5\.u_ice40_himax_video_process_64.ro_waddr[7:0]
=============================================================================================================================
========================================================================= Gated/Generated Clocks =========================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance                    Explanation                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\ice40_himax_upduino2_humandet_impl_1_prem.srm@|S:genblk1\.u_hfosc.CLKHF@|E:u_ice40_humandet_clkgen.o_init@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       genblk1\.u_hfosc.CLKHF     HSOSC                  2410                   u_ice40_humandet_clkgen.o_init     Gated/generated clock conversion not enabled
==========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1581280963> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1581280963> | Writing default property annotation file C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 148MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 148MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb  9 12:42:43 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581280956>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581280956>
# Sun Feb  9 12:42:43 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1
<a name=mapperReport9></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1581280984> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1581280984> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1581280984> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1581280984> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1581280984> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v:36:0:36:6:@W:BN132:@XP_MSG">lsc_i2cm_16.v(36)</a><!@TM:1581280984> | Removing sequential instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[5] because it is equivalent to instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_humandet_clkgen.v:240:0:240:6:@W:BN132:@XP_MSG">ice40_himax_humandet_clkgen.v(240)</a><!@TM:1581280984> | Removing sequential instance u_ice40_humandet_clkgen.o_init because it is equivalent to instance r_frame_sel[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:BN132:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280984> | Removing sequential instance genblk5.u_ice40_himax_video_process_64.block_size because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1581280984> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@W:FX107:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | RAM genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX702:@XP_HELP">FX702</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX702:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Found startup values on RAM instance genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog)).
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_0 = 256'h0x00C03050000A304700003045000A304400081007000810030000010000000103.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_1 = 256'h0x001F30580029305700F8305600F7305500033054000030530050305200423051.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_2 = 256'h0x00011006007F03500032100200401001004310000004306500003064001E3059.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_3 = 256'h0x0000200300072000000010120040100C0090100B0060100A00A0100900001008.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_4 = 256'h0x0000201300B820100000200F007A200C0000200B0058200800002007001C2004.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_5 = 256'h0x0033210800A42106000321050007210400002100009B20180000201700582014.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_6 = 256'h0x000C034000032150001721120001211100E921100000210F0080210B0000210A.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_7 = 256'h0x00423059000003900000038700000383000030100078034300010342005C0341.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_8 = 256'h0x00013067002030610000020F0040210200802101000501000000010100513060.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX276:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Initial value mem_0_0.INITVAL_9 = 256'h0x0000000000000000000000000000000000000000000000000030020500000104.
@N:<a href="@N:FX702:@XP_HELP">FX702</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dq\rtl\lscc_ram_dq.v:346:8:346:14:@N:FX702:@XP_MSG">lscc_ram_dq.v(346)</a><!@TM:1581280984> | Found startup values on RAM instance genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0]
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_himax.v:88:0:88:6:@N:MO231:@XP_MSG">lsc_i2cm_himax.v(88)</a><!@TM:1581280984> | Found counter in view:work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog) instance i2c_cnt[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v:63:0:63:6:@N:MO231:@XP_MSG">lsc_i2cm_16.v(63)</a><!@TM:1581280984> | Found counter in view:work.lsc_i2cm_16(verilog) instance main_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v:46:0:46:6:@N:MO231:@XP_MSG">lsc_i2cm_16.v(46)</a><!@TM:1581280984> | Found counter in view:work.lsc_i2cm_16(verilog) instance interval_cnt[5:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:284:0:284:6:@N:BN362:@XP_MSG">lsc_uart.v(284)</a><!@TM:1581280984> | Removing sequential instance o_dout[3] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:284:0:284:6:@N:BN362:@XP_MSG">lsc_uart.v(284)</a><!@TM:1581280984> | Removing sequential instance o_dout[4] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:284:0:284:6:@N:BN362:@XP_MSG">lsc_uart.v(284)</a><!@TM:1581280984> | Removing sequential instance o_dout[5] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:284:0:284:6:@N:BN362:@XP_MSG">lsc_uart.v(284)</a><!@TM:1581280984> | Removing sequential instance o_dout[6] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:284:0:284:6:@N:BN362:@XP_MSG">lsc_uart.v(284)</a><!@TM:1581280984> | Removing sequential instance o_dout[7] (in view: work.lsc_uart_103_512_0(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@W:FX107:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280984> | RAM genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem[7:0] (in view: work.lsc_uart_103_512_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:87:0:87:6:@N:MO231:@XP_MSG">lsc_uart.v(87)</a><!@TM:1581280984> | Found counter in view:work.lsc_uart_103_512_0(verilog) instance fifo_raddr[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1581280984> | Found 9 by 9 bit equality operator ('==') fifo_full (in view: work.lsc_uart_103_512_0(verilog)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:132:12:132:45:@N:MF179:@XP_MSG">lsc_uart.v(132)</a><!@TM:1581280984> | Found 12 by 12 bit equality operator ('==') un1_fifo_raddr_clk (in view: work.lsc_uart_103_512_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:141:19:141:75:@N:MF179:@XP_MSG">lsc_uart.v(141)</a><!@TM:1581280984> | Found 9 by 9 bit equality operator ('==') r_fifo_empty_2 (in view: work.lsc_uart_103_512_0(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\spi_loader_tri_spram.v:215:4:215:10:@N:MO231:@XP_MSG">spi_loader_tri_spram.v(215)</a><!@TM:1581280984> | Found counter in view:work.spi_loader_tri_spram(verilog) instance wd_cnt[15:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[24] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[24] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[25] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[25] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[26] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[26] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[27] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[27] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[28] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[28] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[29] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[29] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[30] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[30] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_accu0.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[31] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:BN132:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280984> | Removing sequential instance genblk5.u_ice40_himax_video_process_64.vb_u[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@W:FX107:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280984> | RAM u_ram256x32_ro.lscc_ram_dp_inst.mem[23:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:196:8:196:14:@W:FX107:@XP_MSG">lscc_ram_dp.v(196)</a><!@TM:1581280984> | RAM u_ram256x32_accu0.lscc_ram_dp_inst.mem[30:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[23] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[23] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[22] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[22] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[21] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[21] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[20] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[20] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[19] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[19] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[18] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[18] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[17] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[17] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[16] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[16] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[15] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[15] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[14] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[14] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[13] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[13] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[12] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[12] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[11] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[11] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[10] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[10] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[9] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[9] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[8] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[8] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[7] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[7] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[6] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[6] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[5] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[5] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[4] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[4] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[3] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[3] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[2] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[2] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[1] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[1] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@N:BN362:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Removing sequential instance u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\radiant\1.1\ip\pmi\..\common\ram_dp\rtl\lscc_ram_dp.v:200:8:200:14:@A:BN291:@XP_MSG">lscc_ram_dp.v(200)</a><!@TM:1581280984> | Boundary register u_ram256x32_ro.lscc_ram_dp_inst.genblk1\.dataout_reg_buffer[0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:320:0:320:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(320)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance ro_waddr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:236:0:236:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(236)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance rbcnt[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:452:0:452:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(452)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr10[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:442:0:442:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(442)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr01[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:432:0:432:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(432)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance r_waddr00[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:391:0:391:6:@N:MO231:@XP_MSG">ice40_himax_video_process_64.v(391)</a><!@TM:1581280984> | Found counter in view:work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog) instance ro_raddr[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:BN132:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280984> | Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[8] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@W:BN132:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280984> | Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1581280984> | RAM u_ram256x32_ro.lscc_ram_dp_inst.mem[23:0] required 24 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1581280984> | RAM g_scratch_4k\.u_dpram4096x16.lscc_ram_dp_inst.mem[15:0] required 73 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1581280984> | RAM genblk3\.u_sbram_d2.lscc_ram_dp_inst.mem[31:0] required 147 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 152MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_himax.v:42:0:42:6:@W:BN132:@XP_MSG">lsc_i2cm_himax.v(42)</a><!@TM:1581280984> | Removing instance u_lsc_i2cm_himax.init_d[0] because it is equivalent to instance genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.r_init. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 165MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 169MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 169MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 169MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 164MB peak: 169MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 165MB peak: 169MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 177MB peak: 180MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		   -10.23ns		3047 /      2381
   2		0h:00m:11s		   -10.23ns		2975 /      2381
   3		0h:00m:12s		    -7.46ns		2975 /      2381
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:236:0:236:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(236)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[1] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:236:0:236:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(236)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:236:0:236:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(236)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[5] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:236:0:236:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(236)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.rbcnt[4] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 19 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[1] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 18 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[2] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   4		0h:00m:13s		    -5.52ns		3035 /      2389
   5		0h:00m:13s		    -4.68ns		3040 /      2389
   6		0h:00m:13s		    -4.68ns		3040 /      2389
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[3] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[4] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[5] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_uart.v:148:0:148:6:@N:FX271:@XP_MSG">lsc_uart.v(148)</a><!@TM:1581280984> | Replicating instance g_on_en_uart\.u_lsc_uart.fifo_waddr[6] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:126:0:126:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(126)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.sb_r[9] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 33 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v:118:0:118:6:@N:FX271:@XP_MSG">ice40_himax_video_process_64.v(118)</a><!@TM:1581280984> | Replicating instance genblk5\.u_ice40_himax_video_process_64.pcnt[0] (in view: work.lsc_ml_ice40_himax_humandet_top(verilog)) with 41 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication


   7		0h:00m:13s		    -4.68ns		3044 /      2397

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 184MB peak: 186MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 185MB peak: 186MB)


Start Writing Netlists (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 146MB peak: 187MB)

Writing Analyst data base C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\synwork\ice40_himax_upduino2_humandet_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 178MB peak: 187MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 174MB peak: 187MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:1060:12:1060:22:@W:MT246:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(1060)</a><!@TM:1581280984> | Blackbox RGB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:340:45:340:52:@W:MT246:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(340)</a><!@TM:1581280984> | Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v:270:14:270:25:@W:MT246:@XP_MSG">lsc_ml_ice40_himax_humandet_top.v(270)</a><!@TM:1581280984> | Blackbox IOL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v:922:32:922:44:@W:MT246:@XP_MSG">compact_cnn.v(922)</a><!@TM:1581280984> | Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v:4896:43:4896:58:@W:MT246:@XP_MSG">compact_cnn.v(4896)</a><!@TM:1581280984> | Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\ice40_resetn.v:56:8:56:19:@W:MT246:@XP_MSG">ice40_resetn.v(56)</a><!@TM:1581280984> | Blackbox FD1P3XZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1581280984> | Found inferred clock lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock with period 10.92ns. Please declare a user-defined clock on net clk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1581280984> | Found inferred clock lsc_ml_ice40_himax_humandet_top|cam_pclk with period 6.91ns. Please declare a user-defined clock on port cam_pclk.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Sun Feb  9 12:43:03 2020</a>
#


Top view:               lsc_ml_ice40_himax_humandet_top
Requested Frequency:    91.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1581280984> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1581280984> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -2.803

                                                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                             Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
lsc_ml_ice40_himax_humandet_top|cam_pclk                   144.7 MHz     NA            6.912         NA            NA         inferred     Autoconstr_clkgroup_1
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     91.6 MHz      77.8 MHz      10.921        12.848        -1.927     inferred     Autoconstr_clkgroup_0
System                                                     111.8 MHz     95.0 MHz      8.945         10.524        -1.579     system       system_clkgroup      
================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                Ending                                                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                  System                                                  |  8.945       -1.579  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                  lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  |  10.921      0.313   |  No paths    -      |  No paths    -      |  No paths    -    
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  System                                                  |  10.921      -2.803  |  No paths    -      |  No paths    -      |  No paths    -    
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock  |  10.921      -1.927  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                  Starting                                                                                              Arrival           
Instance                                                                                                          Reference                                                  Type        Pin     Net                    Time        Slack 
                                                                                                                  Clock                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[2]       0.796       -2.803
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[0]       0.796       -2.772
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[0]     0.796       -2.731
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[1]                                                                        lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_full_i_A[1]       0.796       -2.700
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[1]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[1]     0.796       -2.700
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[2]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[2]     0.796       -2.607
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[3]                                                                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       fifo_waddr_fast[3]     0.796       -2.483
u_lsc_i2cm_himax.u_lsc_i2cm.main_cnt[1]                                                                           lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       main_cnt[1]            0.796       -1.927
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.param1[23]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       param1[23]             0.796       -1.855
u_lsc_i2cm_himax.u_lsc_i2cm.main_cnt[7]                                                                           lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     Q       main_cnt[7]            0.796       -1.855
==========================================================================================================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                         Starting                                                                                                Required           
Instance                                                                                                                 Reference                                                  Type        Pin     Net                      Time         Slack 
                                                                                                                         Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       CEW     fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       CEW     fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       WE      fifo_we                  10.921       -2.803
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0                                              lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     PDP4K       WE      fifo_we                  10.921       -2.803
u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out                                                                                    lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3BZ     D       r_sda_out_71             10.766       -1.927
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.o_addr[14]            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       o_addr_5[14]             10.766       -1.855
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_stg.saturation            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       un3_saturation_i         10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_conv.wr_period_cnt[6]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3IZ     D       wr_period_cnt_RNO[6]     10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_addrgen_conv.wr_period_cnt[7]     lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3IZ     D       wr_period_cnt_RNO[7]     10.766       -1.762
g_use_ml_on\.II_0.lscc_compact_cnn_accelerator_inst.g_on_use_cnn\.u_lsc_ml.u_cnn_ice40_cu.state[1]                       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     FD1P3DZ     D       state_ns_0_i[1]          10.766       -1.710
====================================================================================================================================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1.srr:srsfC:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1.srs:fp:254729:256874:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.803

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[2]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.089       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     7.049       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.420       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     9.009       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.724      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.724 is 3.297(24.0%) logic and 10.427(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.803

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / WE
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[2]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[2]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.089       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     7.049       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.420       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     9.009       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       WE       In      -         13.724      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.724 is 3.297(24.0%) logic and 10.427(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.772

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[0]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_NE_0_0_0                                                              Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        Z        Out     0.661     5.089       -         
g2_1_0                                                                          Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        C        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.558     7.018       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.389       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.978       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.693      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.693 is 3.266(23.9%) logic and 10.427(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.772

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / WE
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat[0]                                      FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_full_i_A[0]                                                                Net         -        -       1.599     -           4         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        A        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIQHQ41[0]                             LUT4        Z        Out     0.661     3.056       -         
fifo_full_NE_0_0_0                                                              Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        A        In      -         4.427       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI7B1D2[3]                             LUT4        Z        Out     0.661     5.089       -         
g2_1_0                                                                          Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        C        In      -         6.460       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.558     7.018       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.389       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.978       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       WE       In      -         13.693      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.693 is 3.266(23.9%) logic and 10.427(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.921
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.921

    - Propagation time:                      13.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.731

    Number of logic level(s):                4
    Starting point:                          g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0] / Q
    Ending point:                            g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0 / CEW
    The start point is clocked by            lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
g_on_en_uart\.u_lsc_uart.fifo_waddr_fast[0]                                     FD1P3DZ     Q        Out     0.796     0.796       -         
fifo_waddr_fast[0]                                                              Net         -        -       1.599     -           7         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        B        In      -         2.395       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNIFLI31[2]                             LUT4        Z        Out     0.589     2.984       -         
fifo_full_2_0                                                                   Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        A        In      -         4.355       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI88CK2[4]                             LUT4        Z        Out     0.661     5.017       -         
g2_0                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        B        In      -         6.388       -         
g_on_en_uart\.u_lsc_uart.fifo_raddr_lat_RNI8CRM6[3]                             LUT4        Z        Out     0.589     6.977       -         
g2_4                                                                            Net         -        -       1.371     -           1         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        B        In      -         8.348       -         
g_on_en_uart\.u_lsc_uart.fifo_waddr_RNIMSHRC[1]                                 LUT4        Z        Out     0.589     8.937       -         
fifo_we                                                                         Net         -        -       4.715     -           2         
g_on_en_uart\.u_lsc_uart.genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem_mem_0_0     PDP4K       CEW      In      -         13.652      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 13.652 is 3.225(23.6%) logic and 10.427(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                                          Starting                                            Arrival           
Instance                                                  Reference     Type        Pin     Net               Time        Slack 
                                                          Clock                                                                 
--------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]           System        FD1P3IZ     Q       lcnt[0]           0.796       -1.579
genblk5\.u_ice40_himax_video_process_64.pcnt[1]           System        FD1P3IZ     Q       pcnt[1]           0.796       -1.506
genblk5\.u_ice40_himax_video_process_64.bpcnt[1]          System        FD1P3DZ     Q       bpcnt[1]          0.796       -0.859
genblk5\.u_ice40_himax_video_process_64.bpcnt[0]          System        FD1P3DZ     Q       bpcnt[0]          0.796       -0.786
genblk5\.u_ice40_himax_video_process_64.rbcnt[0]          System        FD1P3DZ     Q       rbcnt[0]          0.796       -0.786
genblk5\.u_ice40_himax_video_process_64.rbcnt_fast[0]     System        FD1P3DZ     Q       rbcnt_fast[0]     0.796       -0.765
genblk5\.u_ice40_himax_video_process_64.lcnt[1]           System        FD1P3IZ     Q       lcnt[1]           0.796       -0.755
genblk5\.u_ice40_himax_video_process_64.rbcnt_fast[1]     System        FD1P3DZ     Q       rbcnt_fast[1]     0.796       -0.755
genblk5\.u_ice40_himax_video_process_64.pcnt_fast[0]      System        FD1P3IZ     Q       pcnt_fast[0]      0.796       -0.714
genblk5\.u_ice40_himax_video_process_64.rbcnt[1]          System        FD1P3DZ     Q       rbcnt[1]          0.796       -0.714
================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                                                       Starting                                           Required           
Instance                                               Reference     Type        Pin     Net              Time         Slack 
                                                       Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.b_accu[9]      System        FD1P3DZ     D       b_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.g_accu[9]      System        FD1P3DZ     D       g_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.g_accu[10]     System        FD1P3DZ     D       g_accu_4[10]     8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.r_accu[9]      System        FD1P3DZ     D       r_accu_4[9]      8.790        -1.579
genblk5\.u_ice40_himax_video_process_64.b_accu[7]      System        FD1P3DZ     D       b_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.b_accu[8]      System        FD1P3DZ     D       b_accu_4[8]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.g_accu[7]      System        FD1P3DZ     D       g_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.g_accu[8]      System        FD1P3DZ     D       g_accu_4[8]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.r_accu[7]      System        FD1P3DZ     D       r_accu_4[7]      8.790        -1.287
genblk5\.u_ice40_himax_video_process_64.r_accu[8]      System        FD1P3DZ     D       r_accu_4[8]      8.790        -1.287
=============================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1.srr:srsfC:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1.srs:fp:278254:282304:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.r_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        Z        Out     0.661     3.056       -         
N_35_0                                                                  Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_r_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_r_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_r_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_r_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_r_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_r_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      S0       Out     0.477     8.011       -         
un10_r_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        Z        Out     0.465     8.862       -         
r_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu[9]                       FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[10] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.661     3.056       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S1       Out     0.477     8.011       -         
un10_g_accu[10]                                                         Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        Z        Out     0.465     8.862       -         
g_accu_4[10]                                                            Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[10]                      FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.369
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.lcnt[0] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.lcnt[0]                         FD1P3IZ     Q        Out     0.796     0.796       -         
lcnt[0]                                                                 Net         -        -       1.599     -           9         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        A        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.661     3.056       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.427       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.089       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.994       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.352       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.366       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.644       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.658       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.936       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.950       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.228       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.242       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.520       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.534       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S0       Out     0.477     8.011       -         
un10_g_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[9]                   LUT4        D        In      -         8.397       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[9]                   LUT4        Z        Out     0.465     8.862       -         
g_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[9]                       FD1P3DZ     D        In      -         10.369      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.686(44.5%) logic and 5.838(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.506

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.pcnt[1] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.r_accu[9] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.pcnt[1]                         FD1P3IZ     Q        Out     0.796     0.796       -         
pcnt[1]                                                                 Net         -        -       1.599     -           5         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        B        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78[1]                 LUT4        Z        Out     0.589     2.984       -         
N_35_0                                                                  Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.355       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.017       -         
un10_r_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.922       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.280       -         
un10_r_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.294       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.572       -         
un10_r_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.586       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.864       -         
un10_r_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.878       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.156       -         
un10_r_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.170       -         
genblk5\.u_ice40_himax_video_process_64.un10_r_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.448       -         
un10_r_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      CIN      In      -         7.462       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO_0[9]                 CCU2_B      S0       Out     0.477     7.939       -         
un10_r_accu[9]                                                          Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        D        In      -         8.325       -         
genblk5\.u_ice40_himax_video_process_64.r_accu_RNO[9]                   LUT4        Z        Out     0.465     8.790       -         
r_accu_4[9]                                                             Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.r_accu[9]                       FD1P3DZ     D        In      -         10.297      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.452 is 4.614(44.1%) logic and 5.838(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.945
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         8.790

    - Propagation time:                      10.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.506

    Number of logic level(s):                9
    Starting point:                          genblk5\.u_ice40_himax_video_process_64.pcnt[1] / Q
    Ending point:                            genblk5\.u_ice40_himax_video_process_64.g_accu[10] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
genblk5\.u_ice40_himax_video_process_64.pcnt[1]                         FD1P3IZ     Q        Out     0.796     0.796       -         
pcnt[1]                                                                 Net         -        -       1.599     -           5         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        B        In      -         2.395       -         
genblk5\.u_ice40_himax_video_process_64.pcnt_RNINS78_0[1]               LUT4        Z        Out     0.589     2.984       -         
N_82                                                                    Net         -        -       1.371     -           8         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        A        In      -         4.355       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     5.017       -         
un10_g_accu_cry_0_0_c_0_RNO                                             Net         -        -       0.905     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      C1       In      -         5.922       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     6.280       -         
un10_g_accu_cry_0                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      CIN      In      -         6.294       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     6.572       -         
un10_g_accu_cry_2                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      CIN      In      -         6.586       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     6.864       -         
un10_g_accu_cry_4                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      CIN      In      -         6.878       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     7.156       -         
un10_g_accu_cry_6                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      CIN      In      -         7.170       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     7.448       -         
un10_g_accu_cry_8                                                       Net         -        -       0.014     -           1         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      CIN      In      -         7.462       -         
genblk5\.u_ice40_himax_video_process_64.un10_g_accu_cry_9_c_0           CCU2_B      S1       Out     0.477     7.939       -         
un10_g_accu[10]                                                         Net         -        -       0.386     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        D        In      -         8.325       -         
genblk5\.u_ice40_himax_video_process_64.g_accu_RNO[10]                  LUT4        Z        Out     0.465     8.790       -         
g_accu_4[10]                                                            Net         -        -       1.507     -           1         
genblk5\.u_ice40_himax_video_process_64.g_accu[10]                      FD1P3DZ     D        In      -         10.297      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.452 is 4.614(44.1%) logic and 5.838(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 175MB peak: 187MB)

---------------------------------------
<a name=resourceUsage23></a>Resource Usage Report for lsc_ml_ice40_himax_humandet_top </a>

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          558 uses
FD1P3BZ         15 uses
FD1P3DZ         1456 uses
FD1P3IZ         915 uses
FD1P3JZ         11 uses
FD1P3XZ         9 uses
GND             23 uses
HSOSC           1 use
INV             76 uses
IOL_B           6 uses
PDP4K           25 uses
RGB             1 use
SP256K          4 uses
VCC             23 uses
MAC16           7 uses
LUT4            2165 uses

I/O ports: 36
I/O primitives: 23
BB_B           1 use
IB             9 uses
OB             11 uses
OBZ_B          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   2397 of 5280 (45%)

RAM/ROM usage summary
Block Rams : 25 of 30 (83%)

Total load per clock:
   lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock: 2368
   lsc_ml_ice40_himax_humandet_top|cam_pclk: 1

@S |Mapping Summary:
Total  LUTs: 2165 (41%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2165 = 2165 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 41MB peak: 187MB)

Process took 0h:00m:20s realtime, 0h:00m:19s cputime
# Sun Feb  9 12:43:04 2020

###########################################################]

</pre></samp></body></html>
