// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _minver_hwa_HH_
#define _minver_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "aesl_mux_load_4_4_x_s.h"
#include "minver_hwa_fsub_3ncg.h"
#include "minver_hwa_fmul_3ocq.h"
#include "minver_hwa_fdiv_3pcA.h"
#include "minver_hwa_fpext_qcK.h"
#include "minver_hwa_fcmp_3rcU.h"
#include "minver_hwa_dcmp_6sc4.h"
#include "minver_hwa_work.h"

namespace ap_rtl {

struct minver_hwa : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const4;


    // Module declarations
    minver_hwa(sc_module_name name);
    SC_HAS_PROCESS(minver_hwa);

    ~minver_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    minver_hwa_work* work_U;
    aesl_mux_load_4_4_x_s* grp_aesl_mux_load_4_4_x_s_fu_414;
    minver_hwa_fsub_3ncg<1,5,32,32,32>* minver_hwa_fsub_3ncg_U3;
    minver_hwa_fmul_3ocq<1,4,32,32,32>* minver_hwa_fmul_3ocq_U4;
    minver_hwa_fdiv_3pcA<1,16,32,32,32>* minver_hwa_fdiv_3pcA_U5;
    minver_hwa_fpext_qcK<1,1,32,64>* minver_hwa_fpext_qcK_U6;
    minver_hwa_fcmp_3rcU<1,1,32,32,1>* minver_hwa_fcmp_3rcU_U7;
    minver_hwa_fcmp_3rcU<1,1,32,32,1>* minver_hwa_fcmp_3rcU_U8;
    minver_hwa_dcmp_6sc4<1,1,64,64,1>* minver_hwa_dcmp_6sc4_U9;
    sc_signal< sc_lv<90> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > wmax_reg_346;
    sc_signal< sc_lv<32> > r_1_reg_358;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter1_r_1_reg_358;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter2_r_1_reg_358;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter3_r_1_reg_358;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter4_r_1_reg_358;
    sc_signal< sc_lv<3> > j_reg_368;
    sc_signal< sc_lv<3> > i_2_reg_379;
    sc_signal< sc_lv<3> > i_3_reg_390;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_ap_return;
    sc_signal< sc_lv<32> > reg_471;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > exitcond6_reg_1079;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter1_exitcond6_reg_1079;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<3> > work_q0;
    sc_signal< sc_lv<3> > reg_477;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<3> > work_q1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > reg_484;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond5_reg_1183;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > exitcond4_reg_1217;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<1> > exitcond3_reg_1247;
    sc_signal< sc_lv<1> > tmp_14_reg_1256;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage3;
    sc_signal< sc_lv<1> > tmp_8_reg_1368;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage13;
    sc_signal< sc_lv<32> > reg_494;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage17;
    sc_signal< sc_lv<32> > grp_fu_429_p2;
    sc_signal< sc_lv<32> > reg_502;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage12;
    sc_signal< sc_lv<1> > tmp_58_reg_1260;
    sc_signal< sc_lv<1> > tmp_27_reg_1231;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage13;
    sc_signal< sc_lv<1> > tmp_20_1_reg_1235;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage14;
    sc_signal< sc_lv<1> > tmp_20_2_reg_1239;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage15;
    sc_signal< sc_lv<1> > tmp_20_3_reg_1243;
    sc_signal< sc_lv<3> > i_1_fu_516_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_2_fu_532_p3;
    sc_signal< sc_lv<1> > tmp_2_reg_1045;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > k_fu_540_p2;
    sc_signal< sc_lv<3> > k_reg_1049;
    sc_signal< sc_lv<32> > i_5_cast6_fu_546_p1;
    sc_signal< sc_lv<32> > i_5_cast6_reg_1054;
    sc_signal< sc_lv<64> > tmp_3_fu_550_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_1061;
    sc_signal< sc_lv<2> > tmp_9_fu_554_p1;
    sc_signal< sc_lv<2> > tmp_9_reg_1074;
    sc_signal< sc_lv<1> > exitcond6_fu_558_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter2_exitcond6_reg_1079;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter3_exitcond6_reg_1079;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter4_exitcond6_reg_1079;
    sc_signal< sc_lv<32> > i_6_fu_564_p2;
    sc_signal< sc_lv<32> > i_6_reg_1083;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > w_3_fu_622_p3;
    sc_signal< sc_lv<32> > w_3_reg_1088;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter4_w_3_reg_1088;
    sc_signal< sc_lv<1> > tmp_53_fu_707_p2;
    sc_signal< sc_lv<1> > tmp_53_reg_1095;
    sc_signal< sc_lv<32> > wmax_1_fu_713_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<32> > r_load_reg_1106;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > api_fu_783_p3;
    sc_signal< sc_lv<32> > api_reg_1113;
    sc_signal< sc_lv<1> > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > tmp_5_fu_448_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1118;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > tmp_1_fu_840_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > tmp_39_fu_834_p2;
    sc_signal< sc_lv<9> > work_addr_3_reg_1131;
    sc_signal< sc_lv<9> > work_addr_4_reg_1137;
    sc_signal< sc_lv<2> > a_0_addr_2_reg_1143;
    sc_signal< sc_lv<2> > a_1_addr_2_reg_1148;
    sc_signal< sc_lv<2> > a_2_addr_2_reg_1153;
    sc_signal< sc_lv<2> > a_3_addr_2_reg_1158;
    sc_signal< sc_lv<2> > a_0_addr_1_reg_1163;
    sc_signal< sc_lv<1> > ap_CS_fsm_state17;
    sc_signal< sc_lv<2> > a_1_addr_1_reg_1168;
    sc_signal< sc_lv<2> > a_2_addr_1_reg_1173;
    sc_signal< sc_lv<2> > a_3_addr_1_reg_1178;
    sc_signal< sc_lv<1> > exitcond5_fu_844_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<3> > j_1_fu_850_p2;
    sc_signal< sc_lv<3> > j_1_reg_1187;
    sc_signal< sc_lv<2> > tmp_61_fu_856_p1;
    sc_signal< sc_lv<2> > tmp_61_reg_1192;
    sc_signal< sc_lv<2> > a_0_addr_3_reg_1197;
    sc_signal< sc_lv<1> > ap_CS_fsm_state25;
    sc_signal< sc_lv<2> > a_1_addr_3_reg_1202;
    sc_signal< sc_lv<2> > a_2_addr_3_reg_1207;
    sc_signal< sc_lv<2> > a_3_addr_3_reg_1212;
    sc_signal< sc_lv<1> > exitcond4_fu_860_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<3> > i_8_fu_866_p2;
    sc_signal< sc_lv<3> > i_8_reg_1221;
    sc_signal< sc_lv<2> > tmp_62_fu_872_p1;
    sc_signal< sc_lv<2> > tmp_62_reg_1226;
    sc_signal< sc_lv<1> > tmp_27_fu_876_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > tmp_20_1_fu_882_p2;
    sc_signal< sc_lv<1> > tmp_20_2_fu_888_p2;
    sc_signal< sc_lv<1> > tmp_20_3_fu_894_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_900_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_lv<3> > i_9_fu_906_p2;
    sc_signal< sc_lv<3> > i_9_reg_1251;
    sc_signal< sc_lv<1> > tmp_14_fu_912_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_959_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_971_p1;
    sc_signal< sc_lv<2> > a_0_addr_4_reg_1269;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage4;
    sc_signal< sc_lv<2> > a_1_addr_4_reg_1274;
    sc_signal< sc_lv<2> > a_2_addr_4_reg_1279;
    sc_signal< sc_lv<2> > a_3_addr_4_reg_1284;
    sc_signal< sc_lv<32> > a_1_load_reg_1294;
    sc_signal< sc_lv<32> > a_2_load_reg_1299;
    sc_signal< sc_lv<32> > a_3_load_reg_1304;
    sc_signal< sc_lv<32> > a_0_load_1_reg_1309;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage5;
    sc_signal< sc_lv<32> > a_1_load_1_reg_1314;
    sc_signal< sc_lv<32> > a_2_load_1_reg_1319;
    sc_signal< sc_lv<32> > a_3_load_1_reg_1324;
    sc_signal< sc_lv<32> > grp_fu_433_p2;
    sc_signal< sc_lv<32> > tmp_32_reg_1329;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage7;
    sc_signal< sc_lv<32> > tmp_22_1_reg_1334;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage8;
    sc_signal< sc_lv<32> > tmp_22_2_reg_1339;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage9;
    sc_signal< sc_lv<32> > tmp_22_3_reg_1344;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage10;
    sc_signal< sc_lv<3> > i_7_fu_990_p2;
    sc_signal< sc_lv<3> > i_7_reg_1352;
    sc_signal< sc_lv<1> > ap_CS_fsm_state79;
    sc_signal< sc_lv<9> > work_addr_1_reg_1357;
    sc_signal< sc_lv<1> > exitcond1_fu_984_p2;
    sc_signal< sc_lv<2> > tmp_36_fu_1001_p1;
    sc_signal< sc_lv<2> > tmp_36_reg_1363;
    sc_signal< sc_lv<1> > tmp_8_fu_1005_p2;
    sc_signal< sc_lv<9> > work_addr_2_reg_1372;
    sc_signal< sc_lv<2> > a_0_addr_reg_1378;
    sc_signal< sc_lv<2> > a_1_addr_reg_1383;
    sc_signal< sc_lv<2> > a_2_addr_reg_1388;
    sc_signal< sc_lv<2> > a_3_addr_reg_1393;
    sc_signal< sc_lv<3> > work_load_1_reg_1398;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage2;
    sc_signal< sc_lv<32> > tmp_10_cast1_fu_1020_p1;
    sc_signal< sc_lv<32> > tmp_10_cast1_reg_1403;
    sc_signal< sc_lv<2> > tmp_60_fu_1025_p1;
    sc_signal< sc_lv<2> > tmp_60_reg_1408;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage16;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage16;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_lv<9> > work_address0;
    sc_signal< sc_logic > work_ce0;
    sc_signal< sc_logic > work_we0;
    sc_signal< sc_lv<3> > work_d0;
    sc_signal< sc_lv<9> > work_address1;
    sc_signal< sc_logic > work_ce1;
    sc_signal< sc_logic > work_we1;
    sc_signal< sc_lv<3> > work_d1;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_ap_start;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_ap_done;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_ap_idle;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_ap_ready;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_7_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_empty_7_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_7_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_7_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_8_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_empty_8_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_8_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_8_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_9_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_empty_9_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_9_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_9_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_10_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_414_empty_10_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_10_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_10_Din_A;
    sc_signal< sc_lv<2> > grp_aesl_mux_load_4_4_x_s_fu_414_empty_11;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_414_empty;
    sc_signal< sc_lv<3> > i_reg_322;
    sc_signal< sc_lv<1> > exitcond7_fu_510_p2;
    sc_signal< sc_lv<3> > i_5_reg_334;
    sc_signal< sc_lv<1> > ap_CS_fsm_state78;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > wmax_phi_fu_350_p4;
    sc_signal< sc_lv<32> > r_1_phi_fu_361_p4;
    sc_signal< sc_lv<3> > j_phi_fu_372_p4;
    sc_signal< sc_lv<3> > i_2_phi_fu_383_p4;
    sc_signal< sc_lv<3> > i_3_phi_fu_394_p4;
    sc_signal< sc_lv<3> > i_4_reg_402;
    sc_signal< sc_lv<1> > ap_CS_fsm_state100;
    sc_signal< sc_logic > ap_reg_grp_aesl_mux_load_4_4_x_s_fu_414_ap_start;
    sc_signal< sc_lv<90> > ap_NS_fsm;
    sc_signal< sc_lv<1> > ap_NS_fsm_state11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage16;
    sc_signal< sc_lv<32> > tmp_15_cast_fu_918_p1;
    sc_signal< sc_lv<64> > tmp_fu_522_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_791_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_976_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_996_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_1011_p1;
    sc_signal< sc_lv<32> > r_fu_116;
    sc_signal< sc_lv<32> > r_2_fu_719_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_438_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage14;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_429_p0;
    sc_signal< sc_lv<32> > grp_fu_429_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage11;
    sc_signal< sc_lv<32> > grp_fu_433_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage6;
    sc_signal< sc_lv<32> > grp_fu_438_p0;
    sc_signal< sc_lv<1> > ap_CS_fsm_state63;
    sc_signal< sc_lv<32> > grp_fu_451_p0;
    sc_signal< sc_lv<32> > n_assign_1_to_int_fu_570_p1;
    sc_signal< sc_lv<8> > tmp_40_fu_574_p4;
    sc_signal< sc_lv<23> > tmp_48_fu_584_p1;
    sc_signal< sc_lv<1> > notrhs_fu_594_p2;
    sc_signal< sc_lv<1> > notlhs_fu_588_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_600_p2;
    sc_signal< sc_lv<1> > grp_fu_451_p2;
    sc_signal< sc_lv<32> > f_neg_i_fu_612_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_606_p2;
    sc_signal< sc_lv<32> > f_1_fu_618_p1;
    sc_signal< sc_lv<32> > w_3_to_int_fu_630_p1;
    sc_signal< sc_lv<32> > wmax_to_int_fu_647_p1;
    sc_signal< sc_lv<8> > tmp_45_fu_633_p4;
    sc_signal< sc_lv<23> > tmp_55_fu_643_p1;
    sc_signal< sc_lv<1> > notrhs3_fu_671_p2;
    sc_signal< sc_lv<1> > notlhs3_fu_665_p2;
    sc_signal< sc_lv<8> > tmp_47_fu_651_p4;
    sc_signal< sc_lv<23> > tmp_59_fu_661_p1;
    sc_signal< sc_lv<1> > notrhs4_fu_689_p2;
    sc_signal< sc_lv<1> > notlhs4_fu_683_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_677_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_695_p2;
    sc_signal< sc_lv<1> > tmp_51_fu_701_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_456_p2;
    sc_signal< sc_lv<32> > pivot_to_int_fu_731_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_735_p4;
    sc_signal< sc_lv<23> > tmp_41_fu_745_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_755_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_749_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_761_p2;
    sc_signal< sc_lv<32> > f_neg_i1_fu_773_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_767_p2;
    sc_signal< sc_lv<32> > f_fu_779_p1;
    sc_signal< sc_lv<64> > tmp_5_to_int_fu_799_p1;
    sc_signal< sc_lv<11> > tmp_35_fu_802_p4;
    sc_signal< sc_lv<52> > tmp_46_fu_812_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_822_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_816_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_828_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_462_p2;
    sc_signal< sc_lv<32> > w_1_to_int_fu_923_p1;
    sc_signal< sc_lv<8> > tmp_54_fu_927_p4;
    sc_signal< sc_lv<23> > tmp_63_fu_937_p1;
    sc_signal< sc_lv<1> > notrhs5_fu_947_p2;
    sc_signal< sc_lv<1> > notlhs5_fu_941_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_953_p2;
    sc_signal< sc_lv<32> > tmp_18_neg_fu_965_p2;
    sc_signal< sc_lv<5> > grp_fu_451_opcode;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<90> ap_ST_fsm_state1;
    static const sc_lv<90> ap_ST_fsm_state2;
    static const sc_lv<90> ap_ST_fsm_state3;
    static const sc_lv<90> ap_ST_fsm_state4;
    static const sc_lv<90> ap_ST_fsm_pp1_stage0;
    static const sc_lv<90> ap_ST_fsm_state11;
    static const sc_lv<90> ap_ST_fsm_state12;
    static const sc_lv<90> ap_ST_fsm_state13;
    static const sc_lv<90> ap_ST_fsm_state14;
    static const sc_lv<90> ap_ST_fsm_state15;
    static const sc_lv<90> ap_ST_fsm_state16;
    static const sc_lv<90> ap_ST_fsm_state17;
    static const sc_lv<90> ap_ST_fsm_pp2_stage0;
    static const sc_lv<90> ap_ST_fsm_pp2_stage1;
    static const sc_lv<90> ap_ST_fsm_pp2_stage2;
    static const sc_lv<90> ap_ST_fsm_pp2_stage3;
    static const sc_lv<90> ap_ST_fsm_pp2_stage4;
    static const sc_lv<90> ap_ST_fsm_pp2_stage5;
    static const sc_lv<90> ap_ST_fsm_state25;
    static const sc_lv<90> ap_ST_fsm_pp3_stage0;
    static const sc_lv<90> ap_ST_fsm_pp3_stage1;
    static const sc_lv<90> ap_ST_fsm_pp3_stage2;
    static const sc_lv<90> ap_ST_fsm_pp3_stage3;
    static const sc_lv<90> ap_ST_fsm_pp3_stage4;
    static const sc_lv<90> ap_ST_fsm_pp3_stage5;
    static const sc_lv<90> ap_ST_fsm_pp3_stage6;
    static const sc_lv<90> ap_ST_fsm_pp3_stage7;
    static const sc_lv<90> ap_ST_fsm_pp3_stage8;
    static const sc_lv<90> ap_ST_fsm_pp3_stage9;
    static const sc_lv<90> ap_ST_fsm_pp3_stage10;
    static const sc_lv<90> ap_ST_fsm_pp3_stage11;
    static const sc_lv<90> ap_ST_fsm_pp3_stage12;
    static const sc_lv<90> ap_ST_fsm_pp3_stage13;
    static const sc_lv<90> ap_ST_fsm_pp3_stage14;
    static const sc_lv<90> ap_ST_fsm_pp3_stage15;
    static const sc_lv<90> ap_ST_fsm_pp3_stage16;
    static const sc_lv<90> ap_ST_fsm_state44;
    static const sc_lv<90> ap_ST_fsm_pp4_stage0;
    static const sc_lv<90> ap_ST_fsm_pp4_stage1;
    static const sc_lv<90> ap_ST_fsm_pp4_stage2;
    static const sc_lv<90> ap_ST_fsm_pp4_stage3;
    static const sc_lv<90> ap_ST_fsm_pp4_stage4;
    static const sc_lv<90> ap_ST_fsm_pp4_stage5;
    static const sc_lv<90> ap_ST_fsm_pp4_stage6;
    static const sc_lv<90> ap_ST_fsm_pp4_stage7;
    static const sc_lv<90> ap_ST_fsm_pp4_stage8;
    static const sc_lv<90> ap_ST_fsm_pp4_stage9;
    static const sc_lv<90> ap_ST_fsm_pp4_stage10;
    static const sc_lv<90> ap_ST_fsm_pp4_stage11;
    static const sc_lv<90> ap_ST_fsm_pp4_stage12;
    static const sc_lv<90> ap_ST_fsm_pp4_stage13;
    static const sc_lv<90> ap_ST_fsm_pp4_stage14;
    static const sc_lv<90> ap_ST_fsm_pp4_stage15;
    static const sc_lv<90> ap_ST_fsm_pp4_stage16;
    static const sc_lv<90> ap_ST_fsm_state63;
    static const sc_lv<90> ap_ST_fsm_state64;
    static const sc_lv<90> ap_ST_fsm_state65;
    static const sc_lv<90> ap_ST_fsm_state66;
    static const sc_lv<90> ap_ST_fsm_state67;
    static const sc_lv<90> ap_ST_fsm_state68;
    static const sc_lv<90> ap_ST_fsm_state69;
    static const sc_lv<90> ap_ST_fsm_state70;
    static const sc_lv<90> ap_ST_fsm_state71;
    static const sc_lv<90> ap_ST_fsm_state72;
    static const sc_lv<90> ap_ST_fsm_state73;
    static const sc_lv<90> ap_ST_fsm_state74;
    static const sc_lv<90> ap_ST_fsm_state75;
    static const sc_lv<90> ap_ST_fsm_state76;
    static const sc_lv<90> ap_ST_fsm_state77;
    static const sc_lv<90> ap_ST_fsm_state78;
    static const sc_lv<90> ap_ST_fsm_state79;
    static const sc_lv<90> ap_ST_fsm_pp5_stage0;
    static const sc_lv<90> ap_ST_fsm_pp5_stage1;
    static const sc_lv<90> ap_ST_fsm_pp5_stage2;
    static const sc_lv<90> ap_ST_fsm_pp5_stage3;
    static const sc_lv<90> ap_ST_fsm_pp5_stage4;
    static const sc_lv<90> ap_ST_fsm_pp5_stage5;
    static const sc_lv<90> ap_ST_fsm_pp5_stage6;
    static const sc_lv<90> ap_ST_fsm_pp5_stage7;
    static const sc_lv<90> ap_ST_fsm_pp5_stage8;
    static const sc_lv<90> ap_ST_fsm_pp5_stage9;
    static const sc_lv<90> ap_ST_fsm_pp5_stage10;
    static const sc_lv<90> ap_ST_fsm_pp5_stage11;
    static const sc_lv<90> ap_ST_fsm_pp5_stage12;
    static const sc_lv<90> ap_ST_fsm_pp5_stage13;
    static const sc_lv<90> ap_ST_fsm_pp5_stage14;
    static const sc_lv<90> ap_ST_fsm_pp5_stage15;
    static const sc_lv<90> ap_ST_fsm_pp5_stage16;
    static const sc_lv<90> ap_ST_fsm_pp5_stage17;
    static const sc_lv<90> ap_ST_fsm_state100;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<64> ap_const_lv64_3EB0C6F7A0B5ED8D;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp2_stage5();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage16();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage10();
    void thread_ap_CS_fsm_pp4_stage11();
    void thread_ap_CS_fsm_pp4_stage12();
    void thread_ap_CS_fsm_pp4_stage13();
    void thread_ap_CS_fsm_pp4_stage14();
    void thread_ap_CS_fsm_pp4_stage15();
    void thread_ap_CS_fsm_pp4_stage16();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_pp4_stage4();
    void thread_ap_CS_fsm_pp4_stage5();
    void thread_ap_CS_fsm_pp4_stage6();
    void thread_ap_CS_fsm_pp4_stage7();
    void thread_ap_CS_fsm_pp4_stage8();
    void thread_ap_CS_fsm_pp4_stage9();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp5_stage1();
    void thread_ap_CS_fsm_pp5_stage10();
    void thread_ap_CS_fsm_pp5_stage11();
    void thread_ap_CS_fsm_pp5_stage12();
    void thread_ap_CS_fsm_pp5_stage13();
    void thread_ap_CS_fsm_pp5_stage14();
    void thread_ap_CS_fsm_pp5_stage15();
    void thread_ap_CS_fsm_pp5_stage16();
    void thread_ap_CS_fsm_pp5_stage17();
    void thread_ap_CS_fsm_pp5_stage2();
    void thread_ap_CS_fsm_pp5_stage3();
    void thread_ap_CS_fsm_pp5_stage4();
    void thread_ap_CS_fsm_pp5_stage5();
    void thread_ap_CS_fsm_pp5_stage6();
    void thread_ap_CS_fsm_pp5_stage7();
    void thread_ap_CS_fsm_pp5_stage8();
    void thread_ap_CS_fsm_pp5_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state100();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_NS_fsm_state11();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_api_fu_783_p3();
    void thread_exitcond1_fu_984_p2();
    void thread_exitcond3_fu_900_p2();
    void thread_exitcond4_fu_860_p2();
    void thread_exitcond5_fu_844_p2();
    void thread_exitcond6_fu_558_p2();
    void thread_exitcond7_fu_510_p2();
    void thread_f_1_fu_618_p1();
    void thread_f_fu_779_p1();
    void thread_f_neg_i1_fu_773_p2();
    void thread_f_neg_i_fu_612_p2();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_414_ap_start();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_414_empty();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_414_empty_11();
    void thread_grp_fu_429_p0();
    void thread_grp_fu_429_p1();
    void thread_grp_fu_433_p1();
    void thread_grp_fu_438_p0();
    void thread_grp_fu_451_opcode();
    void thread_grp_fu_451_p0();
    void thread_i_1_fu_516_p2();
    void thread_i_2_phi_fu_383_p4();
    void thread_i_3_phi_fu_394_p4();
    void thread_i_5_cast6_fu_546_p1();
    void thread_i_6_fu_564_p2();
    void thread_i_7_fu_990_p2();
    void thread_i_8_fu_866_p2();
    void thread_i_9_fu_906_p2();
    void thread_j_1_fu_850_p2();
    void thread_j_phi_fu_372_p4();
    void thread_k_fu_540_p2();
    void thread_n_assign_1_to_int_fu_570_p1();
    void thread_notlhs1_fu_749_p2();
    void thread_notlhs2_fu_816_p2();
    void thread_notlhs3_fu_665_p2();
    void thread_notlhs4_fu_683_p2();
    void thread_notlhs5_fu_941_p2();
    void thread_notlhs_fu_588_p2();
    void thread_notrhs1_fu_755_p2();
    void thread_notrhs2_fu_822_p2();
    void thread_notrhs3_fu_671_p2();
    void thread_notrhs4_fu_689_p2();
    void thread_notrhs5_fu_947_p2();
    void thread_notrhs_fu_594_p2();
    void thread_pivot_to_int_fu_731_p1();
    void thread_r_1_phi_fu_361_p4();
    void thread_r_2_fu_719_p3();
    void thread_tmp_10_cast1_fu_1020_p1();
    void thread_tmp_10_fu_1011_p1();
    void thread_tmp_11_fu_761_p2();
    void thread_tmp_14_fu_912_p2();
    void thread_tmp_15_cast_fu_918_p1();
    void thread_tmp_15_fu_976_p1();
    void thread_tmp_17_fu_971_p1();
    void thread_tmp_18_neg_fu_965_p2();
    void thread_tmp_1_fu_840_p2();
    void thread_tmp_20_1_fu_882_p2();
    void thread_tmp_20_2_fu_888_p2();
    void thread_tmp_20_3_fu_894_p2();
    void thread_tmp_20_fu_767_p2();
    void thread_tmp_27_fu_876_p2();
    void thread_tmp_2_fu_532_p3();
    void thread_tmp_35_fu_802_p4();
    void thread_tmp_36_fu_1001_p1();
    void thread_tmp_37_fu_828_p2();
    void thread_tmp_39_fu_834_p2();
    void thread_tmp_3_fu_550_p1();
    void thread_tmp_40_fu_574_p4();
    void thread_tmp_41_fu_745_p1();
    void thread_tmp_42_fu_600_p2();
    void thread_tmp_44_fu_606_p2();
    void thread_tmp_45_fu_633_p4();
    void thread_tmp_46_fu_812_p1();
    void thread_tmp_47_fu_651_p4();
    void thread_tmp_48_fu_584_p1();
    void thread_tmp_49_fu_677_p2();
    void thread_tmp_4_fu_791_p1();
    void thread_tmp_50_fu_695_p2();
    void thread_tmp_51_fu_701_p2();
    void thread_tmp_53_fu_707_p2();
    void thread_tmp_54_fu_927_p4();
    void thread_tmp_55_fu_643_p1();
    void thread_tmp_56_fu_953_p2();
    void thread_tmp_58_fu_959_p2();
    void thread_tmp_59_fu_661_p1();
    void thread_tmp_5_to_int_fu_799_p1();
    void thread_tmp_60_fu_1025_p1();
    void thread_tmp_61_fu_856_p1();
    void thread_tmp_62_fu_872_p1();
    void thread_tmp_63_fu_937_p1();
    void thread_tmp_7_fu_735_p4();
    void thread_tmp_8_fu_1005_p2();
    void thread_tmp_9_fu_554_p1();
    void thread_tmp_fu_522_p1();
    void thread_tmp_s_fu_996_p1();
    void thread_w_1_to_int_fu_923_p1();
    void thread_w_3_fu_622_p3();
    void thread_w_3_to_int_fu_630_p1();
    void thread_wmax_1_fu_713_p3();
    void thread_wmax_phi_fu_350_p4();
    void thread_wmax_to_int_fu_647_p1();
    void thread_work_address0();
    void thread_work_address1();
    void thread_work_ce0();
    void thread_work_ce1();
    void thread_work_d0();
    void thread_work_d1();
    void thread_work_we0();
    void thread_work_we1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
