[{"commit":{"message":"Merge branch 'openjdk:master' into Zfa_dev_branch"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"c65798abf0de263f0ef13f4a6866dac43b0f8c4a"},{"commit":{"message":"delete useless comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"249bcd4dab797adb3fcb627d04bfd1ae2eb9534c"},{"commit":{"message":"add temp commit for test"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"faa90708d16cb67cf6a7245575713b07b033d8e3"},{"commit":{"message":"Merge branch 'openjdk:master' into Zfa_dev_branch"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"927d02447e700646db369659d11fc12ed9132b98"},{"commit":{"message":"8349632: RISC-V: Add Zfa fminm\/fmaxm\n\nChange macro-assembler routine to directly call in riscv.ad"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"b763ee4d5144a5fbb73839e647f873a607ef101b"},{"commit":{"message":"JDK-8349632: RISC-V: Add Zfa fminm\/fmaxm\n\nadd zfa predicate"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"037a3640b6fc72c3122a87ea8a2ad170f6824fbb"},{"commit":{"message":"8349632: RISC-V: Add Zfa fminm\/fmaxm\n\ndelete assert in new add macroAssembly but not the old"},"files":[],"sha":"defa74d4101a6a267799b482924fa6da631995ed"},{"commit":{"message":"JDK-8349632: RISCV: Add Zfa fminm\/fmaxm\n\ndelete assert and change fminm\/fmaxm to new match rule"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"1d22e6fd477fe046f66f38dd8353414d60712671"},{"commit":{"message":"8349632:RISC-V: Add Zfa fminm\/fmaxm"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"02e156227eb395d7bb7dddf8a70b7cbf4d5bfc28"}]