INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/thebcwonder/Documents/Verilog/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_display
