set VerilogLibrary {}
set VhdlLibrary {}
set _AllSimSources {../cpu_cu.vhd ../cpu_du.vhd ../cpu_iu.vhd ../cpu_oa.vhd ../cpu.vhd ../../Components/ctrl4cpu.vhd ../../Components/pwm.vhd ram.vhd rom.vhd cpu4bit.vhf}
