5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param11.vcd) 2 -o (param11.cdd) 2 -v (param11.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param11.v 1 24 1 
2 1 9 9 9 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 7 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 PARM_SIZE 2 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 PARM_OFFSET 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 FOO 4 0 c0000 1 0 4 1 4 17 b 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 param11.v 9 13 1 
2 2 10 10 10 90009 1 0 1008 0 0 32 48 3 0
2 3 10 10 10 5000a 1 33 1004 0 2 1 18 0 1 0 0 0 0 FOO
2 4 10 10 10 10001 0 1 1410 0 0 1 1 a
2 5 10 10 10 1000a 1 37 16 3 4
2 6 11 11 11 20002 1 0 1008 0 0 32 48 5 0
2 7 11 11 11 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 12 12 12 a000a 1 0 1008 0 0 32 48 3 0
2 9 12 12 12 6000b 1 33 1004 0 8 1 18 0 1 0 0 0 0 FOO
2 10 12 12 12 5000b 1 1b 1008 9 0 1 18 0 1 0 1 0 0
2 11 12 12 12 10001 0 1 1410 0 0 1 1 a
2 12 12 12 12 1000b 1 37 1a 10 11
4 5 11 7 7 5
4 7 0 12 0 5
4 12 0 0 0 5
3 1 main.u$1 "main.u$1" 0 param11.v 15 22 1 
