Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 18 22:02:32 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.269    -1632.407                    126                  380        0.198        0.000                      0                  380        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.269    -1632.407                    126                  380        0.198        0.000                      0                  380        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          126  Failing Endpoints,  Worst Slack      -13.269ns,  Total Violation    -1632.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.269ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.752ns  (logic 10.716ns (47.098%)  route 12.036ns (52.902%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.802    27.986    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.500    14.923    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X55Y62         FDRE (Setup_fdre_C_R)       -0.429    14.717    sp3/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -27.986    
  -------------------------------------------------------------------
                         slack                                -13.269    

Slack (VIOLATED) :        -13.269ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.752ns  (logic 10.716ns (47.098%)  route 12.036ns (52.902%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.802    27.986    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.500    14.923    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[5]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X55Y62         FDRE (Setup_fdre_C_R)       -0.429    14.717    sp3/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -27.986    
  -------------------------------------------------------------------
                         slack                                -13.269    

Slack (VIOLATED) :        -13.269ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.752ns  (logic 10.716ns (47.098%)  route 12.036ns (52.902%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.802    27.986    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.500    14.923    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[6]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X55Y62         FDRE (Setup_fdre_C_R)       -0.429    14.717    sp3/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -27.986    
  -------------------------------------------------------------------
                         slack                                -13.269    

Slack (VIOLATED) :        -13.269ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.752ns  (logic 10.716ns (47.098%)  route 12.036ns (52.902%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.802    27.986    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.500    14.923    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  sp3/time1_reg[7]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X55Y62         FDRE (Setup_fdre_C_R)       -0.429    14.717    sp3/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -27.986    
  -------------------------------------------------------------------
                         slack                                -13.269    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.718ns  (logic 10.716ns (47.170%)  route 12.002ns (52.830%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    27.952    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.501    14.924    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429    14.718    sp3/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -27.952    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.718ns  (logic 10.716ns (47.170%)  route 12.002ns (52.830%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    27.952    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.501    14.924    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429    14.718    sp3/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -27.952    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.718ns  (logic 10.716ns (47.170%)  route 12.002ns (52.830%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    27.952    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.501    14.924    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429    14.718    sp3/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -27.952    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.718ns  (logic 10.716ns (47.170%)  route 12.002ns (52.830%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    27.952    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.501    14.924    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sp3/time1_reg[3]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429    14.718    sp3/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -27.952    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.210ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.687ns  (logic 10.716ns (47.233%)  route 11.971ns (52.767%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.737    27.921    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y68         FDRE                                         r  sp3/time1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.494    14.917    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sp3/time1_reg[28]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    14.711    sp3/time1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -27.921    
  -------------------------------------------------------------------
                         slack                                -13.210    

Slack (VIOLATED) :        -13.210ns  (required time - arrival time)
  Source:                 sp3/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.687ns  (logic 10.716ns (47.233%)  route 11.971ns (52.767%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.234    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  sp3/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  sp3/number_reg[3]/Q
                         net (fo=53, routed)          1.007     6.697    sp3/number3[3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.821 r  sp3/time13_i_12__1/O
                         net (fo=1, routed)           0.000     6.821    sp3/time13_i_12__1_n_0
    SLICE_X59Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     7.033 r  sp3/time13_i_7__1/O
                         net (fo=2, routed)           0.314     7.346    sp3/time13_i_7__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.299     7.645 r  sp3/time13_i_2__1/O
                         net (fo=3, routed)           0.413     8.059    sp3/duration3[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.656    11.715 r  sp3/time13/P[5]
                         net (fo=28, routed)          1.269    12.984    sp3/time13_n_100
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    13.108 r  sp3/number[9]_i_550__0/O
                         net (fo=1, routed)           0.763    13.871    sp3/number[9]_i_550__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.421 r  sp3/number_reg[9]_i_483/CO[3]
                         net (fo=1, routed)           0.000    14.421    sp3/number_reg[9]_i_483_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.538 r  sp3/number_reg[9]_i_411__0/CO[3]
                         net (fo=1, routed)           0.000    14.538    sp3/number_reg[9]_i_411__0_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.853 r  sp3/number_reg[9]_i_308/O[3]
                         net (fo=5, routed)           0.701    15.553    sp3_n_59
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.307    15.860 f  number[9]_i_311__1/O
                         net (fo=1, routed)           0.691    16.551    number[9]_i_311__1_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.675 r  number[9]_i_195__1/O
                         net (fo=1, routed)           0.801    17.477    sp3/number_reg[9]_i_567[1]
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.997 r  sp3/number_reg[9]_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    17.997    sp3/number_reg[9]_i_116__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.320 r  sp3/number_reg[9]_i_112__0/O[1]
                         net (fo=11, routed)          1.011    19.331    sp3_n_39
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.306    19.637 r  number[9]_i_517__1/O
                         net (fo=1, routed)           0.610    20.247    number[9]_i_517__1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.632 r  number_reg[9]_i_454/CO[3]
                         net (fo=1, routed)           0.000    20.632    number_reg[9]_i_454_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  number_reg[9]_i_363__0/O[1]
                         net (fo=3, routed)           0.965    21.931    sp3/number_reg[9]_i_354__0_0[1]
    SLICE_X56Y60         LUT4 (Prop_lut4_I1_O)        0.303    22.234 r  sp3/number[9]_i_452__0/O
                         net (fo=1, routed)           0.000    22.234    sp3/number[9]_i_452__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.767 r  sp3/number_reg[9]_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    22.767    sp3/number_reg[9]_i_354__0_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.884 r  sp3/number_reg[9]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.884    sp3/number_reg[9]_i_247_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.001 r  sp3/number_reg[9]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    23.001    sp3/number_reg[9]_i_149__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.118 r  sp3/number_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    23.118    sp3/number_reg[9]_i_93_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.275 r  sp3/number_reg[9]_i_51/CO[1]
                         net (fo=27, routed)          0.441    23.716    sp3/number_reg[9]_i_51_n_2
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.332    24.048 r  sp3/number[9]_i_27__0/O
                         net (fo=26, routed)          0.865    24.913    sp3/number[9]_i_27__0_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.037 r  sp3/number[9]_i_20__0/O
                         net (fo=1, routed)           0.644    25.681    sp3/number[9]_i_20__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.207 r  sp3/number_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.207    sp3/number_reg[9]_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.321 r  sp3/number_reg[9]_i_3/CO[3]
                         net (fo=2, routed)           0.739    27.060    sp3/number_reg[9]_i_3_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.124    27.184 r  sp3/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.737    27.921    sp3/time1[0]_i_1__1_n_0
    SLICE_X55Y68         FDRE                                         r  sp3/time1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.494    14.917    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sp3/time1_reg[29]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429    14.711    sp3/time1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -27.921    
  -------------------------------------------------------------------
                         slack                                -13.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rot/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rot/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.566     1.485    rot/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  rot/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  rot/count_reg[1]/Q
                         net (fo=3, routed)           0.094     1.744    rot/count[1]
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.789 r  rot/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    rot/p_0_in[0]
    SLICE_X13Y70         FDRE                                         r  rot/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.835     2.000    rot/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  rot/count_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.092     1.590    rot/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sp2/number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp2/number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.350%)  route 0.207ns (52.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.575     1.494    sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  sp2/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sp2/number_reg[2]/Q
                         net (fo=60, routed)          0.207     1.842    sp2/Q[2]
    SLICE_X12Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  sp2/number[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    sp2/number[4]_i_1__0_n_0
    SLICE_X12Y55         FDRE                                         r  sp2/number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.846     2.011    sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  sp2/number_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.121     1.631    sp2/number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sp3/time1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.558     1.477    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  sp3/time1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sp3/time1_reg[27]/Q
                         net (fo=3, routed)           0.118     1.736    sp3/time1_reg[27]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  sp3/time1_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.844    sp3/time1_reg[24]_i_1__1_n_4
    SLICE_X55Y67         FDRE                                         r  sp3/time1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.826     1.991    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  sp3/time1_reg[27]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.105     1.582    sp3/time1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sp3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.567     1.486    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  sp3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  sp3/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     1.745    sp3/counter_reg[19]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  sp3/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.853    sp3/counter_reg[16]_i_1__1_n_4
    SLICE_X33Y64         FDRE                                         r  sp3/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.837     2.002    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  sp3/counter_reg[19]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.105     1.591    sp3/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sp3/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.569     1.488    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  sp3/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  sp3/counter_reg[7]/Q
                         net (fo=3, routed)           0.119     1.749    sp3/counter_reg[7]
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  sp3/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.857    sp3/counter_reg[4]_i_1__1_n_4
    SLICE_X33Y61         FDRE                                         r  sp3/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.840     2.005    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  sp3/counter_reg[7]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.105     1.593    sp3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sp3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.568     1.487    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  sp3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sp3/counter_reg[11]/Q
                         net (fo=3, routed)           0.119     1.748    sp3/counter_reg[11]
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  sp3/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.856    sp3/counter_reg[8]_i_1__1_n_4
    SLICE_X33Y62         FDRE                                         r  sp3/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.838     2.003    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  sp3/counter_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.105     1.592    sp3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.569     1.488    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  sp3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  sp3/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.750    sp3/counter_reg[3]
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  sp3/counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.858    sp3/counter_reg[0]_i_2__1_n_4
    SLICE_X33Y60         FDRE                                         r  sp3/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.840     2.005    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  sp3/counter_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.105     1.593    sp3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp3/time1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.560     1.479    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  sp3/time1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sp3/time1_reg[15]/Q
                         net (fo=3, routed)           0.120     1.741    sp3/time1_reg[15]
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  sp3/time1_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.849    sp3/time1_reg[12]_i_1__1_n_4
    SLICE_X55Y64         FDRE                                         r  sp3/time1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.829     1.994    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  sp3/time1_reg[15]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.105     1.584    sp3/time1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp3/time1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/time1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.559     1.478    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  sp3/time1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sp3/time1_reg[23]/Q
                         net (fo=3, routed)           0.120     1.740    sp3/time1_reg[23]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  sp3/time1_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.848    sp3/time1_reg[20]_i_1__1_n_4
    SLICE_X55Y66         FDRE                                         r  sp3/time1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.827     1.992    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  sp3/time1_reg[23]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.105     1.583    sp3/time1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp3/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.567     1.486    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  sp3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  sp3/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.748    sp3/counter_reg[15]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  sp3/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.856    sp3/counter_reg[12]_i_1__1_n_4
    SLICE_X33Y63         FDRE                                         r  sp3/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.837     2.002    sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  sp3/counter_reg[15]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.105     1.591    sp3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     sp1/time1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     sp1/time1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     sp1/time1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     sp1/time1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     sp1/time1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     sp1/time1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     sp1/time1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     sp1/time1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     sp2/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    sp2/number_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    sp2/number_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     sp2/time1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     sp2/time1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     sp2/time1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     sp2/time1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     sp1/time1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     sp1/time1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     sp1/time1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     sp1/time1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     sp1/time1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     sp1/time1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     sp2/time1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     sp2/time1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65    sp3/time1_reg[17]/C



